{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1484559050123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1484559050123 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AVRX1400H 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"AVRX1400H\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484559050127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484559050208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484559050208 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484559050255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484559050259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484559050342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484559050342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484559050342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484559050342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484559050342 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484559050342 ""}
{ "Info" "ISTA_SDC_FOUND" "AVRX1400H.sdc " "Reading SDC File: 'AVRX1400H.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1484559050433 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DSP1IN_PLDADCBCK_96K inst190~2\|combout " "No paths exist between clock target \"inst190~2\|combout\" of clock \"MUXED_DSP1IN_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050469 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_DIRBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_DIRBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050469 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_PLDADCBCK_96K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050469 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_HDMIBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_HDMIBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050469 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050469 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_DSD128 inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_DSD128\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050470 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "TXBCK_192K TXBCK " "No paths exist between clock target \"TXBCK\" of clock \"TXBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1484559050470 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1484559050476 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 40 clocks " "Found 40 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_DIRBCK_192K " "  81.380 DACBCK_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_DSP1OUTBCK_192K " "  81.380 DACBCK_DSP1OUTBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_HDMIBCK_192K " "  81.380 DACBCK_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_LEGOBCK_192K " "  81.380 DACBCK_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 DACBCK_LEGOBCK_DSD128 " " 177.200 DACBCK_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 DACBCK_PLDADCBCK_96K " " 162.760 DACBCK_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380  DIRBCK_192K " "  81.380  DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5208.000 DIRLRCK_192K " "5208.000 DIRLRCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.690      DIRXMCK " "  40.690      DIRXMCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1IN_DIRBCK_192K " "  81.380 DSP1IN_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1IN_HDMIBCK_192K " "  81.380 DSP1IN_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1IN_LEGOBCK_192K " "  81.380 DSP1IN_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 DSP1IN_LEGOBCK_DSD128 " " 177.200 DSP1IN_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 DSP1IN_PLDADCBCK_96K " " 162.760 DSP1IN_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1OUTBCK_192K " "  81.380 DSP1OUTBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5208.000 DSP1OUTLRCK_192K " "5208.000 DSP1OUTLRCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 GEN_PLDADCBCK_96K " " 162.760 GEN_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 HDMIBCK_192K " "  81.380 HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 LEGOBCK_192K " "  81.380 LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 LEGOBCK_DSD128 " " 177.200 LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 LEGOBCK_DSD128_0 " " 177.200 LEGOBCK_DSD128_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  88.600 LEGOBCK_DSD128TDM " "  88.600 LEGOBCK_DSD128TDM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_DIRBCK_192K " "  81.380 MUXED_DACBCK_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_DSP1OUTBCK_192K " "  81.380 MUXED_DACBCK_DSP1OUTBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_HDMIBCK_192K " "  81.380 MUXED_DACBCK_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_LEGOBCK_192K " "  81.380 MUXED_DACBCK_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 MUXED_DACBCK_LEGOBCK_DSD128 " " 177.200 MUXED_DACBCK_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 MUXED_DACBCK_PLDADCBCK_96K " " 162.760 MUXED_DACBCK_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DSP1IN_DIRBCK_192K " "  81.380 MUXED_DSP1IN_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DSP1IN_HDMIBCK_192K " "  81.380 MUXED_DSP1IN_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DSP1IN_LEGOBCK_192K " "  81.380 MUXED_DSP1IN_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 MUXED_DSP1IN_LEGOBCK_DSD128 " " 177.200 MUXED_DSP1IN_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 MUXED_DSP1IN_PLDADCBCK_96K " " 162.760 MUXED_DSP1IN_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520 NETI2S2IN48K " " 325.520 NETI2S2IN48K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 PLDADCBCK_96K " " 162.760 PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000       SPICLK " "1000.000       SPICLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "48000.000        SPICS " "48000.000        SPICS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380   TXBCK_192K " "  81.380   TXBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520 Z2ADCBCK_48K " " 325.520 Z2ADCBCK_48K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 Z2DACBCK_LEGOBCK_192K " "  81.380 Z2DACBCK_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484559050476 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1484559050476 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484559050483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484559050483 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1484559050488 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "SCLK_I2S_1 Global clock " "Automatically promoted signal \"SCLK_I2S_1\" to use Global clock" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2992 2064 2232 3008 "SCLK_I2S_1" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1484559050498 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "SCLK_I2S_1 " "Pin \"SCLK_I2S_1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SCLK_I2S_1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK_I2S_1" } } } } { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2992 2064 2232 3008 "SCLK_I2S_1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1484559050498 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DSD_TDM_Channel_Divider:inst79\|TxLatch Global clock " "Automatically promoted signal \"DSD_TDM_Channel_Divider:inst79\|TxLatch\" to use Global clock" {  } { { "rtl/verilog/DSDTDM_Ch_Div.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/DSDTDM_Ch_Div.v" 25 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1484559050499 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DIRXMCK Global clock " "Automatically promoted some destinations of signal \"DIRXMCK\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MUX2in:inst35\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Destination \"MUX2in:inst35\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0\" may be non-global or may not use global clock" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1484559050499 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MUX2in:inst75\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Destination \"MUX2in:inst75\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0\" may be non-global or may not use global clock" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1484559050499 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst183~1 " "Destination \"inst183~1\" may be non-global or may not use global clock" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1376 3328 3392 1424 "inst183" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1484559050499 ""}  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1304 584 752 1320 "DIRXMCK" "" } { 2256 1776 1920 2272 "DIRXMCK" "" } { 2752 4944 5088 2768 "DIRXMCK" "" } { 1312 752 808 1312 "DIRXMCK" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1484559050499 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "DIRXMCK " "Pin \"DIRXMCK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { DIRXMCK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIRXMCK" } } } } { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1304 584 752 1320 "DIRXMCK" "" } { 2256 1776 1920 2272 "DIRXMCK" "" } { 2752 4944 5088 2768 "DIRXMCK" "" } { 1312 752 808 1312 "DIRXMCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/" { { 0 { 0 ""} 0 667 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1484559050499 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "AP_CK Global clock " "Automatically promoted signal \"AP_CK\" to use Global clock" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 112 216 384 128 "AP_CK" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1484559050499 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "AP_CK " "Pin \"AP_CK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AP_CK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AP_CK" } } } } { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 112 216 384 128 "AP_CK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/" { { 0 { 0 ""} 0 659 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1484559050499 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1484559050499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1484559050501 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1484559050549 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1484559050570 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1484559050572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1484559050573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484559050573 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1484559050621 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1484559050703 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1484559051106 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1484559051106 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1484559051447 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1484559051450 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1484559051469 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1484559051469 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1484559051801 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1484559051801 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1484559052156 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1484559052158 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1484559052176 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1484559052178 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484559052179 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1484559052183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484559052314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484559052502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484559052504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484559052614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484559052614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484559052674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1484559052847 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484559052847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1484559052905 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1484559052905 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484559052905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484559052906 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1484559052921 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484559052927 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1484559052985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/AVRX1400H.fit.smsg " "Generated suppressed messages file C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/AVRX1400H.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484559053038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484559053100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 18:30:53 2017 " "Processing ended: Mon Jan 16 18:30:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484559053100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484559053100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484559053100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484559053100 ""}
