21:49:12 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
21:49:18 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
21:58:18 INFO  : Saving repository preferences.
21:58:18 INFO  : Reading in cores from local repositories: 
		 /home/teja/Documents/TAIGA/repo
21:58:18 INFO  : Cleaning BSP projects in the workspace.
22:00:14 INFO  : BSP Project P/bsp_production_freertos has been successfully migrated.
22:02:34 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
22:02:37 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
22:02:37 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
22:02:38 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
22:05:30 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:01 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:02 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:39 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:40 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:41 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:42 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:43 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:44 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:45 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:46 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:46 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:07:11 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:07:11 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:54:58 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
22:55:29 INFO  : ps7_init is completed.
22:55:29 INFO  : ps7_post_config is completed.
22:55:29 INFO  : Processor reset is completed for ps7_cortexa9_1
22:57:34 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
22:57:46 INFO  : ps7_init is completed.
22:57:46 INFO  : ps7_post_config is completed.
22:57:46 INFO  : Processor reset is completed for ps7_cortexa9_1
23:05:04 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
23:14:20 INFO  : Example project bsp_production_freertos_xllfifo_polling_example_1 has been created successfully.
23:38:01 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
23:38:13 INFO  : ps7_init is completed.
23:38:13 INFO  : ps7_post_config is completed.
23:38:14 INFO  : Processor reset is completed for ps7_cortexa9_1
23:41:42 INFO  : BSP Project P/bsp_ioi_standalone has been successfully migrated.
23:43:25 INFO  : Example project bsp_ioi_standalone_xllfifo_interrupt_example_1 has been created successfully.
23:50:26 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
23:51:09 INFO  : ps7_init is completed.
23:51:09 INFO  : ps7_post_config is completed.
23:51:09 INFO  : Processor reset is completed for IO_Intermediary
23:51:25 INFO  : Processor reset is completed for ps7_cortexa9_1
23:54:09 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
23:54:35 INFO  : ps7_init is completed.
23:54:35 INFO  : ps7_post_config is completed.
23:54:36 INFO  : Processor reset is completed for IO_Intermediary
23:54:44 INFO  : Processor reset is completed for ps7_cortexa9_1
23:57:45 INFO  : Processor reset is completed for IO_Intermediary
23:57:58 INFO  : Processor reset is completed for ps7_cortexa9_1
00:13:53 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:14:04 INFO  : ps7_init is completed.
00:14:04 INFO  : ps7_post_config is completed.
00:14:05 INFO  : Processor reset is completed for IO_Intermediary
00:14:19 INFO  : Processor reset is completed for ps7_cortexa9_1
00:15:58 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:16:31 INFO  : ps7_init is completed.
00:16:31 INFO  : ps7_post_config is completed.
00:16:32 INFO  : Processor reset is completed for IO_Intermediary
00:16:48 INFO  : Processor reset is completed for ps7_cortexa9_1
00:18:44 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:18:59 INFO  : ps7_init is completed.
00:18:59 INFO  : ps7_post_config is completed.
00:19:00 INFO  : Processor reset is completed for IO_Intermediary
00:19:23 INFO  : Processor reset is completed for ps7_cortexa9_1
00:20:51 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:21:04 INFO  : ps7_init is completed.
00:21:04 INFO  : ps7_post_config is completed.
00:21:04 INFO  : Processor reset is completed for IO_Intermediary
00:21:14 INFO  : Processor reset is completed for ps7_cortexa9_1
00:23:01 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:23:13 INFO  : ps7_init is completed.
00:23:13 INFO  : ps7_post_config is completed.
00:23:14 INFO  : Processor reset is completed for IO_Intermediary
00:23:23 INFO  : Processor reset is completed for ps7_cortexa9_1
00:27:00 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:28:11 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:40:53 INFO  : ps7_init is completed.
00:40:53 INFO  : ps7_post_config is completed.
00:40:54 INFO  : Processor reset is completed for IO_Intermediary
00:41:04 INFO  : Processor reset is completed for ps7_cortexa9_1
20:53:55 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:54:52 INFO  : ps7_init is completed.
20:54:52 INFO  : ps7_post_config is completed.
20:54:53 INFO  : Processor reset is completed for IO_Intermediary
20:57:27 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:57:51 INFO  : ps7_init is completed.
20:57:51 INFO  : ps7_post_config is completed.
20:57:52 INFO  : Processor reset is completed for IO_Intermediary
20:58:10 INFO  : Processor reset is completed for ps7_cortexa9_1
20:59:50 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:59:59 INFO  : ps7_init is completed.
20:59:59 INFO  : ps7_post_config is completed.
21:00:00 INFO  : Processor reset is completed for IO_Intermediary
21:00:06 INFO  : Processor reset is completed for ps7_cortexa9_1
21:01:20 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:01:37 INFO  : ps7_init is completed.
21:01:37 INFO  : ps7_post_config is completed.
21:01:37 INFO  : Processor reset is completed for IO_Intermediary
21:01:48 INFO  : Processor reset is completed for ps7_cortexa9_1
21:03:20 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
21:03:20 WARN  : Terminating existing sessions on processor IO_Intermediary
18:31:25 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:31:26 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
18:31:26 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:31:26 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
18:31:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426804144000,  Project:1426627706000
18:31:27 INFO  : The hardware specification for project 'TAIGA_System_wrapper_hw_platform_0' is different from /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:31:40 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
18:31:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:31:45 INFO  : 
18:31:46 INFO  : 
18:31:47 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
18:31:48 INFO  : Updating hardware inferred compiler options for app_production_controller.
18:31:48 INFO  : Clearing existing target manager status.
18:31:50 INFO  : Closing and re-opening the MSS file of ther project bsp_ioi_standalone
18:31:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:33:08 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
18:34:02 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:34:08 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:34:09 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
18:34:09 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:34:10 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
18:34:46 INFO  : ps7_init is completed.
18:34:46 INFO  : ps7_post_config is completed.
18:34:47 INFO  : Processor reset is completed for IO_Intermediary
18:34:59 INFO  : Processor reset is completed for ps7_cortexa9_1
19:05:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426806281000,  Project:1426804144000
19:05:03 INFO  : Project TAIGA_System_wrapper_hw_platform_0's source hardware specification located at /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:05:05 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
19:05:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:05:11 INFO  : 
19:05:12 INFO  : 
19:05:13 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
19:05:14 INFO  : Updating hardware inferred compiler options for app_production_controller.
19:05:14 INFO  : Clearing existing target manager status.
19:05:14 INFO  : Closing and re-opening the MSS file of ther project bsp_ioi_standalone
19:05:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:08:55 INFO  : Refreshed build settings on project bsp_ioi_standalone_xllfifo_interrupt_example_1
19:11:31 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:12:28 INFO  : ps7_init is completed.
19:12:29 INFO  : ps7_post_config is completed.
19:12:29 INFO  : Processor reset is completed for IO_Intermediary
19:12:38 INFO  : Processor reset is completed for ps7_cortexa9_1
19:19:21 INFO  : Example project bsp_ioi_standalone_xuartlite_selftest_example_1 has been created successfully.
19:31:54 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:32:35 INFO  : ps7_init is completed.
19:32:35 INFO  : ps7_post_config is completed.
19:32:36 INFO  : Processor reset is completed for IO_Intermediary
19:32:42 INFO  : Processor reset is completed for ps7_cortexa9_1
19:38:24 ERROR : Disconnect target failed.No Target with ID 0 in the System


    Failed to lock the JTAG Cable for exclusive access


19:38:50 ERROR : FPGA Configuration failed.Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:38:57 ERROR : Disconnect target failed.No Target with ID 0 in the System


19:38:57 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 0 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:483)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1426)
19:38:57 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:39:05 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
19:39:06 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
19:39:06 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
19:39:07 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
19:42:35 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:42:53 INFO  : ps7_init is completed.
19:42:53 INFO  : ps7_post_config is completed.
19:42:54 INFO  : Processor reset is completed for IO_Intermediary
19:43:19 INFO  : Processor reset is completed for ps7_cortexa9_1
19:44:29 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:44:40 INFO  : ps7_init is completed.
19:44:40 INFO  : ps7_post_config is completed.
19:44:41 INFO  : Processor reset is completed for IO_Intermediary
19:44:51 INFO  : Processor reset is completed for ps7_cortexa9_1
19:50:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426808949000,  Project:1426806281000
19:50:51 INFO  : Project TAIGA_System_wrapper_hw_platform_0's source hardware specification located at /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:50:53 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
19:50:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:50:59 INFO  : 
19:51:00 INFO  : 
19:51:01 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
19:51:02 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xuartlite_selftest_example_1.
19:51:03 INFO  : Updating hardware inferred compiler options for app_production_controller.
19:51:03 INFO  : Clearing existing target manager status.
19:52:56 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:53:21 INFO  : ps7_init is completed.
19:53:21 INFO  : ps7_post_config is completed.
19:53:22 INFO  : Processor reset is completed for IO_Intermediary
19:53:27 INFO  : Processor reset is completed for ps7_cortexa9_1
19:56:54 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:57:06 INFO  : ps7_init is completed.
19:57:06 INFO  : ps7_post_config is completed.
19:57:07 INFO  : Processor reset is completed for IO_Intermediary
19:57:12 INFO  : Processor reset is completed for ps7_cortexa9_1
20:03:23 ERROR : Disconnect target failed.No Target with ID 0 in the System


    Failed to lock the JTAG Cable for exclusive access


20:03:27 ERROR : Disconnect target failed.No Target with ID 0 in the System


20:03:27 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 0 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:483)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1426)
20:03:27 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:03:34 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
20:03:35 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
20:03:35 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
20:03:36 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
20:06:46 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:07:54 INFO  : ps7_init is completed.
20:07:54 INFO  : ps7_post_config is completed.
20:07:54 INFO  : Processor reset is completed for IO_Intermediary
20:08:04 INFO  : Processor reset is completed for ps7_cortexa9_1
20:14:27 INFO  : BSP Project P/bsp_backup_xilkernel has been successfully migrated.
20:15:32 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:16:46 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:16:57 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:16:57 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:23:57 INFO  : BSP Project P/bsp_backup_standalone has been successfully migrated.
20:24:53 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:25:48 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:25:57 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:25:57 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
20:43:38 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:49:07 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:49:21 INFO  : ps7_init is completed.
20:49:21 INFO  : ps7_post_config is completed.
20:49:22 INFO  : Processor reset is completed for IO_Intermediary
20:49:34 INFO  : Processor reset is completed for ps7_cortexa9_1
20:49:50 INFO  : Processor reset is completed for backup_controller
20:51:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:53:39 INFO  : Processor reset is completed for backup_controller
21:50:34 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:54:01 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
17:54:01 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
17:54:01 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:54:01 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
18:00:21 INFO  : Example project bsp_production_freertos_xllfifo_polling_example_1 has been created successfully.
18:16:01 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
19:16:22 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:17:07 INFO  : ps7_init is completed.
19:17:07 INFO  : ps7_post_config is completed.
19:17:08 INFO  : Processor reset is completed for IO_Intermediary
19:17:16 INFO  : Processor reset is completed for ps7_cortexa9_1
19:21:04 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:21:27 INFO  : ps7_init is completed.
19:21:28 INFO  : ps7_post_config is completed.
19:21:28 INFO  : Processor reset is completed for IO_Intermediary
19:21:33 INFO  : Processor reset is completed for ps7_cortexa9_1
19:22:30 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:23:14 INFO  : ps7_init is completed.
19:23:14 INFO  : ps7_post_config is completed.
19:23:15 INFO  : Processor reset is completed for IO_Intermediary
19:25:09 INFO  : Processor reset is completed for ps7_cortexa9_1
19:31:22 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:31:38 INFO  : ps7_init is completed.
19:31:38 INFO  : ps7_post_config is completed.
19:31:39 INFO  : Processor reset is completed for IO_Intermediary
19:31:55 INFO  : Processor reset is completed for ps7_cortexa9_1
19:33:34 INFO  : Processor reset is completed for ps7_cortexa9_1
19:35:59 INFO  : Processor reset is completed for ps7_cortexa9_1
19:36:34 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:37:02 INFO  : ps7_init is completed.
19:37:02 INFO  : ps7_post_config is completed.
19:37:03 INFO  : Processor reset is completed for IO_Intermediary
19:37:07 INFO  : Processor reset is completed for ps7_cortexa9_1
19:40:16 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:42:59 INFO  : ps7_init is completed.
19:42:59 INFO  : ps7_post_config is completed.
19:43:00 INFO  : Processor reset is completed for IO_Intermediary
19:43:07 INFO  : Processor reset is completed for ps7_cortexa9_1
19:47:34 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:48:03 INFO  : ps7_init is completed.
19:48:03 INFO  : ps7_post_config is completed.
19:48:04 INFO  : Processor reset is completed for IO_Intermediary
19:48:16 INFO  : Processor reset is completed for ps7_cortexa9_1
19:51:16 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:51:45 INFO  : ps7_init is completed.
19:51:45 INFO  : ps7_post_config is completed.
19:51:46 INFO  : Processor reset is completed for IO_Intermediary
19:51:51 INFO  : Processor reset is completed for ps7_cortexa9_1
19:52:48 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:53:30 INFO  : ps7_init is completed.
19:53:30 INFO  : ps7_post_config is completed.
19:53:31 INFO  : Processor reset is completed for IO_Intermediary
19:53:36 INFO  : Processor reset is completed for ps7_cortexa9_1
19:55:18 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:56:04 INFO  : ps7_init is completed.
19:56:04 INFO  : ps7_post_config is completed.
19:56:05 INFO  : Processor reset is completed for IO_Intermediary
19:56:15 INFO  : Processor reset is completed for ps7_cortexa9_1
19:57:58 INFO  : Processor reset is completed for IO_Intermediary
19:58:04 INFO  : Processor reset is completed for ps7_cortexa9_1
20:01:18 INFO  : IO_Intermediary Processor is in use. Please stop existing Run or Debug sessions before launching.
20:01:21 INFO  : Processor reset is completed for IO_Intermediary
20:01:30 INFO  : Processor reset is completed for ps7_cortexa9_1
20:02:01 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:02:24 INFO  : ps7_init is completed.
20:02:24 INFO  : ps7_post_config is completed.
20:02:25 INFO  : Processor reset is completed for IO_Intermediary
20:02:30 INFO  : Processor reset is completed for ps7_cortexa9_1
20:06:10 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:06:21 INFO  : ps7_init is completed.
20:06:21 INFO  : ps7_post_config is completed.
20:06:22 INFO  : Processor reset is completed for IO_Intermediary
20:06:27 INFO  : Processor reset is completed for ps7_cortexa9_1
20:16:33 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:16:55 INFO  : ps7_init is completed.
20:16:55 INFO  : ps7_post_config is completed.
20:16:56 INFO  : Processor reset is completed for IO_Intermediary
20:17:17 INFO  : Processor reset is completed for ps7_cortexa9_1
20:19:38 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:19:58 INFO  : ps7_init is completed.
20:19:58 INFO  : ps7_post_config is completed.
20:19:59 INFO  : Processor reset is completed for IO_Intermediary
20:22:01 INFO  : Processor reset is completed for ps7_cortexa9_1
20:23:41 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:26:32 INFO  : ps7_init is completed.
20:26:32 INFO  : ps7_post_config is completed.
20:26:33 INFO  : Processor reset is completed for IO_Intermediary
20:26:36 INFO  : Processor reset is completed for ps7_cortexa9_1
20:28:44 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:28:51 INFO  : ps7_init is completed.
20:28:51 INFO  : ps7_post_config is completed.
20:28:52 INFO  : Processor reset is completed for IO_Intermediary
20:28:56 INFO  : Processor reset is completed for ps7_cortexa9_1
20:32:46 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:32:55 INFO  : ps7_init is completed.
20:32:55 INFO  : ps7_post_config is completed.
20:32:56 INFO  : Processor reset is completed for IO_Intermediary
20:33:05 INFO  : Processor reset is completed for ps7_cortexa9_1
20:35:51 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:36:19 INFO  : ps7_init is completed.
20:36:19 INFO  : ps7_post_config is completed.
20:36:20 INFO  : Processor reset is completed for IO_Intermediary
20:36:34 INFO  : Processor reset is completed for IO_Intermediary
20:36:39 INFO  : Processor reset is completed for ps7_cortexa9_1
20:37:43 INFO  : IO_Intermediary Processor is in use. Please stop existing Run or Debug sessions before launching.
20:37:48 INFO  : Processor reset is completed for IO_Intermediary
20:37:55 INFO  : Processor reset is completed for ps7_cortexa9_1
20:38:28 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:39:04 INFO  : ps7_init is completed.
20:39:04 INFO  : ps7_post_config is completed.
20:39:05 INFO  : Processor reset is completed for IO_Intermediary
20:39:13 INFO  : Processor reset is completed for ps7_cortexa9_1
20:41:38 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:42:11 INFO  : ps7_init is completed.
20:42:11 INFO  : ps7_post_config is completed.
20:42:12 INFO  : Processor reset is completed for IO_Intermediary
20:42:18 INFO  : Processor reset is completed for ps7_cortexa9_1
20:49:47 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:49:56 INFO  : ps7_init is completed.
20:49:56 INFO  : ps7_post_config is completed.
20:49:57 INFO  : Processor reset is completed for IO_Intermediary
20:50:05 INFO  : Processor reset is completed for ps7_cortexa9_1
20:59:24 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:00:33 INFO  : IO_Intermediary Processor is in use. Please stop existing Run or Debug sessions before launching.
21:01:02 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:01:51 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:02:02 INFO  : ps7_init is completed.
21:02:02 INFO  : ps7_post_config is completed.
21:02:03 INFO  : Processor reset is completed for IO_Intermediary
21:02:11 INFO  : Processor reset is completed for ps7_cortexa9_1
21:03:41 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:05:25 INFO  : ps7_init is completed.
21:05:25 INFO  : ps7_post_config is completed.
21:05:26 INFO  : Processor reset is completed for IO_Intermediary
21:05:31 INFO  : Processor reset is completed for ps7_cortexa9_1
21:14:24 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:14:43 INFO  : ps7_init is completed.
21:14:43 INFO  : ps7_post_config is completed.
21:14:44 INFO  : Processor reset is completed for IO_Intermediary
21:14:48 INFO  : Processor reset is completed for ps7_cortexa9_1
21:18:20 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:18:34 INFO  : ps7_init is completed.
21:18:34 INFO  : ps7_post_config is completed.
21:18:34 INFO  : Processor reset is completed for IO_Intermediary
21:18:41 INFO  : Processor reset is completed for ps7_cortexa9_1
21:32:02 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
21:32:03 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
21:32:03 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
21:32:04 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
21:32:41 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:33:13 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:33:19 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
21:33:20 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
21:33:20 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
21:33:21 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
21:35:55 INFO  : ps7_init is completed.
21:35:55 INFO  : ps7_post_config is completed.
21:35:56 INFO  : Processor reset is completed for IO_Intermediary
21:36:00 INFO  : Processor reset is completed for ps7_cortexa9_1
21:38:14 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:38:29 INFO  : ps7_init is completed.
21:38:29 INFO  : ps7_post_config is completed.
21:38:30 INFO  : Processor reset is completed for IO_Intermediary
21:38:38 INFO  : Processor reset is completed for ps7_cortexa9_1
21:39:35 INFO  : Processor reset is completed for backup_controller
21:41:51 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
21:41:51 ERROR : Timeout occured while waiting to get reply for command "xfpga -cable type xilinx_tcf url TCP:127.0.0.1:3121 -f /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit -report_progress"
21:41:51 ERROR : FPGA Configuration failed.
21:42:48 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
21:42:49 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
21:42:50 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
21:42:50 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
21:43:01 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
21:43:01 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 65"
21:43:01 ERROR : Disconnect target failed.
21:43:01 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: 
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:483)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1426)
21:43:01 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:189)
	at java.net.SocketInputStream.read(SocketInputStream.java:121)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
21:43:01 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
21:44:21 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:44:35 INFO  : ps7_init is completed.
21:44:35 INFO  : ps7_post_config is completed.
21:44:36 INFO  : Processor reset is completed for IO_Intermediary
21:44:44 INFO  : Processor reset is completed for ps7_cortexa9_1
21:44:57 INFO  : Processor reset is completed for backup_controller
21:48:11 INFO  : Example project bsp_production_freertos_xllfifo_polling_example_1 has been created successfully.
11:40:45 ERROR : FPGA Configuration failed.Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

11:41:00 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:41:08 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
11:41:09 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
11:41:09 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:41:09 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
11:41:48 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
11:42:10 INFO  : ps7_init is completed.
11:42:10 INFO  : ps7_post_config is completed.
11:42:10 INFO  : Processor reset is completed for IO_Intermediary
11:42:15 INFO  : Processor reset is completed for ps7_cortexa9_1
11:48:44 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
12:00:40 INFO  : ps7_init is completed.
12:00:41 INFO  : ps7_post_config is completed.
12:00:41 INFO  : Processor reset is completed for ps7_cortexa9_1
12:02:45 INFO  : Processor reset is completed for ps7_cortexa9_1
12:03:08 INFO  : Processor reset is completed for ps7_cortexa9_1
12:03:14 INFO  : Processor reset is completed for ps7_cortexa9_1
12:03:47 INFO  : Processor reset is completed for ps7_cortexa9_1
12:04:25 INFO  : Processor reset is completed for ps7_cortexa9_1
12:04:47 INFO  : Processor reset is completed for ps7_cortexa9_1
12:07:16 INFO  : Processor reset is completed for ps7_cortexa9_1
12:07:29 INFO  : Processor reset is completed for IO_Intermediary
12:07:34 INFO  : Processor reset is completed for ps7_cortexa9_1
12:09:31 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
12:12:01 INFO  : ps7_init is completed.
12:12:02 INFO  : ps7_post_config is completed.
12:12:02 INFO  : Processor reset is completed for ps7_cortexa9_1
12:13:05 INFO  : Processor reset is completed for IO_Intermediary
12:13:15 INFO  : Processor reset is completed for ps7_cortexa9_1
12:20:37 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
12:20:50 INFO  : ps7_init is completed.
12:20:50 INFO  : ps7_post_config is completed.
12:20:50 INFO  : Processor reset is completed for ps7_cortexa9_1
12:21:45 INFO  : Processor reset is completed for IO_Intermediary
12:21:55 INFO  : Processor reset is completed for ps7_cortexa9_1
12:22:36 INFO  : Example project bsp_production_freertos_xllfifo_polling_example_1 has been created successfully.
12:25:12 INFO  : Processor reset is completed for ps7_cortexa9_1
12:25:31 INFO  : Processor reset is completed for ps7_cortexa9_1
12:28:45 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
12:29:02 INFO  : ps7_init is completed.
12:29:02 INFO  : ps7_post_config is completed.
12:29:03 INFO  : Processor reset is completed for ps7_cortexa9_1
12:30:03 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
12:30:14 INFO  : ps7_init is completed.
12:30:14 INFO  : ps7_post_config is completed.
12:30:15 INFO  : Processor reset is completed for IO_Intermediary
12:31:50 INFO  : Processor reset is completed for ps7_cortexa9_1
15:00:55 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:03:00 INFO  : ps7_init is completed.
15:03:00 INFO  : ps7_post_config is completed.
15:03:01 INFO  : Processor reset is completed for backup_controller
15:03:46 INFO  : Processor reset is completed for IO_Intermediary
15:05:40 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:06:21 INFO  : ps7_init is completed.
15:06:22 INFO  : ps7_post_config is completed.
15:06:22 INFO  : Processor reset is completed for ps7_cortexa9_1
15:12:33 INFO  : Refreshed build settings on project app_production_controller
15:12:33 INFO  : Refreshed build settings on project bsp_production_freertos_xllfifo_polling_example_1
15:13:45 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:14:00 INFO  : ps7_init is completed.
15:14:00 INFO  : ps7_post_config is completed.
15:14:00 INFO  : Processor reset is completed for ps7_cortexa9_1
15:15:46 INFO  : Refreshed build settings on project app_production_controller
15:15:46 INFO  : Refreshed build settings on project bsp_production_freertos_xllfifo_polling_example_1
15:18:01 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:18:09 INFO  : ps7_init is completed.
15:18:10 INFO  : ps7_post_config is completed.
15:18:10 INFO  : Processor reset is completed for ps7_cortexa9_1
15:25:24 INFO  : Refreshed build settings on project app_production_controller
15:25:24 INFO  : Refreshed build settings on project bsp_production_freertos_xllfifo_polling_example_1
15:27:13 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:27:23 INFO  : ps7_init is completed.
15:27:23 INFO  : ps7_post_config is completed.
15:27:23 INFO  : Processor reset is completed for ps7_cortexa9_1
15:28:53 INFO  : Processor reset is completed for ps7_cortexa9_1
15:29:39 INFO  : Processor reset is completed for ps7_cortexa9_1
15:34:14 INFO  : Processor reset is completed for ps7_cortexa9_1
15:35:07 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:35:35 INFO  : ps7_init is completed.
15:35:35 INFO  : ps7_post_config is completed.
15:35:36 INFO  : Processor reset is completed for IO_Intermediary
15:35:48 INFO  : Processor reset is completed for ps7_cortexa9_1
15:36:05 INFO  : Processor reset is completed for IO_Intermediary
15:39:13 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:41:16 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:41:44 INFO  : ps7_init is completed.
15:41:44 INFO  : ps7_post_config is completed.
15:41:45 INFO  : Processor reset is completed for IO_Intermediary
15:41:51 INFO  : Processor reset is completed for ps7_cortexa9_1
15:42:13 INFO  : Processor reset is completed for ps7_cortexa9_1
15:42:51 INFO  : Processor reset is completed for ps7_cortexa9_1
15:47:48 INFO  : Processor reset is completed for ps7_cortexa9_1
15:48:16 INFO  : Processor reset is completed for ps7_cortexa9_1
15:49:12 INFO  : Processor reset is completed for ps7_cortexa9_1
15:50:51 INFO  : Processor reset is completed for ps7_cortexa9_1
15:51:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:669)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:51:50 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:52:59 INFO  : ps7_init is completed.
15:52:59 INFO  : ps7_post_config is completed.
15:53:00 INFO  : Processor reset is completed for ps7_cortexa9_1
15:53:53 INFO  : Processor reset is completed for ps7_cortexa9_1
15:54:01 INFO  : Processor reset is completed for IO_Intermediary
15:56:42 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
15:57:00 INFO  : ps7_init is completed.
15:57:00 INFO  : ps7_post_config is completed.
15:57:00 INFO  : Processor reset is completed for ps7_cortexa9_1
15:58:06 INFO  : Processor reset is completed for IO_Intermediary
16:02:25 INFO  : Processor reset is completed for ps7_cortexa9_1
16:03:39 INFO  : Processor reset is completed for ps7_cortexa9_1
16:05:02 INFO  : Processor reset is completed for ps7_cortexa9_1
16:07:06 INFO  : Processor reset is completed for ps7_cortexa9_1
16:37:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427315733000,  Project:1426808949000
16:37:50 INFO  : Project TAIGA_System_wrapper_hw_platform_0's source hardware specification located at /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:37:58 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
16:38:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:38:03 INFO  : 
16:38:04 INFO  : 
16:38:06 INFO  : 
16:38:10 INFO  : Updating hardware inferred compiler options for app_backup_controller.
16:38:11 INFO  : Updating hardware inferred compiler options for app_io_intermediary.
16:38:12 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
16:38:13 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xuartlite_selftest_example_1.
16:38:13 INFO  : Updating hardware inferred compiler options for app_production_controller.
16:38:14 INFO  : Updating hardware inferred compiler options for bsp_production_freertos_xllfifo_polling_example_1.
16:38:14 INFO  : Clearing existing target manager status.
16:38:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:41:09 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
16:41:28 INFO  : ps7_init is completed.
16:41:28 INFO  : ps7_post_config is completed.
16:41:29 INFO  : Processor reset is completed for IO_Intermediary
16:41:34 INFO  : Processor reset is completed for ps7_cortexa9_1
16:45:44 INFO  : Processor reset is completed for ps7_cortexa9_1
16:46:57 INFO  : Processor reset is completed for ps7_cortexa9_1
16:47:24 INFO  : Processor reset is completed for ps7_cortexa9_1
16:48:20 INFO  : Processor reset is completed for ps7_cortexa9_1
16:48:44 INFO  : Processor reset is completed for IO_Intermediary
16:49:38 INFO  : ps7_init is completed.
16:49:38 INFO  : ps7_post_config is completed.
16:49:38 INFO  : Processor reset is completed for ps7_cortexa9_1
16:50:21 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
16:50:37 INFO  : ps7_init is completed.
16:50:38 INFO  : ps7_post_config is completed.
16:50:38 INFO  : Processor reset is completed for ps7_cortexa9_1
16:51:07 INFO  : Processor reset is completed for ps7_cortexa9_1
16:51:54 INFO  : Processor reset is completed for ps7_cortexa9_1
16:56:11 INFO  : Refreshed build settings on project app_production_controller
16:56:11 INFO  : Refreshed build settings on project bsp_production_freertos_xllfifo_polling_example_1
16:57:06 INFO  : Processor reset is completed for ps7_cortexa9_1
16:57:38 INFO  : Processor reset is completed for ps7_cortexa9_1
16:57:56 INFO  : Processor reset is completed for ps7_cortexa9_1
16:58:50 INFO  : Refreshed build settings on project app_production_controller
16:58:50 INFO  : Refreshed build settings on project bsp_production_freertos_xllfifo_polling_example_1
17:00:09 INFO  : Processor reset is completed for ps7_cortexa9_1
18:38:47 INFO  : Processor reset is completed for ps7_cortexa9_1
18:18:59 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:19:00 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
18:19:00 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:19:01 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
18:19:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1427840302000,  Project:1427315733000
18:19:01 INFO  : The hardware specification for project 'TAIGA_System_wrapper_hw_platform_0' is different from /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:19:01 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
18:19:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:19:08 INFO  : 
18:19:10 INFO  : 
18:19:12 INFO  : 
18:19:15 INFO  : Updating hardware inferred compiler options for app_backup_controller.
18:19:16 INFO  : Updating hardware inferred compiler options for app_io_intermediary.
18:19:17 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
18:19:17 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xuartlite_selftest_example_1.
18:19:18 INFO  : Updating hardware inferred compiler options for app_production_controller.
18:19:19 INFO  : Updating hardware inferred compiler options for bsp_production_freertos_xllfifo_polling_example_1.
18:19:19 INFO  : Clearing existing target manager status.
18:19:54 INFO  : Project bsp_production_freertos was a BSP project. Please update references.
18:19:54 ERROR : SDK has detected that project bsp_production_freertos has been deleted (or renamed).
If this project was a BSP referenced by other C/C++ applications, then those applications will fail to build now. Please right click on those applications and click 'Change Referenced BSP' to update those projects' BSP references.
18:20:17 INFO  : BSP Project P/bsp_production_freertos has been successfully migrated.
18:20:31 INFO  : Refreshed build settings on project app_production_controller
18:20:31 INFO  : Refreshed build settings on project bsp_production_freertos_xllfifo_polling_example_1
18:21:03 INFO  : Project bsp_backup_standalone was a BSP project. Please update references.
18:21:03 ERROR : SDK has detected that project bsp_backup_standalone has been deleted (or renamed).
If this project was a BSP referenced by other C/C++ applications, then those applications will fail to build now. Please right click on those applications and click 'Change Referenced BSP' to update those projects' BSP references.
18:21:25 INFO  : BSP Project P/bsp_backup_standalone has been successfully migrated.
18:21:28 INFO  : Refreshed build settings on project app_backup_controller
18:21:55 INFO  : Project bsp_ioi_standalone was a BSP project. Please update references.
18:21:55 ERROR : SDK has detected that project bsp_ioi_standalone has been deleted (or renamed).
If this project was a BSP referenced by other C/C++ applications, then those applications will fail to build now. Please right click on those applications and click 'Change Referenced BSP' to update those projects' BSP references.
18:22:09 INFO  : BSP Project P/bsp_ioi_standalone has been successfully migrated.
18:22:12 INFO  : Refreshed build settings on project app_io_intermediary
18:22:12 INFO  : Refreshed build settings on project bsp_ioi_standalone_xllfifo_interrupt_example_1
18:22:12 INFO  : Refreshed build settings on project bsp_ioi_standalone_xuartlite_selftest_example_1
18:24:38 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
18:25:26 INFO  : ps7_init is completed.
18:25:26 INFO  : ps7_post_config is completed.
18:25:27 INFO  : Processor reset is completed for backup_controller
18:25:39 INFO  : Processor reset is completed for IO_Intermediary
18:27:51 INFO  : Processor reset is completed for IO_Intermediary
18:30:26 INFO  : Processor reset is completed for backup_controller
18:30:39 INFO  : Processor reset is completed for IO_Intermediary
18:32:17 INFO  : Processor reset is completed for IO_Intermediary
18:32:23 INFO  : Processor reset is completed for backup_controller
18:38:02 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
18:39:16 INFO  : ps7_init is completed.
18:39:16 INFO  : ps7_post_config is completed.
18:39:16 INFO  : Processor reset is completed for IO_Intermediary
18:39:24 INFO  : Processor reset is completed for ps7_cortexa9_1
