#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0086ba30 .scope module, "syncUpGTK" "syncUpGTK" 2 3;
 .timescale 0 0;
v0079b190_0 .net "clkBench", 0 0, v007579d0_0;  1 drivers
v0079b978_0 .net "qBench", 3 0, L_0079bb88;  1 drivers
v0079b4a8_0 .net "rstBench", 0 0, v00757f50_0;  1 drivers
S_007580b8 .scope module, "aTester" "Tester" 2 13, 2 24 0, S_0086ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clkTest"
    .port_info 1 /OUTPUT 1 "rstTest"
    .port_info 2 /INPUT 4 "qTest"
P_0075bb58 .param/l "stimDelay" 0 2 29, +C4<00000000000000000000000000010100>;
v007579d0_0 .var "clkTest", 0 0;
v00757a28_0 .net "qTest", 3 0, L_0079bb88;  alias, 1 drivers
v00757f50_0 .var "rstTest", 0 0;
S_00758188 .scope module, "mySyncUp" "syncUp" 2 10, 3 10 0, S_0086ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
L_00753398 .functor AND 1, L_0079b9d0, L_0079b768, C4<1>, C4<1>;
L_007531a0 .functor AND 1, L_0079ba28, L_0079b030, C4<1>, C4<1>;
L_007531e8 .functor OR 1, L_00753398, L_007531a0, C4<0>, C4<0>;
L_00752d68 .functor AND 1, L_0079b710, L_0079b088, C4<1>, C4<1>;
L_00752ed0 .functor OR 1, L_007531e8, L_00752d68, C4<0>, C4<0>;
L_00752c48 .functor AND 1, L_0079b1e8, L_0079b558, C4<1>, C4<1>;
L_00752c90 .functor AND 1, L_00752c48, L_0079b348, C4<1>, C4<1>;
L_00752c00 .functor AND 1, L_00752c90, L_0079b2f0, C4<1>, C4<1>;
L_00753080 .functor OR 1, L_00752ed0, L_00752c00, C4<0>, C4<0>;
L_00752a98 .functor AND 1, L_0079b240, L_0079b660, C4<1>, C4<1>;
L_00752fa8 .functor AND 1, L_0079b7c0, L_0079b298, C4<1>, C4<1>;
L_00752b70 .functor OR 1, L_00752a98, L_00752fa8, C4<0>, C4<0>;
L_00752db0 .functor AND 1, L_0079b3f8, L_0079b450, C4<1>, C4<1>;
L_00752cd8 .functor AND 1, L_00752db0, L_0079bbe0, C4<1>, C4<1>;
L_00752b28 .functor OR 1, L_00752b70, L_00752cd8, C4<0>, C4<0>;
L_00752df8 .functor XOR 1, L_0079be48, L_0079bd98, C4<0>, C4<0>;
v0079a660_0 .net *"_s11", 0 0, L_0079b030;  1 drivers
v0079a978_0 .net *"_s12", 0 0, L_007531a0;  1 drivers
v0079a6b8_0 .net *"_s14", 0 0, L_007531e8;  1 drivers
v0079a088_0 .net *"_s17", 0 0, L_0079b710;  1 drivers
v0079a710_0 .net *"_s19", 0 0, L_0079b088;  1 drivers
v0079a7c0_0 .net *"_s20", 0 0, L_00752d68;  1 drivers
v0079a9d0_0 .net *"_s22", 0 0, L_00752ed0;  1 drivers
v0079a558_0 .net *"_s25", 0 0, L_0079b1e8;  1 drivers
v0079a190_0 .net *"_s27", 0 0, L_0079b558;  1 drivers
v0079a3a0_0 .net *"_s28", 0 0, L_00752c48;  1 drivers
v0079a240_0 .net *"_s3", 0 0, L_0079b9d0;  1 drivers
v0079a3f8_0 .net *"_s31", 0 0, L_0079b348;  1 drivers
v0079a298_0 .net *"_s32", 0 0, L_00752c90;  1 drivers
v0079a2f0_0 .net *"_s35", 0 0, L_0079b2f0;  1 drivers
v0079a450_0 .net *"_s36", 0 0, L_00752c00;  1 drivers
v0079a4a8_0 .net *"_s38", 0 0, L_00753080;  1 drivers
v0079ad40_0 .net *"_s49", 0 0, L_0079b240;  1 drivers
v0079aef8_0 .net *"_s5", 0 0, L_0079b768;  1 drivers
v0079aea0_0 .net *"_s51", 0 0, L_0079b660;  1 drivers
v0079ab30_0 .net *"_s52", 0 0, L_00752a98;  1 drivers
v0079aad8_0 .net *"_s55", 0 0, L_0079b7c0;  1 drivers
v0079ab88_0 .net *"_s57", 0 0, L_0079b298;  1 drivers
v0079abe0_0 .net *"_s58", 0 0, L_00752fa8;  1 drivers
v0079ac38_0 .net *"_s6", 0 0, L_00753398;  1 drivers
v0079ac90_0 .net *"_s60", 0 0, L_00752b70;  1 drivers
v0079ace8_0 .net *"_s63", 0 0, L_0079b3f8;  1 drivers
v0079ad98_0 .net *"_s65", 0 0, L_0079b450;  1 drivers
v0079adf0_0 .net *"_s66", 0 0, L_00752db0;  1 drivers
v0079ae48_0 .net *"_s69", 0 0, L_0079bbe0;  1 drivers
v0079b818_0 .net *"_s70", 0 0, L_00752cd8;  1 drivers
v0079b5b0_0 .net *"_s72", 0 0, L_00752b28;  1 drivers
v0079b870_0 .net *"_s83", 0 0, L_0079be48;  1 drivers
v0079b138_0 .net *"_s85", 0 0, L_0079bd98;  1 drivers
v0079afd8_0 .net *"_s86", 0 0, L_00752df8;  1 drivers
v0079b920_0 .net *"_s9", 0 0, L_0079ba28;  1 drivers
v0079ba80_0 .net *"_s98", 0 0, L_0079bea0;  1 drivers
v0079b500_0 .net "clk", 0 0, v007579d0_0;  alias, 1 drivers
v0079b0e0_0 .net "d", 3 0, L_0079bd40;  1 drivers
v0079b8c8_0 .net "q", 3 0, L_0079bb88;  alias, 1 drivers
v0079b3a0_0 .net "qb", 3 0, L_0079bc38;  1 drivers
v0079b6b8_0 .net "rst", 0 0, v00757f50_0;  alias, 1 drivers
L_0079b9d0 .part L_0079bc38, 0, 1;
L_0079b768 .part L_0079bb88, 3, 1;
L_0079ba28 .part L_0079bc38, 1, 1;
L_0079b030 .part L_0079bb88, 3, 1;
L_0079b710 .part L_0079bc38, 2, 1;
L_0079b088 .part L_0079bb88, 3, 1;
L_0079b1e8 .part L_0079bc38, 3, 1;
L_0079b558 .part L_0079bb88, 2, 1;
L_0079b348 .part L_0079bb88, 1, 1;
L_0079b2f0 .part L_0079bb88, 0, 1;
L_0079b608 .part L_0079bd40, 3, 1;
L_0079b240 .part L_0079bb88, 2, 1;
L_0079b660 .part L_0079bc38, 0, 1;
L_0079b7c0 .part L_0079bc38, 1, 1;
L_0079b298 .part L_0079bb88, 2, 1;
L_0079b3f8 .part L_0079bc38, 2, 1;
L_0079b450 .part L_0079bb88, 1, 1;
L_0079bbe0 .part L_0079bb88, 0, 1;
L_0079bc90 .part L_0079bd40, 2, 1;
L_0079be48 .part L_0079bb88, 1, 1;
L_0079bd98 .part L_0079bb88, 0, 1;
L_0079bce8 .part L_0079bd40, 1, 1;
L_0079bd40 .concat8 [ 1 1 1 1], L_0079bea0, L_00752df8, L_00752b28, L_00753080;
L_0079bea0 .part L_0079bc38, 0, 1;
L_0079bb88 .concat8 [ 1 1 1 1], v00757ce8_0, v0079a8c8_0, v0079aa80_0, v0079a870_0;
L_0079bc38 .concat8 [ 1 1 1 1], L_007530c8, L_00752d20, L_00753230, L_00753158;
L_0079bdf0 .part L_0079bd40, 0, 1;
S_0075c3a8 .scope module, "dff0" "DFlipFlop" 3 26, 3 31 0, S_00758188;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_007530c8 .functor NOT 1, v00757ce8_0, C4<0>, C4<0>, C4<0>;
v00757ad8_0 .net "D", 0 0, L_0079bdf0;  1 drivers
v00757b30_0 .net "clk", 0 0, v007579d0_0;  alias, 1 drivers
v00757ce8_0 .var "q", 0 0;
v00757ea0_0 .net "qBar", 0 0, L_007530c8;  1 drivers
v0079a5b0_0 .net "rst", 0 0, v00757f50_0;  alias, 1 drivers
E_0075bb30/0 .event negedge, v00757f50_0;
E_0075bb30/1 .event posedge, v007579d0_0;
E_0075bb30 .event/or E_0075bb30/0, E_0075bb30/1;
S_0075c478 .scope module, "dff1" "DFlipFlop" 3 23, 3 31 0, S_00758188;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00752d20 .functor NOT 1, v0079a8c8_0, C4<0>, C4<0>, C4<0>;
v0079a500_0 .net "D", 0 0, L_0079bce8;  1 drivers
v0079a348_0 .net "clk", 0 0, v007579d0_0;  alias, 1 drivers
v0079a8c8_0 .var "q", 0 0;
v0079a768_0 .net "qBar", 0 0, L_00752d20;  1 drivers
v0079a1e8_0 .net "rst", 0 0, v00757f50_0;  alias, 1 drivers
S_0086c508 .scope module, "dff2" "DFlipFlop" 3 20, 3 31 0, S_00758188;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00753230 .functor NOT 1, v0079aa80_0, C4<0>, C4<0>, C4<0>;
v0079aa28_0 .net "D", 0 0, L_0079bc90;  1 drivers
v0079a608_0 .net "clk", 0 0, v007579d0_0;  alias, 1 drivers
v0079aa80_0 .var "q", 0 0;
v0079a818_0 .net "qBar", 0 0, L_00753230;  1 drivers
v0079a920_0 .net "rst", 0 0, v00757f50_0;  alias, 1 drivers
S_0086c5d8 .scope module, "dff3" "DFlipFlop" 3 17, 3 31 0, S_00758188;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00753158 .functor NOT 1, v0079a870_0, C4<0>, C4<0>, C4<0>;
v00799fd8_0 .net "D", 0 0, L_0079b608;  1 drivers
v0079a030_0 .net "clk", 0 0, v007579d0_0;  alias, 1 drivers
v0079a870_0 .var "q", 0 0;
v0079a0e0_0 .net "qBar", 0 0, L_00753158;  1 drivers
v0079a138_0 .net "rst", 0 0, v00757f50_0;  alias, 1 drivers
    .scope S_0086c5d8;
T_0 ;
    %wait E_0075bb30;
    %load/vec4 v0079a138_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0079a870_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00799fd8_0;
    %store/vec4 v0079a870_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0086c508;
T_1 ;
    %wait E_0075bb30;
    %load/vec4 v0079a920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0079aa80_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0079aa28_0;
    %store/vec4 v0079aa80_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0075c478;
T_2 ;
    %wait E_0075bb30;
    %load/vec4 v0079a1e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0079a8c8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0079a500_0;
    %store/vec4 v0079a8c8_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0075c3a8;
T_3 ;
    %wait E_0075bb30;
    %load/vec4 v0079a5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00757ce8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00757ad8_0;
    %store/vec4 v00757ce8_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_007580b8;
T_4 ;
    %vpi_call 2 33 "$display", "\011\011 rstTest clkTest qTest " {0 0 0};
    %vpi_call 2 34 "$monitor", "\011\011 %b\011 %b \011 %b", v00757f50_0, v007579d0_0, v00757a28_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_007580b8;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v007579d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00757f50_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00757f50_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v007579d0_0;
    %inv;
    %store/vec4 v007579d0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0086ba30;
T_6 ;
    %vpi_call 2 18 "$dumpfile", "syncUp.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000001, S_00758188 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "syncUpGTK.v";
    "./syncUp.v";
