-- generated by newgenasym Thu Jul 31 09:35:49 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cdclvd110 is
    port (    
	CK:        IN     STD_LOGIC;    
	CLK0:      IN     STD_LOGIC;    
	\clk0*\:   IN     STD_LOGIC;    
	CLK1:      IN     STD_LOGIC;    
	\clk1*\:   IN     STD_LOGIC;    
	EN:        IN     STD_LOGIC;    
	Q:         OUT    STD_LOGIC_VECTOR (9 DOWNTO 0);    
	\q*\:      OUT    STD_LOGIC_VECTOR (9 DOWNTO 0);    
	SI:        IN     STD_LOGIC;    
	VBB:       OUT    STD_LOGIC;    
	VDD0:      INOUT  STD_LOGIC;    
	VDD1:      INOUT  STD_LOGIC;    
	VSS0:      INOUT  STD_LOGIC;    
	VSS1:      INOUT  STD_LOGIC);
end cdclvd110;
