# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Fetch_new_Structure/Fetch_new_Structure_impl_5/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Fetch_new_Structure/Fetch_new_Structure_impl_5/precision.log.suppressed
# Info: [9552]: Activated implementation Fetch_new_Structure_impl_5 in project D:/CAD/cad_lib/ps/Fetch_new_Structure/Fetch_new_Structure.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Fetch_new_entity.vhd" ...
# Error: [43094]: "D:/CAD/cad_lib/hdl/Fetch_new_entity.vhd", line 26: Design Unit Mux2 not found in logical library work.
# Error: [40008]: HDL analysis failed.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Fetch_new_Structure/hds/precision.tcl
# COMMAND: add_input_file {../../hdl/Increment_entity.vhd ../../hdl/Reg_entity.vhd ../../hdl/SimpleMux2_entity.vhd}
add_input_file {../../hdl/Increment_entity.vhd ../../hdl/Reg_entity.vhd ../../hdl/SimpleMux2_entity.vhd}
# COMMAND: compile
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Fetch_new_Structure/../../hdl/Increment_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Fetch_new_Structure/../../hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Fetch_new_Structure/../../hdl/SimpleMux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Fetch_new_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Fetch_new_Structure/Fetch_new_Structure_impl_5.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Fetch_new(Structure): Pre-processing...
# Info: [44506]: Module work.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Increment(Behavior){generic map (width => 32)}: Pre-processing...
# Warning: [45729]: "D:/CAD/cad_lib/hdl/Fetch_new_entity.vhd", line 23: signal Sel has never been used.
# Info: [44508]: Module work.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Increment(Behavior){generic map (width => 32)}: Compiling...
# Info: [44523]: Root Module work.Fetch_new(Structure): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 2 ===
# Info: [44856]: Total lines of RTL compiled: 116.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Fetch_new_Structure/Fetch_new_Structure_impl_5.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
compile
