<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1532" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1532{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1532{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1532{left:130px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1532{left:87px;bottom:1088px;letter-spacing:-0.12px;}
#t5_1532{left:330px;bottom:1088px;}
#t6_1532{left:337px;bottom:1088px;letter-spacing:0.09px;}
#t7_1532{left:87px;bottom:1072px;letter-spacing:-0.12px;}
#t8_1532{left:228px;bottom:1072px;}
#t9_1532{left:236px;bottom:1073px;letter-spacing:0.12px;}
#ta_1532{left:69px;bottom:1057px;letter-spacing:-0.12px;}
#tb_1532{left:87px;bottom:1042px;letter-spacing:-0.11px;}
#tc_1532{left:160px;bottom:1042px;}
#td_1532{left:167px;bottom:1043px;letter-spacing:0.08px;}
#te_1532{left:87px;bottom:1027px;letter-spacing:-0.11px;}
#tf_1532{left:140px;bottom:1027px;}
#tg_1532{left:148px;bottom:1027px;letter-spacing:0.09px;}
#th_1532{left:87px;bottom:1011px;letter-spacing:-0.1px;}
#ti_1532{left:252px;bottom:1011px;}
#tj_1532{left:260px;bottom:1012px;letter-spacing:0.12px;}
#tk_1532{left:87px;bottom:996px;letter-spacing:-0.12px;}
#tl_1532{left:157px;bottom:996px;}
#tm_1532{left:165px;bottom:997px;letter-spacing:0.08px;}
#tn_1532{left:182px;bottom:996px;}
#to_1532{left:190px;bottom:997px;letter-spacing:0.08px;}
#tp_1532{left:69px;bottom:981px;letter-spacing:-0.12px;}
#tq_1532{left:87px;bottom:965px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_1532{left:236px;bottom:965px;}
#ts_1532{left:244px;bottom:966px;letter-spacing:0.08px;}
#tt_1532{left:87px;bottom:950px;letter-spacing:-0.12px;}
#tu_1532{left:124px;bottom:950px;}
#tv_1532{left:132px;bottom:951px;letter-spacing:0.12px;}
#tw_1532{left:69px;bottom:935px;letter-spacing:-0.13px;}
#tx_1532{left:87px;bottom:920px;letter-spacing:-0.13px;}
#ty_1532{left:138px;bottom:920px;}
#tz_1532{left:145px;bottom:920px;letter-spacing:0.13px;}
#t10_1532{left:87px;bottom:904px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t11_1532{left:285px;bottom:904px;}
#t12_1532{left:292px;bottom:905px;letter-spacing:0.12px;}
#t13_1532{left:87px;bottom:889px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_1532{left:303px;bottom:889px;}
#t15_1532{left:311px;bottom:890px;letter-spacing:0.12px;}
#t16_1532{left:342px;bottom:889px;}
#t17_1532{left:350px;bottom:890px;letter-spacing:0.12px;}
#t18_1532{left:87px;bottom:874px;letter-spacing:-0.11px;}
#t19_1532{left:232px;bottom:874px;}
#t1a_1532{left:239px;bottom:874px;letter-spacing:0.12px;}
#t1b_1532{left:264px;bottom:874px;}
#t1c_1532{left:271px;bottom:874px;letter-spacing:0.12px;}
#t1d_1532{left:296px;bottom:874px;}
#t1e_1532{left:303px;bottom:874px;letter-spacing:0.12px;}
#t1f_1532{left:328px;bottom:874px;}
#t1g_1532{left:336px;bottom:874px;letter-spacing:0.08px;}
#t1h_1532{left:353px;bottom:874px;}
#t1i_1532{left:361px;bottom:874px;letter-spacing:0.08px;}
#t1j_1532{left:87px;bottom:859px;letter-spacing:-0.13px;}
#t1k_1532{left:154px;bottom:859px;}
#t1l_1532{left:161px;bottom:859px;letter-spacing:0.13px;}
#t1m_1532{left:69px;bottom:818px;}
#t1n_1532{left:69px;bottom:802px;letter-spacing:-0.12px;}
#t1o_1532{left:253px;bottom:802px;}
#t1p_1532{left:261px;bottom:803px;letter-spacing:0.12px;}
#t1q_1532{left:69px;bottom:787px;letter-spacing:-0.11px;}
#t1r_1532{left:160px;bottom:787px;}
#t1s_1532{left:167px;bottom:787px;letter-spacing:0.12px;}
#t1t_1532{left:69px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_1532{left:238px;bottom:771px;}
#t1v_1532{left:245px;bottom:772px;letter-spacing:0.12px;}
#t1w_1532{left:69px;bottom:756px;letter-spacing:-0.12px;}
#t1x_1532{left:124px;bottom:741px;letter-spacing:-0.12px;}
#t1y_1532{left:69px;bottom:726px;letter-spacing:-0.13px;}
#t1z_1532{left:180px;bottom:726px;}
#t20_1532{left:188px;bottom:726px;letter-spacing:0.12px;}
#t21_1532{left:69px;bottom:710px;letter-spacing:-0.11px;}
#t22_1532{left:124px;bottom:695px;letter-spacing:-0.12px;}
#t23_1532{left:191px;bottom:695px;}
#t24_1532{left:198px;bottom:696px;letter-spacing:0.12px;}
#t25_1532{left:222px;bottom:695px;}
#t26_1532{left:229px;bottom:696px;letter-spacing:0.09px;}
#t27_1532{left:253px;bottom:695px;}
#t28_1532{left:260px;bottom:696px;letter-spacing:0.12px;}
#t29_1532{left:291px;bottom:695px;}
#t2a_1532{left:298px;bottom:696px;letter-spacing:0.12px;}
#t2b_1532{left:329px;bottom:695px;}
#t2c_1532{left:336px;bottom:696px;letter-spacing:0.12px;}
#t2d_1532{left:367px;bottom:695px;}
#t2e_1532{left:374px;bottom:696px;letter-spacing:0.12px;}
#t2f_1532{left:405px;bottom:695px;}
#t2g_1532{left:411px;bottom:696px;letter-spacing:0.09px;}
#t2h_1532{left:443px;bottom:695px;}
#t2i_1532{left:124px;bottom:680px;letter-spacing:0.12px;}
#t2j_1532{left:155px;bottom:680px;}
#t2k_1532{left:163px;bottom:680px;letter-spacing:0.12px;}
#t2l_1532{left:194px;bottom:680px;}
#t2m_1532{left:202px;bottom:680px;letter-spacing:0.12px;}
#t2n_1532{left:233px;bottom:680px;}
#t2o_1532{left:241px;bottom:680px;letter-spacing:0.12px;}
#t2p_1532{left:272px;bottom:680px;}
#t2q_1532{left:279px;bottom:680px;letter-spacing:0.12px;}
#t2r_1532{left:311px;bottom:680px;}
#t2s_1532{left:318px;bottom:680px;letter-spacing:0.12px;}
#t2t_1532{left:350px;bottom:680px;}
#t2u_1532{left:357px;bottom:680px;letter-spacing:0.12px;}
#t2v_1532{left:388px;bottom:680px;}
#t2w_1532{left:396px;bottom:680px;letter-spacing:0.12px;}
#t2x_1532{left:434px;bottom:680px;}
#t2y_1532{left:124px;bottom:665px;letter-spacing:0.12px;}
#t2z_1532{left:162px;bottom:664px;}
#t30_1532{left:170px;bottom:665px;letter-spacing:0.12px;}
#t31_1532{left:208px;bottom:664px;}
#t32_1532{left:215px;bottom:665px;letter-spacing:0.12px;}
#t33_1532{left:253px;bottom:664px;}
#t34_1532{left:261px;bottom:665px;letter-spacing:0.12px;}
#t35_1532{left:299px;bottom:664px;}
#t36_1532{left:307px;bottom:665px;letter-spacing:0.12px;}
#t37_1532{left:345px;bottom:664px;}
#t38_1532{left:352px;bottom:665px;letter-spacing:0.1px;}
#t39_1532{left:390px;bottom:664px;}
#t3a_1532{left:398px;bottom:665px;letter-spacing:0.12px;}
#t3b_1532{left:69px;bottom:649px;letter-spacing:-0.13px;}
#t3c_1532{left:177px;bottom:649px;}
#t3d_1532{left:185px;bottom:650px;letter-spacing:0.12px;}
#t3e_1532{left:69px;bottom:634px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3f_1532{left:87px;bottom:619px;letter-spacing:-0.11px;}
#t3g_1532{left:167px;bottom:619px;}
#t3h_1532{left:175px;bottom:619px;letter-spacing:0.09px;}
#t3i_1532{left:87px;bottom:603px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_1532{left:236px;bottom:603px;}
#t3k_1532{left:244px;bottom:604px;letter-spacing:0.12px;}
#t3l_1532{left:69px;bottom:588px;letter-spacing:-0.11px;}
#t3m_1532{left:206px;bottom:588px;}
#t3n_1532{left:213px;bottom:589px;letter-spacing:0.13px;}
#t3o_1532{left:231px;bottom:588px;}
#t3p_1532{left:239px;bottom:589px;letter-spacing:0.12px;}
#t3q_1532{left:69px;bottom:573px;letter-spacing:-0.12px;}
#t3r_1532{left:124px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#t3s_1532{left:229px;bottom:558px;}
#t3t_1532{left:236px;bottom:558px;letter-spacing:0.09px;}
#t3u_1532{left:260px;bottom:558px;}
#t3v_1532{left:267px;bottom:558px;letter-spacing:0.09px;}
#t3w_1532{left:291px;bottom:558px;}
#t3x_1532{left:298px;bottom:558px;letter-spacing:0.12px;}
#t3y_1532{left:329px;bottom:558px;}
#t3z_1532{left:336px;bottom:558px;letter-spacing:0.12px;}
#t40_1532{left:367px;bottom:558px;}
#t41_1532{left:374px;bottom:558px;letter-spacing:0.09px;}
#t42_1532{left:405px;bottom:558px;}
#t43_1532{left:411px;bottom:558px;letter-spacing:0.09px;}
#t44_1532{left:443px;bottom:558px;}
#t45_1532{left:124px;bottom:543px;letter-spacing:0.12px;}
#t46_1532{left:155px;bottom:542px;}
#t47_1532{left:163px;bottom:543px;letter-spacing:0.12px;}
#t48_1532{left:194px;bottom:542px;}
#t49_1532{left:202px;bottom:543px;letter-spacing:0.12px;}
#t4a_1532{left:233px;bottom:542px;}
#t4b_1532{left:241px;bottom:543px;letter-spacing:0.12px;}
#t4c_1532{left:272px;bottom:542px;}
#t4d_1532{left:279px;bottom:543px;letter-spacing:0.12px;}
#t4e_1532{left:311px;bottom:542px;}
#t4f_1532{left:318px;bottom:543px;letter-spacing:0.12px;}
#t4g_1532{left:350px;bottom:542px;}
#t4h_1532{left:357px;bottom:543px;letter-spacing:0.12px;}
#t4i_1532{left:388px;bottom:542px;}
#t4j_1532{left:396px;bottom:543px;letter-spacing:0.12px;}
#t4k_1532{left:434px;bottom:542px;}
#t4l_1532{left:124px;bottom:528px;letter-spacing:0.12px;}
#t4m_1532{left:162px;bottom:527px;}
#t4n_1532{left:170px;bottom:528px;letter-spacing:0.12px;}
#t4o_1532{left:208px;bottom:527px;}
#t4p_1532{left:215px;bottom:528px;letter-spacing:0.12px;}
#t4q_1532{left:253px;bottom:527px;}
#t4r_1532{left:261px;bottom:528px;letter-spacing:0.12px;}
#t4s_1532{left:299px;bottom:527px;}
#t4t_1532{left:307px;bottom:528px;letter-spacing:0.12px;}
#t4u_1532{left:345px;bottom:527px;}
#t4v_1532{left:352px;bottom:528px;letter-spacing:0.1px;}
#t4w_1532{left:390px;bottom:527px;}
#t4x_1532{left:398px;bottom:528px;letter-spacing:0.12px;}
#t4y_1532{left:69px;bottom:512px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4z_1532{left:87px;bottom:496px;letter-spacing:-0.12px;}
#t50_1532{left:208px;bottom:496px;}
#t51_1532{left:215px;bottom:497px;letter-spacing:0.13px;}
#t52_1532{left:233px;bottom:496px;}
#t53_1532{left:241px;bottom:497px;letter-spacing:0.08px;}
#t54_1532{left:258px;bottom:496px;}
#t55_1532{left:266px;bottom:497px;letter-spacing:0.09px;}
#t56_1532{left:87px;bottom:481px;letter-spacing:-0.11px;}
#t57_1532{left:193px;bottom:481px;}
#t58_1532{left:201px;bottom:482px;letter-spacing:0.09px;}
#t59_1532{left:87px;bottom:466px;letter-spacing:-0.12px;}
#t5a_1532{left:184px;bottom:466px;}
#t5b_1532{left:192px;bottom:467px;letter-spacing:0.08px;}
#t5c_1532{left:209px;bottom:466px;}
#t5d_1532{left:217px;bottom:467px;letter-spacing:0.08px;}
#t5e_1532{left:235px;bottom:466px;}
#t5f_1532{left:242px;bottom:467px;letter-spacing:0.12px;}
#t5g_1532{left:69px;bottom:426px;}
#t5h_1532{left:69px;bottom:409px;letter-spacing:-0.1px;}
#t5i_1532{left:87px;bottom:394px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t5j_1532{left:274px;bottom:394px;}
#t5k_1532{left:282px;bottom:395px;letter-spacing:0.12px;}
#t5l_1532{left:313px;bottom:394px;}
#t5m_1532{left:321px;bottom:395px;letter-spacing:0.12px;}
#t5n_1532{left:69px;bottom:379px;letter-spacing:-0.12px;}
#t5o_1532{left:284px;bottom:379px;}
#t5p_1532{left:292px;bottom:379px;letter-spacing:0.12px;}
#t5q_1532{left:323px;bottom:379px;}
#t5r_1532{left:331px;bottom:379px;letter-spacing:0.12px;}
#t5s_1532{left:69px;bottom:364px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t5t_1532{left:442px;bottom:364px;}
#t5u_1532{left:124px;bottom:349px;letter-spacing:0.12px;}
#t5v_1532{left:69px;bottom:333px;letter-spacing:-0.13px;}
#t5w_1532{left:87px;bottom:318px;letter-spacing:-0.12px;}
#t5x_1532{left:151px;bottom:318px;}
#t5y_1532{left:158px;bottom:318px;letter-spacing:0.13px;}
#t5z_1532{left:87px;bottom:302px;letter-spacing:-0.11px;}
#t60_1532{left:146px;bottom:302px;}
#t61_1532{left:153px;bottom:303px;letter-spacing:0.08px;}
#t62_1532{left:69px;bottom:287px;letter-spacing:-0.12px;}
#t63_1532{left:167px;bottom:287px;}
#t64_1532{left:175px;bottom:288px;letter-spacing:0.09px;}
#t65_1532{left:199px;bottom:287px;}
#t66_1532{left:207px;bottom:288px;letter-spacing:0.09px;}
#t67_1532{left:69px;bottom:272px;letter-spacing:-0.12px;}
#t68_1532{left:170px;bottom:272px;}
#t69_1532{left:178px;bottom:273px;letter-spacing:0.12px;}
#t6a_1532{left:202px;bottom:272px;}
#t6b_1532{left:210px;bottom:273px;letter-spacing:0.12px;}
#t6c_1532{left:69px;bottom:257px;letter-spacing:-0.1px;}
#t6d_1532{left:87px;bottom:241px;letter-spacing:-0.12px;}
#t6e_1532{left:181px;bottom:241px;}
#t6f_1532{left:189px;bottom:242px;letter-spacing:0.12px;}
#t6g_1532{left:214px;bottom:241px;}
#t6h_1532{left:221px;bottom:242px;letter-spacing:0.12px;}
#t6i_1532{left:246px;bottom:241px;}
#t6j_1532{left:253px;bottom:242px;letter-spacing:0.12px;}
#t6k_1532{left:69px;bottom:226px;letter-spacing:-0.11px;}
#t6l_1532{left:87px;bottom:211px;letter-spacing:-0.12px;}
#t6m_1532{left:181px;bottom:211px;}
#t6n_1532{left:189px;bottom:211px;letter-spacing:0.12px;}
#t6o_1532{left:214px;bottom:211px;}
#t6p_1532{left:221px;bottom:211px;letter-spacing:0.12px;}
#t6q_1532{left:246px;bottom:211px;}
#t6r_1532{left:253px;bottom:211px;letter-spacing:0.12px;}
#t6s_1532{left:69px;bottom:195px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6t_1532{left:159px;bottom:195px;}
#t6u_1532{left:167px;bottom:196px;letter-spacing:0.13px;}
#t6v_1532{left:184px;bottom:195px;}
#t6w_1532{left:192px;bottom:196px;letter-spacing:0.13px;}
#t6x_1532{left:209px;bottom:195px;}
#t6y_1532{left:217px;bottom:196px;letter-spacing:0.13px;}
#t6z_1532{left:69px;bottom:180px;letter-spacing:-0.13px;}
#t70_1532{left:87px;bottom:165px;letter-spacing:-0.13px;}
#t71_1532{left:180px;bottom:165px;}
#t72_1532{left:188px;bottom:166px;letter-spacing:0.09px;}
#t73_1532{left:87px;bottom:150px;letter-spacing:-0.11px;}
#t74_1532{left:167px;bottom:150px;}
#t75_1532{left:175px;bottom:150px;letter-spacing:0.09px;}
#t76_1532{left:87px;bottom:134px;letter-spacing:-0.12px;}
#t77_1532{left:313px;bottom:134px;}
#t78_1532{left:321px;bottom:135px;letter-spacing:0.12px;}
#t79_1532{left:87px;bottom:119px;letter-spacing:-0.12px;}
#t7a_1532{left:136px;bottom:119px;}
#t7b_1532{left:144px;bottom:120px;letter-spacing:0.12px;}
#t7c_1532{left:490px;bottom:1088px;letter-spacing:-0.12px;}
#t7d_1532{left:539px;bottom:1088px;}
#t7e_1532{left:547px;bottom:1088px;letter-spacing:0.09px;}
#t7f_1532{left:490px;bottom:1072px;letter-spacing:-0.12px;}
#t7g_1532{left:738px;bottom:1072px;}
#t7h_1532{left:745px;bottom:1073px;letter-spacing:0.12px;}
#t7i_1532{left:490px;bottom:1057px;letter-spacing:-0.11px;}
#t7j_1532{left:812px;bottom:1057px;}
#t7k_1532{left:820px;bottom:1058px;letter-spacing:0.09px;}
#t7l_1532{left:490px;bottom:1042px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t7m_1532{left:508px;bottom:1027px;letter-spacing:-0.14px;}
#t7n_1532{left:535px;bottom:1027px;}
#t7o_1532{left:542px;bottom:1027px;letter-spacing:0.09px;}
#t7p_1532{left:490px;bottom:1011px;letter-spacing:-0.12px;}
#t7q_1532{left:810px;bottom:1011px;}
#t7r_1532{left:817px;bottom:1012px;letter-spacing:0.12px;}
#t7s_1532{left:490px;bottom:996px;letter-spacing:-0.12px;}
#t7t_1532{left:548px;bottom:996px;}
#t7u_1532{left:556px;bottom:997px;letter-spacing:0.12px;}
#t7v_1532{left:490px;bottom:981px;letter-spacing:-0.11px;}
#t7w_1532{left:576px;bottom:981px;}
#t7x_1532{left:584px;bottom:981px;letter-spacing:0.08px;}
#t7y_1532{left:490px;bottom:965px;letter-spacing:-0.11px;}
#t7z_1532{left:644px;bottom:965px;}
#t80_1532{left:652px;bottom:966px;letter-spacing:0.12px;}
#t81_1532{left:490px;bottom:950px;letter-spacing:-0.12px;}
#t82_1532{left:606px;bottom:950px;}
#t83_1532{left:614px;bottom:951px;letter-spacing:0.12px;}
#t84_1532{left:490px;bottom:935px;letter-spacing:-0.12px;}
#t85_1532{left:531px;bottom:935px;}
#t86_1532{left:539px;bottom:936px;letter-spacing:0.09px;}
#t87_1532{left:490px;bottom:920px;letter-spacing:-0.13px;}
#t88_1532{left:607px;bottom:920px;}
#t89_1532{left:615px;bottom:920px;letter-spacing:0.12px;}
#t8a_1532{left:490px;bottom:904px;letter-spacing:-0.12px;}
#t8b_1532{left:601px;bottom:904px;}
#t8c_1532{left:609px;bottom:905px;letter-spacing:0.12px;}
#t8d_1532{left:490px;bottom:889px;letter-spacing:-0.13px;}
#t8e_1532{left:560px;bottom:889px;}
#t8f_1532{left:568px;bottom:890px;letter-spacing:0.09px;}
#t8g_1532{left:490px;bottom:874px;letter-spacing:-0.11px;}
#t8h_1532{left:655px;bottom:874px;}
#t8i_1532{left:663px;bottom:874px;letter-spacing:0.12px;}
#t8j_1532{left:490px;bottom:859px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t8k_1532{left:705px;bottom:859px;}
#t8l_1532{left:713px;bottom:859px;letter-spacing:0.12px;}
#t8m_1532{left:490px;bottom:843px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8n_1532{left:596px;bottom:843px;}
#t8o_1532{left:603px;bottom:844px;letter-spacing:0.12px;}
#t8p_1532{left:490px;bottom:828px;letter-spacing:-0.12px;}
#t8q_1532{left:675px;bottom:828px;}
#t8r_1532{left:683px;bottom:829px;letter-spacing:0.09px;}
#t8s_1532{left:490px;bottom:813px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8t_1532{left:547px;bottom:813px;}
#t8u_1532{left:555px;bottom:813px;letter-spacing:0.09px;}
#t8v_1532{left:490px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8w_1532{left:635px;bottom:797px;}
#t8x_1532{left:642px;bottom:798px;letter-spacing:0.12px;}
#t8y_1532{left:472px;bottom:782px;letter-spacing:-0.12px;}
#t8z_1532{left:490px;bottom:767px;letter-spacing:-0.11px;}
#t90_1532{left:544px;bottom:767px;}
#t91_1532{left:552px;bottom:768px;letter-spacing:0.12px;}
#t92_1532{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t93_1532{left:590px;bottom:752px;}
#t94_1532{left:598px;bottom:752px;letter-spacing:0.12px;}
#t95_1532{left:490px;bottom:736px;letter-spacing:-0.11px;}
#t96_1532{left:560px;bottom:736px;}
#t97_1532{left:568px;bottom:737px;letter-spacing:0.09px;}
#t98_1532{left:472px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t99_1532{left:490px;bottom:706px;letter-spacing:-0.12px;}
#t9a_1532{left:620px;bottom:706px;}
#t9b_1532{left:627px;bottom:706px;letter-spacing:0.12px;}
#t9c_1532{left:490px;bottom:690px;letter-spacing:-0.12px;}
#t9d_1532{left:508px;bottom:677px;letter-spacing:0.09px;}
#t9e_1532{left:594px;bottom:676px;}
#t9f_1532{left:601px;bottom:677px;letter-spacing:0.12px;}
#t9g_1532{left:508px;bottom:663px;letter-spacing:0.09px;}
#t9h_1532{left:589px;bottom:662px;}
#t9i_1532{left:597px;bottom:663px;letter-spacing:0.09px;}
#t9j_1532{left:508px;bottom:649px;letter-spacing:0.09px;}
#t9k_1532{left:640px;bottom:649px;}
#t9l_1532{left:647px;bottom:649px;letter-spacing:0.12px;}
#t9m_1532{left:508px;bottom:636px;letter-spacing:0.11px;}
#t9n_1532{left:537px;bottom:635px;}
#t9o_1532{left:544px;bottom:636px;letter-spacing:0.09px;}
#t9p_1532{left:508px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t9q_1532{left:602px;bottom:621px;}
#t9r_1532{left:610px;bottom:622px;letter-spacing:0.12px;}
#t9s_1532{left:508px;bottom:608px;letter-spacing:0.1px;}
#t9t_1532{left:592px;bottom:607px;}
#t9u_1532{left:599px;bottom:608px;letter-spacing:0.12px;}
#t9v_1532{left:508px;bottom:594px;letter-spacing:0.1px;}
#t9w_1532{left:603px;bottom:594px;}
#t9x_1532{left:610px;bottom:594px;letter-spacing:0.09px;}
#t9y_1532{left:490px;bottom:579px;letter-spacing:-0.11px;}
#t9z_1532{left:693px;bottom:579px;}
#ta0_1532{left:701px;bottom:580px;letter-spacing:0.12px;}
#ta1_1532{left:508px;bottom:565px;letter-spacing:0.1px;}
#ta2_1532{left:608px;bottom:565px;}
#ta3_1532{left:615px;bottom:565px;letter-spacing:0.09px;}
#ta4_1532{left:508px;bottom:552px;letter-spacing:0.1px;word-spacing:-0.03px;}
#ta5_1532{left:710px;bottom:551px;}
#ta6_1532{left:717px;bottom:552px;letter-spacing:0.12px;}
#ta7_1532{left:508px;bottom:538px;letter-spacing:0.1px;}
#ta8_1532{left:610px;bottom:537px;}
#ta9_1532{left:617px;bottom:538px;letter-spacing:0.09px;}
#taa_1532{left:490px;bottom:522px;letter-spacing:-0.13px;}
#tab_1532{left:611px;bottom:522px;}
#tac_1532{left:618px;bottom:523px;letter-spacing:0.13px;}
#tad_1532{left:490px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tae_1532{left:602px;bottom:507px;}
#taf_1532{left:609px;bottom:508px;letter-spacing:0.12px;}
#tag_1532{left:508px;bottom:494px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tah_1532{left:684px;bottom:493px;}
#tai_1532{left:692px;bottom:494px;letter-spacing:0.12px;}
#taj_1532{left:508px;bottom:480px;letter-spacing:0.1px;}
#tak_1532{left:598px;bottom:479px;}
#tal_1532{left:606px;bottom:480px;letter-spacing:0.12px;}
#tam_1532{left:508px;bottom:466px;letter-spacing:0.09px;}
#tan_1532{left:699px;bottom:465px;}
#tao_1532{left:706px;bottom:466px;letter-spacing:0.12px;}
#tap_1532{left:490px;bottom:451px;letter-spacing:-0.13px;word-spacing:0.01px;}
#taq_1532{left:567px;bottom:451px;}
#tar_1532{left:574px;bottom:451px;letter-spacing:0.12px;}
#tas_1532{left:508px;bottom:437px;letter-spacing:0.09px;word-spacing:0.01px;}
#tat_1532{left:573px;bottom:436px;}
#tau_1532{left:581px;bottom:437px;letter-spacing:0.09px;}
#tav_1532{left:508px;bottom:423px;letter-spacing:0.11px;word-spacing:-0.05px;}
#taw_1532{left:634px;bottom:423px;}
#tax_1532{left:642px;bottom:423px;letter-spacing:0.12px;}
#tay_1532{left:490px;bottom:408px;letter-spacing:-0.11px;}
#taz_1532{left:663px;bottom:408px;}
#tb0_1532{left:671px;bottom:408px;letter-spacing:0.09px;}
#tb1_1532{left:490px;bottom:393px;letter-spacing:-0.12px;}
#tb2_1532{left:595px;bottom:393px;}
#tb3_1532{left:603px;bottom:393px;letter-spacing:0.09px;}
#tb4_1532{left:490px;bottom:377px;letter-spacing:-0.15px;}
#tb5_1532{left:653px;bottom:377px;}
#tb6_1532{left:661px;bottom:378px;letter-spacing:0.09px;}
#tb7_1532{left:490px;bottom:362px;letter-spacing:-0.12px;}
#tb8_1532{left:472px;bottom:347px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb9_1532{left:490px;bottom:331px;letter-spacing:-0.11px;}
#tba_1532{left:508px;bottom:318px;letter-spacing:0.09px;word-spacing:0.01px;}
#tbb_1532{left:610px;bottom:317px;}
#tbc_1532{left:618px;bottom:318px;letter-spacing:0.09px;}
#tbd_1532{left:508px;bottom:304px;letter-spacing:0.09px;}
#tbe_1532{left:644px;bottom:303px;}
#tbf_1532{left:652px;bottom:304px;letter-spacing:0.09px;}
#tbg_1532{left:490px;bottom:289px;letter-spacing:-0.11px;}
#tbh_1532{left:674px;bottom:289px;}
#tbi_1532{left:682px;bottom:289px;letter-spacing:0.12px;}
#tbj_1532{left:508px;bottom:275px;letter-spacing:0.09px;}
#tbk_1532{left:601px;bottom:274px;}
#tbl_1532{left:609px;bottom:275px;letter-spacing:0.09px;}
#tbm_1532{left:508px;bottom:261px;letter-spacing:0.08px;word-spacing:0.01px;}
#tbn_1532{left:594px;bottom:261px;}
#tbo_1532{left:602px;bottom:261px;letter-spacing:0.12px;}
#tbp_1532{left:490px;bottom:246px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbq_1532{left:591px;bottom:246px;}
#tbr_1532{left:598px;bottom:247px;letter-spacing:0.12px;}
#tbs_1532{left:490px;bottom:231px;letter-spacing:-0.11px;}
#tbt_1532{left:703px;bottom:231px;}
#tbu_1532{left:711px;bottom:231px;letter-spacing:0.09px;}
#tbv_1532{left:490px;bottom:215px;letter-spacing:-0.13px;}
#tbw_1532{left:611px;bottom:215px;}
#tbx_1532{left:618px;bottom:216px;letter-spacing:0.13px;}
#tby_1532{left:490px;bottom:200px;letter-spacing:-0.12px;}
#tbz_1532{left:601px;bottom:200px;}
#tc0_1532{left:608px;bottom:201px;letter-spacing:0.09px;}
#tc1_1532{left:490px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc2_1532{left:638px;bottom:185px;}
#tc3_1532{left:645px;bottom:185px;letter-spacing:0.12px;}
#tc4_1532{left:490px;bottom:169px;letter-spacing:-0.12px;}
#tc5_1532{left:519px;bottom:169px;}
#tc6_1532{left:527px;bottom:170px;letter-spacing:0.12px;}
#tc7_1532{left:490px;bottom:154px;letter-spacing:-0.11px;}
#tc8_1532{left:508px;bottom:141px;letter-spacing:0.09px;}
#tc9_1532{left:593px;bottom:140px;}
#tca_1532{left:601px;bottom:141px;letter-spacing:0.09px;}
#tcb_1532{left:508px;bottom:127px;letter-spacing:0.09px;}
#tcc_1532{left:606px;bottom:126px;}
#tcd_1532{left:614px;bottom:127px;letter-spacing:0.12px;}
#tce_1532{left:490px;bottom:111px;letter-spacing:-0.12px;}
#tcf_1532{left:636px;bottom:111px;}
#tcg_1532{left:643px;bottom:112px;letter-spacing:0.09px;}

.s1_1532{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1532{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1532{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1532{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1532{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1532{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1532" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1532Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1532" style="-webkit-user-select: none;"><object width="935" height="1210" data="1532/1532.svg" type="image/svg+xml" id="pdf1532" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1532" class="t s1_1532">INDEX </span>
<span id="t2_1532" class="t s2_1532">INDEX-20 </span><span id="t3_1532" class="t s2_1532">Vol. 3D </span>
<span id="t4_1532" class="t s3_1532">using 16-bit TSSs in a 32-bit environment</span><span id="t5_1532" class="t s4_1532">, </span><span id="t6_1532" class="t s5_1532">23-29 </span>
<span id="t7_1532" class="t s3_1532">virtual-mode extensions</span><span id="t8_1532" class="t s4_1532">, </span><span id="t9_1532" class="t s5_1532">23-29 </span>
<span id="ta_1532" class="t s3_1532">TSS descriptor </span>
<span id="tb_1532" class="t s3_1532">B (busy) flag</span><span id="tc_1532" class="t s4_1532">, </span><span id="td_1532" class="t s5_1532">8-5 </span>
<span id="te_1532" class="t s3_1532">busy flag</span><span id="tf_1532" class="t s4_1532">, </span><span id="tg_1532" class="t s5_1532">8-16 </span>
<span id="th_1532" class="t s3_1532">initialization for multitasking</span><span id="ti_1532" class="t s4_1532">, </span><span id="tj_1532" class="t s5_1532">10-10 </span>
<span id="tk_1532" class="t s3_1532">structure of</span><span id="tl_1532" class="t s4_1532">, </span><span id="tm_1532" class="t s5_1532">8-5</span><span id="tn_1532" class="t s4_1532">, </span><span id="to_1532" class="t s5_1532">8-6 </span>
<span id="tp_1532" class="t s3_1532">TSS segment selector </span>
<span id="tq_1532" class="t s3_1532">field, task-gate descriptor</span><span id="tr_1532" class="t s4_1532">, </span><span id="ts_1532" class="t s5_1532">8-8 </span>
<span id="tt_1532" class="t s3_1532">writes</span><span id="tu_1532" class="t s4_1532">, </span><span id="tv_1532" class="t s5_1532">23-29 </span>
<span id="tw_1532" class="t s3_1532">Type </span>
<span id="tx_1532" class="t s3_1532">checking</span><span id="ty_1532" class="t s4_1532">, </span><span id="tz_1532" class="t s5_1532">5-5 </span>
<span id="t10_1532" class="t s3_1532">field, IA32_MTRR_DEF_TYPE MSR</span><span id="t11_1532" class="t s4_1532">, </span><span id="t12_1532" class="t s5_1532">12-22 </span>
<span id="t13_1532" class="t s3_1532">field, IA32_MTRR_PHYSBASEn MTRR</span><span id="t14_1532" class="t s4_1532">, </span><span id="t15_1532" class="t s5_1532">12-24</span><span id="t16_1532" class="t s4_1532">, </span><span id="t17_1532" class="t s5_1532">12-26 </span>
<span id="t18_1532" class="t s3_1532">field, segment descriptor</span><span id="t19_1532" class="t s4_1532">, </span><span id="t1a_1532" class="t s5_1532">3-10</span><span id="t1b_1532" class="t s4_1532">, </span><span id="t1c_1532" class="t s5_1532">3-12</span><span id="t1d_1532" class="t s4_1532">, </span><span id="t1e_1532" class="t s5_1532">3-14</span><span id="t1f_1532" class="t s4_1532">, </span><span id="t1g_1532" class="t s5_1532">5-2</span><span id="t1h_1532" class="t s4_1532">, </span><span id="t1i_1532" class="t s5_1532">5-5 </span>
<span id="t1j_1532" class="t s3_1532">of segment</span><span id="t1k_1532" class="t s4_1532">, </span><span id="t1l_1532" class="t s5_1532">5-5 </span>
<span id="t1m_1532" class="t s6_1532">U </span>
<span id="t1n_1532" class="t s3_1532">UC- (uncacheable) memory type</span><span id="t1o_1532" class="t s4_1532">, </span><span id="t1p_1532" class="t s5_1532">12-6 </span>
<span id="t1q_1532" class="t s3_1532">UD2 instruction</span><span id="t1r_1532" class="t s4_1532">, </span><span id="t1s_1532" class="t s5_1532">23-4 </span>
<span id="t1t_1532" class="t s3_1532">Uncached (UC-) memory type</span><span id="t1u_1532" class="t s4_1532">, </span><span id="t1v_1532" class="t s5_1532">12-8 </span>
<span id="t1w_1532" class="t s3_1532">Uncached (UC) memory type (see Strong uncached (UC) memory </span>
<span id="t1x_1532" class="t s3_1532">type) </span>
<span id="t1y_1532" class="t s3_1532">Undefined opcodes</span><span id="t1z_1532" class="t s4_1532">, </span><span id="t20_1532" class="t s5_1532">23-5 </span>
<span id="t21_1532" class="t s3_1532">Unit mask field, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t22_1532" class="t s3_1532">processors)</span><span id="t23_1532" class="t s4_1532">, </span><span id="t24_1532" class="t s5_1532">20-4</span><span id="t25_1532" class="t s4_1532">, </span><span id="t26_1532" class="t s5_1532">20-8</span><span id="t27_1532" class="t s4_1532">, </span><span id="t28_1532" class="t s5_1532">20-10</span><span id="t29_1532" class="t s4_1532">, </span><span id="t2a_1532" class="t s5_1532">20-11</span><span id="t2b_1532" class="t s4_1532">, </span><span id="t2c_1532" class="t s5_1532">20-12</span><span id="t2d_1532" class="t s4_1532">, </span><span id="t2e_1532" class="t s5_1532">20-14</span><span id="t2f_1532" class="t s4_1532">, </span><span id="t2g_1532" class="t s5_1532">20-25</span><span id="t2h_1532" class="t s4_1532">, </span>
<span id="t2i_1532" class="t s5_1532">20-27</span><span id="t2j_1532" class="t s4_1532">, </span><span id="t2k_1532" class="t s5_1532">20-34</span><span id="t2l_1532" class="t s4_1532">, </span><span id="t2m_1532" class="t s5_1532">20-35</span><span id="t2n_1532" class="t s4_1532">, </span><span id="t2o_1532" class="t s5_1532">20-36</span><span id="t2p_1532" class="t s4_1532">, </span><span id="t2q_1532" class="t s5_1532">20-54</span><span id="t2r_1532" class="t s4_1532">, </span><span id="t2s_1532" class="t s5_1532">20-56</span><span id="t2t_1532" class="t s4_1532">, </span><span id="t2u_1532" class="t s5_1532">20-99</span><span id="t2v_1532" class="t s4_1532">, </span><span id="t2w_1532" class="t s5_1532">20-100</span><span id="t2x_1532" class="t s4_1532">, </span>
<span id="t2y_1532" class="t s5_1532">20-101</span><span id="t2z_1532" class="t s4_1532">, </span><span id="t30_1532" class="t s5_1532">20-134</span><span id="t31_1532" class="t s4_1532">, </span><span id="t32_1532" class="t s5_1532">20-143</span><span id="t33_1532" class="t s4_1532">, </span><span id="t34_1532" class="t s5_1532">20-144</span><span id="t35_1532" class="t s4_1532">, </span><span id="t36_1532" class="t s5_1532">20-145</span><span id="t37_1532" class="t s4_1532">, </span><span id="t38_1532" class="t s5_1532">20-146</span><span id="t39_1532" class="t s4_1532">, </span><span id="t3a_1532" class="t s5_1532">20-150 </span>
<span id="t3b_1532" class="t s3_1532">Un-normal number</span><span id="t3c_1532" class="t s4_1532">, </span><span id="t3d_1532" class="t s5_1532">23-9 </span>
<span id="t3e_1532" class="t s3_1532">User mode </span>
<span id="t3f_1532" class="t s3_1532">description of</span><span id="t3g_1532" class="t s4_1532">, </span><span id="t3h_1532" class="t s5_1532">5-28 </span>
<span id="t3i_1532" class="t s3_1532">U/S (user/supervisor) flag</span><span id="t3j_1532" class="t s4_1532">, </span><span id="t3k_1532" class="t s5_1532">5-28 </span>
<span id="t3l_1532" class="t s3_1532">User-defined interrupts</span><span id="t3m_1532" class="t s4_1532">, </span><span id="t3n_1532" class="t s5_1532">6-1</span><span id="t3o_1532" class="t s4_1532">, </span><span id="t3p_1532" class="t s5_1532">6-58 </span>
<span id="t3q_1532" class="t s3_1532">USR (user mode) flag, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 </span>
<span id="t3r_1532" class="t s3_1532">family processors)</span><span id="t3s_1532" class="t s4_1532">, </span><span id="t3t_1532" class="t s5_1532">20-4</span><span id="t3u_1532" class="t s4_1532">, </span><span id="t3v_1532" class="t s5_1532">20-8</span><span id="t3w_1532" class="t s4_1532">, </span><span id="t3x_1532" class="t s5_1532">20-10</span><span id="t3y_1532" class="t s4_1532">, </span><span id="t3z_1532" class="t s5_1532">20-11</span><span id="t40_1532" class="t s4_1532">, </span><span id="t41_1532" class="t s5_1532">20-12</span><span id="t42_1532" class="t s4_1532">, </span><span id="t43_1532" class="t s5_1532">20-25</span><span id="t44_1532" class="t s4_1532">, </span>
<span id="t45_1532" class="t s5_1532">20-27</span><span id="t46_1532" class="t s4_1532">, </span><span id="t47_1532" class="t s5_1532">20-34</span><span id="t48_1532" class="t s4_1532">, </span><span id="t49_1532" class="t s5_1532">20-35</span><span id="t4a_1532" class="t s4_1532">, </span><span id="t4b_1532" class="t s5_1532">20-36</span><span id="t4c_1532" class="t s4_1532">, </span><span id="t4d_1532" class="t s5_1532">20-54</span><span id="t4e_1532" class="t s4_1532">, </span><span id="t4f_1532" class="t s5_1532">20-56</span><span id="t4g_1532" class="t s4_1532">, </span><span id="t4h_1532" class="t s5_1532">20-99</span><span id="t4i_1532" class="t s4_1532">, </span><span id="t4j_1532" class="t s5_1532">20-100</span><span id="t4k_1532" class="t s4_1532">, </span>
<span id="t4l_1532" class="t s5_1532">20-101</span><span id="t4m_1532" class="t s4_1532">, </span><span id="t4n_1532" class="t s5_1532">20-134</span><span id="t4o_1532" class="t s4_1532">, </span><span id="t4p_1532" class="t s5_1532">20-143</span><span id="t4q_1532" class="t s4_1532">, </span><span id="t4r_1532" class="t s5_1532">20-144</span><span id="t4s_1532" class="t s4_1532">, </span><span id="t4t_1532" class="t s5_1532">20-145</span><span id="t4u_1532" class="t s4_1532">, </span><span id="t4v_1532" class="t s5_1532">20-146</span><span id="t4w_1532" class="t s4_1532">, </span><span id="t4x_1532" class="t s5_1532">20-150 </span>
<span id="t4y_1532" class="t s3_1532">U/S (user/supervisor) flag </span>
<span id="t4z_1532" class="t s3_1532">page-directory entry</span><span id="t50_1532" class="t s4_1532">, </span><span id="t51_1532" class="t s5_1532">5-1</span><span id="t52_1532" class="t s4_1532">, </span><span id="t53_1532" class="t s5_1532">5-2</span><span id="t54_1532" class="t s4_1532">, </span><span id="t55_1532" class="t s5_1532">5-28 </span>
<span id="t56_1532" class="t s3_1532">page-table entries</span><span id="t57_1532" class="t s4_1532">, </span><span id="t58_1532" class="t s5_1532">21-8 </span>
<span id="t59_1532" class="t s3_1532">page-table entry</span><span id="t5a_1532" class="t s4_1532">, </span><span id="t5b_1532" class="t s5_1532">5-1</span><span id="t5c_1532" class="t s4_1532">, </span><span id="t5d_1532" class="t s5_1532">5-2</span><span id="t5e_1532" class="t s4_1532">, </span><span id="t5f_1532" class="t s5_1532">5-28 </span>
<span id="t5g_1532" class="t s6_1532">V </span>
<span id="t5h_1532" class="t s3_1532">V (valid) flag </span>
<span id="t5i_1532" class="t s3_1532">IA32_MTRR_PHYSMASKn MTRR</span><span id="t5j_1532" class="t s4_1532">, </span><span id="t5k_1532" class="t s5_1532">12-24</span><span id="t5l_1532" class="t s4_1532">, </span><span id="t5m_1532" class="t s5_1532">12-26 </span>
<span id="t5n_1532" class="t s3_1532">Variable-range MTRRs, description of</span><span id="t5o_1532" class="t s4_1532">, </span><span id="t5p_1532" class="t s5_1532">12-23</span><span id="t5q_1532" class="t s4_1532">, </span><span id="t5r_1532" class="t s5_1532">12-25 </span>
<span id="t5s_1532" class="t s3_1532">VCNT (variable range registers count) field, IA32_MTRRCAP MSR</span><span id="t5t_1532" class="t s4_1532">, </span>
<span id="t5u_1532" class="t s5_1532">12-22 </span>
<span id="t5v_1532" class="t s3_1532">Vectors </span>
<span id="t5w_1532" class="t s3_1532">exceptions</span><span id="t5x_1532" class="t s4_1532">, </span><span id="t5y_1532" class="t s5_1532">6-1 </span>
<span id="t5z_1532" class="t s3_1532">interrupts</span><span id="t60_1532" class="t s4_1532">, </span><span id="t61_1532" class="t s5_1532">6-1 </span>
<span id="t62_1532" class="t s3_1532">VERR instruction</span><span id="t63_1532" class="t s4_1532">, </span><span id="t64_1532" class="t s5_1532">2-25</span><span id="t65_1532" class="t s4_1532">, </span><span id="t66_1532" class="t s5_1532">5-25 </span>
<span id="t67_1532" class="t s3_1532">VERW instruction</span><span id="t68_1532" class="t s4_1532">, </span><span id="t69_1532" class="t s5_1532">2-25</span><span id="t6a_1532" class="t s4_1532">, </span><span id="t6b_1532" class="t s5_1532">5-25 </span>
<span id="t6c_1532" class="t s3_1532">VIF (virtual interrupt) flag </span>
<span id="t6d_1532" class="t s3_1532">EFLAGS register</span><span id="t6e_1532" class="t s4_1532">, </span><span id="t6f_1532" class="t s5_1532">2-11</span><span id="t6g_1532" class="t s4_1532">, </span><span id="t6h_1532" class="t s5_1532">23-6</span><span id="t6i_1532" class="t s4_1532">, </span><span id="t6j_1532" class="t s5_1532">23-7 </span>
<span id="t6k_1532" class="t s3_1532">VIP (virtual interrupt pending) flag </span>
<span id="t6l_1532" class="t s3_1532">EFLAGS register</span><span id="t6m_1532" class="t s4_1532">, </span><span id="t6n_1532" class="t s5_1532">2-11</span><span id="t6o_1532" class="t s4_1532">, </span><span id="t6p_1532" class="t s5_1532">23-6</span><span id="t6q_1532" class="t s4_1532">, </span><span id="t6r_1532" class="t s5_1532">23-7 </span>
<span id="t6s_1532" class="t s3_1532">Virtual memory</span><span id="t6t_1532" class="t s4_1532">, </span><span id="t6u_1532" class="t s5_1532">2-6</span><span id="t6v_1532" class="t s4_1532">, </span><span id="t6w_1532" class="t s5_1532">3-1</span><span id="t6x_1532" class="t s4_1532">, </span><span id="t6y_1532" class="t s5_1532">3-2 </span>
<span id="t6z_1532" class="t s3_1532">Virtual-8086 mode </span>
<span id="t70_1532" class="t s3_1532">8086 emulation</span><span id="t71_1532" class="t s4_1532">, </span><span id="t72_1532" class="t s5_1532">21-1 </span>
<span id="t73_1532" class="t s3_1532">description of</span><span id="t74_1532" class="t s4_1532">, </span><span id="t75_1532" class="t s5_1532">21-5 </span>
<span id="t76_1532" class="t s3_1532">emulating 8086 operating system calls</span><span id="t77_1532" class="t s4_1532">, </span><span id="t78_1532" class="t s5_1532">21-18 </span>
<span id="t79_1532" class="t s3_1532">enabling</span><span id="t7a_1532" class="t s4_1532">, </span><span id="t7b_1532" class="t s5_1532">21-6 </span>
<span id="t7c_1532" class="t s3_1532">entering</span><span id="t7d_1532" class="t s4_1532">, </span><span id="t7e_1532" class="t s5_1532">21-8 </span>
<span id="t7f_1532" class="t s3_1532">exception and interrupt handling overview</span><span id="t7g_1532" class="t s4_1532">, </span><span id="t7h_1532" class="t s5_1532">21-11 </span>
<span id="t7i_1532" class="t s3_1532">exceptions and interrupts, handling through a task gate</span><span id="t7j_1532" class="t s4_1532">, </span><span id="t7k_1532" class="t s5_1532">21-14 </span>
<span id="t7l_1532" class="t s3_1532">exceptions and interrupts, handling through a trap or interrupt </span>
<span id="t7m_1532" class="t s3_1532">gate</span><span id="t7n_1532" class="t s4_1532">, </span><span id="t7o_1532" class="t s5_1532">21-12 </span>
<span id="t7p_1532" class="t s3_1532">handling exceptions and interrupts through a task gate</span><span id="t7q_1532" class="t s4_1532">, </span><span id="t7r_1532" class="t s5_1532">21-14 </span>
<span id="t7s_1532" class="t s3_1532">interrupts</span><span id="t7t_1532" class="t s4_1532">, </span><span id="t7u_1532" class="t s5_1532">21-6 </span>
<span id="t7v_1532" class="t s3_1532">introduction to</span><span id="t7w_1532" class="t s4_1532">, </span><span id="t7x_1532" class="t s5_1532">2-8 </span>
<span id="t7y_1532" class="t s3_1532">IOPL sensitive instructions</span><span id="t7z_1532" class="t s4_1532">, </span><span id="t80_1532" class="t s5_1532">21-10 </span>
<span id="t81_1532" class="t s3_1532">I/O-port-mapped I/O</span><span id="t82_1532" class="t s4_1532">, </span><span id="t83_1532" class="t s5_1532">21-11 </span>
<span id="t84_1532" class="t s3_1532">leaving</span><span id="t85_1532" class="t s4_1532">, </span><span id="t86_1532" class="t s5_1532">21-9 </span>
<span id="t87_1532" class="t s3_1532">memory mapped I/O</span><span id="t88_1532" class="t s4_1532">, </span><span id="t89_1532" class="t s5_1532">21-11 </span>
<span id="t8a_1532" class="t s3_1532">native 16-bit mode</span><span id="t8b_1532" class="t s4_1532">, </span><span id="t8c_1532" class="t s5_1532">22-1 </span>
<span id="t8d_1532" class="t s3_1532">overview of</span><span id="t8e_1532" class="t s4_1532">, </span><span id="t8f_1532" class="t s5_1532">21-1 </span>
<span id="t8g_1532" class="t s3_1532">paging of virtual-8086 tasks</span><span id="t8h_1532" class="t s4_1532">, </span><span id="t8i_1532" class="t s5_1532">21-7 </span>
<span id="t8j_1532" class="t s3_1532">protection within a virtual-8086 task</span><span id="t8k_1532" class="t s4_1532">, </span><span id="t8l_1532" class="t s5_1532">21-8 </span>
<span id="t8m_1532" class="t s3_1532">special I/O buffers</span><span id="t8n_1532" class="t s4_1532">, </span><span id="t8o_1532" class="t s5_1532">21-11 </span>
<span id="t8p_1532" class="t s3_1532">structure of a virtual-8086 task</span><span id="t8q_1532" class="t s4_1532">, </span><span id="t8r_1532" class="t s5_1532">21-7 </span>
<span id="t8s_1532" class="t s3_1532">virtual I/O</span><span id="t8t_1532" class="t s4_1532">, </span><span id="t8u_1532" class="t s5_1532">21-10 </span>
<span id="t8v_1532" class="t s3_1532">VM flag, EFLAGS register</span><span id="t8w_1532" class="t s4_1532">, </span><span id="t8x_1532" class="t s5_1532">2-10 </span>
<span id="t8y_1532" class="t s3_1532">Virtual-8086 tasks </span>
<span id="t8z_1532" class="t s3_1532">paging of</span><span id="t90_1532" class="t s4_1532">, </span><span id="t91_1532" class="t s5_1532">21-7 </span>
<span id="t92_1532" class="t s3_1532">protection within</span><span id="t93_1532" class="t s4_1532">, </span><span id="t94_1532" class="t s5_1532">21-8 </span>
<span id="t95_1532" class="t s3_1532">structure of</span><span id="t96_1532" class="t s4_1532">, </span><span id="t97_1532" class="t s5_1532">21-7 </span>
<span id="t98_1532" class="t s3_1532">VM entries </span>
<span id="t99_1532" class="t s3_1532">basic VM-entry checks</span><span id="t9a_1532" class="t s4_1532">, </span><span id="t9b_1532" class="t s5_1532">27-2 </span>
<span id="t9c_1532" class="t s3_1532">checking guest state </span>
<span id="t9d_1532" class="t s2_1532">control registers</span><span id="t9e_1532" class="t s4_1532">, </span><span id="t9f_1532" class="t s5_1532">27-8 </span>
<span id="t9g_1532" class="t s2_1532">debug registers</span><span id="t9h_1532" class="t s4_1532">, </span><span id="t9i_1532" class="t s5_1532">27-8 </span>
<span id="t9j_1532" class="t s2_1532">descriptor-table registers</span><span id="t9k_1532" class="t s4_1532">, </span><span id="t9l_1532" class="t s5_1532">27-12 </span>
<span id="t9m_1532" class="t s2_1532">MSRs</span><span id="t9n_1532" class="t s4_1532">, </span><span id="t9o_1532" class="t s5_1532">27-8 </span>
<span id="t9p_1532" class="t s2_1532">non-register state</span><span id="t9q_1532" class="t s4_1532">, </span><span id="t9r_1532" class="t s5_1532">27-13 </span>
<span id="t9s_1532" class="t s2_1532">RIP and RFLAGS</span><span id="t9t_1532" class="t s4_1532">, </span><span id="t9u_1532" class="t s5_1532">27-12 </span>
<span id="t9v_1532" class="t s2_1532">segment registers</span><span id="t9w_1532" class="t s4_1532">, </span><span id="t9x_1532" class="t s5_1532">27-10 </span>
<span id="t9y_1532" class="t s3_1532">checks on controls, host-state area</span><span id="t9z_1532" class="t s4_1532">, </span><span id="ta0_1532" class="t s5_1532">27-2 </span>
<span id="ta1_1532" class="t s2_1532">registers and MSRs</span><span id="ta2_1532" class="t s4_1532">, </span><span id="ta3_1532" class="t s5_1532">27-7 </span>
<span id="ta4_1532" class="t s2_1532">segment and descriptor-table registers</span><span id="ta5_1532" class="t s4_1532">, </span><span id="ta6_1532" class="t s5_1532">27-7 </span>
<span id="ta7_1532" class="t s2_1532">VMX control checks</span><span id="ta8_1532" class="t s4_1532">, </span><span id="ta9_1532" class="t s5_1532">27-2 </span>
<span id="taa_1532" class="t s3_1532">exit-reason numbers</span><span id="tab_1532" class="t s4_1532">, </span><span id="tac_1532" class="t s5_1532">C-1 </span>
<span id="tad_1532" class="t s3_1532">loading guest state</span><span id="tae_1532" class="t s4_1532">, </span><span id="taf_1532" class="t s5_1532">27-15 </span>
<span id="tag_1532" class="t s2_1532">control and debug registers, MSRs</span><span id="tah_1532" class="t s4_1532">, </span><span id="tai_1532" class="t s5_1532">27-15 </span>
<span id="taj_1532" class="t s2_1532">RIP, RSP, RFLAGS</span><span id="tak_1532" class="t s4_1532">, </span><span id="tal_1532" class="t s5_1532">27-17 </span>
<span id="tam_1532" class="t s2_1532">segment &amp; descriptor-table registers</span><span id="tan_1532" class="t s4_1532">, </span><span id="tao_1532" class="t s5_1532">27-17 </span>
<span id="tap_1532" class="t s3_1532">loading MSRs</span><span id="taq_1532" class="t s4_1532">, </span><span id="tar_1532" class="t s5_1532">27-18 </span>
<span id="tas_1532" class="t s2_1532">failure cases</span><span id="tat_1532" class="t s4_1532">, </span><span id="tau_1532" class="t s5_1532">27-18 </span>
<span id="tav_1532" class="t s2_1532">VM-entry MSR-load area</span><span id="taw_1532" class="t s4_1532">, </span><span id="tax_1532" class="t s5_1532">27-18 </span>
<span id="tay_1532" class="t s3_1532">overview of failure conditions</span><span id="taz_1532" class="t s4_1532">, </span><span id="tb0_1532" class="t s5_1532">27-1 </span>
<span id="tb1_1532" class="t s3_1532">overview of steps</span><span id="tb2_1532" class="t s4_1532">, </span><span id="tb3_1532" class="t s5_1532">27-1 </span>
<span id="tb4_1532" class="t s3_1532">VMLAUNCH and VMRESUME</span><span id="tb5_1532" class="t s4_1532">, </span><span id="tb6_1532" class="t s5_1532">27-1 </span>
<span id="tb7_1532" class="t s3_1532">See also: VMCS, VMM, VM exits </span>
<span id="tb8_1532" class="t s3_1532">VM exits </span>
<span id="tb9_1532" class="t s3_1532">architectural state </span>
<span id="tba_1532" class="t s2_1532">existing before exit</span><span id="tbb_1532" class="t s4_1532">, </span><span id="tbc_1532" class="t s5_1532">28-1 </span>
<span id="tbd_1532" class="t s2_1532">updating state before exit</span><span id="tbe_1532" class="t s4_1532">, </span><span id="tbf_1532" class="t s5_1532">28-1 </span>
<span id="tbg_1532" class="t s3_1532">basic VM-exit information fields</span><span id="tbh_1532" class="t s4_1532">, </span><span id="tbi_1532" class="t s5_1532">28-4 </span>
<span id="tbj_1532" class="t s2_1532">basic exit reasons</span><span id="tbk_1532" class="t s4_1532">, </span><span id="tbl_1532" class="t s5_1532">28-4 </span>
<span id="tbm_1532" class="t s2_1532">exit qualification</span><span id="tbn_1532" class="t s4_1532">, </span><span id="tbo_1532" class="t s5_1532">28-4 </span>
<span id="tbp_1532" class="t s3_1532">exception bitmap</span><span id="tbq_1532" class="t s4_1532">, </span><span id="tbr_1532" class="t s5_1532">28-1 </span>
<span id="tbs_1532" class="t s3_1532">exceptions (faults, traps, and aborts)</span><span id="tbt_1532" class="t s4_1532">, </span><span id="tbu_1532" class="t s5_1532">26-5 </span>
<span id="tbv_1532" class="t s3_1532">exit-reason numbers</span><span id="tbw_1532" class="t s4_1532">, </span><span id="tbx_1532" class="t s5_1532">C-1 </span>
<span id="tby_1532" class="t s3_1532">external interrupts</span><span id="tbz_1532" class="t s4_1532">, </span><span id="tc0_1532" class="t s5_1532">26-6 </span>
<span id="tc1_1532" class="t s3_1532">IA-32 faults and VM exits</span><span id="tc2_1532" class="t s4_1532">, </span><span id="tc3_1532" class="t s5_1532">26-1 </span>
<span id="tc4_1532" class="t s3_1532">INITs</span><span id="tc5_1532" class="t s4_1532">, </span><span id="tc6_1532" class="t s5_1532">26-6 </span>
<span id="tc7_1532" class="t s3_1532">instructions that cause: </span>
<span id="tc8_1532" class="t s2_1532">conditional exits</span><span id="tc9_1532" class="t s4_1532">, </span><span id="tca_1532" class="t s5_1532">26-2 </span>
<span id="tcb_1532" class="t s2_1532">unconditional exits</span><span id="tcc_1532" class="t s4_1532">, </span><span id="tcd_1532" class="t s5_1532">26-2 </span>
<span id="tce_1532" class="t s3_1532">interrupt-window exiting</span><span id="tcf_1532" class="t s4_1532">, </span><span id="tcg_1532" class="t s5_1532">26-7 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
