<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
    <RtlPort>
      <name>ap_clk</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_rst</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_start</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_done</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_idle</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_ready</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>A_stim_reset</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>V_stim_reset</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>set_thresh</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>v_thresh</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>a_thresh</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>a_flip</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>v_flip</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>datapoint</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>out_r</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>out_r_ap_vld</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>stim</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>stim_ap_vld</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10.000000</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>18</latency>
    <II>x</II>
  </modelParameters>
</AdditionalInfo>
