{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys","version":"0.9-2","section":"universe/electronics","priority":"optional","architecture":"amd64","installedSize":312,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"http://www.clifford.at/yosys","filename":"pool/universe/y/yosys/yosys-dev_0.9-2_amd64.deb","size":51720,"md5":"9f236dcf9fe1b4accad730c65cf8b195","sha1":"948f23a75d273c7bdc9ad2c3cc57ea54da70b145","sha256":"7d222cb67f6c5e9957370d70e674817def0dec470a949378c0c871f3cd5e3c77","sha512":"c5bb5443ab31caf3a62e967726a01d4771b7e7ef8d159a10f9336eae14fed39931822b15380ef68ee2653549bbeecb8967a5a4c9b0aa80545cfa95cafffec851","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}