<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)</text>
<text>Date: Thu Apr 23 03:42:14 2020
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>FFT_Accel_system</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>1662</cell>
 <cell>12084</cell>
 <cell>13.75</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>948</cell>
 <cell>12084</cell>
 <cell>7.85</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>44</cell>
 <cell>84</cell>
 <cell>52.38</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>44</cell>
 <cell>84</cell>
 <cell>52.38</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>37</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>2</cell>
 <cell>21</cell>
 <cell>9.52</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>3</cell>
 <cell>22</cell>
 <cell>13.64</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>3</cell>
 <cell>8</cell>
 <cell>37.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1482</cell>
 <cell>768</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>108</cell>
 <cell>108</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>1662</cell>
 <cell>948</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>41</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>5</cell>
</row>
<row>
 <cell>10</cell>
 <cell>5</cell>
</row>
<row>
 <cell>11</cell>
 <cell>6</cell>
</row>
<row>
 <cell>12</cell>
 <cell>4</cell>
</row>
<row>
 <cell>16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>18</cell>
 <cell>2</cell>
</row>
<row>
 <cell>19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>67</cell>
</row>
</table>
<section><name>Detailed MACC Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>1</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>3</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>18</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>25</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 18</cell>
 <cell> 25</cell>
 <cell> 1</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 44</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>775</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_Accel_system_sb_0_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>749</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_HPMS_READY_int_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : GMII_GTX_CLK_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>161</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[4]</cell>
</row>
<row>
 <cell>124</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[0]</cell>
</row>
<row>
 <cell>106</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[1]</cell>
</row>
<row>
 <cell>97</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/tf_comp_ram_stable_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/tf_comp_ram_stable</cell>
</row>
<row>
 <cell>95</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/dft_run_RNIS1TG_0_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/dft_run_RNIS1TG_0</cell>
</row>
<row>
 <cell>94</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/tf_comp_ram_returned_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/ram_dest</cell>
</row>
<row>
 <cell>92</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[3]</cell>
</row>
<row>
 <cell>91</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[2]</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[5]</cell>
</row>
<row>
 <cell>69</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/DPSRAM_0_assoc_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/DPSRAM_0_assoc[1]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>161</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[4]</cell>
</row>
<row>
 <cell>124</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[0]</cell>
</row>
<row>
 <cell>106</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[1]</cell>
</row>
<row>
 <cell>97</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/tf_comp_ram_stable_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/tf_comp_ram_stable</cell>
</row>
<row>
 <cell>95</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/dft_run_RNIS1TG_0_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/dft_run_RNIS1TG_0</cell>
</row>
<row>
 <cell>94</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/tf_comp_ram_returned_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/ram_dest</cell>
</row>
<row>
 <cell>92</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[3]</cell>
</row>
<row>
 <cell>91</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[2]</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/twiddle_index[5]</cell>
</row>
<row>
 <cell>69</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FFT_AHB_Wrapper_0/FFT_Core/DPSRAM_0_assoc_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FFT_AHB_Wrapper_0/FFT_Core/DPSRAM_0_assoc[1]</cell>
</row>
</table>
</doc>
