{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 12:05:41 2020 " "Info: Processing started: Fri Dec 11 12:05:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 main.v(7) " "Warning (10229): Verilog HDL Expression warning at main.v(7): truncated literal to match 8 bits" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 main.v(8) " "Warning (10229): Verilog HDL Expression warning at main.v(8): truncated literal to match 8 bits" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Warning: Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_up main.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"con_up\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_down main.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"con_down\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(11): instance has no name" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divider.v 1 1 " "Warning: Using design file divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/User/Desktop/monster_jump/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider_barrier " "Info: Elaborating entity \"divider\" for hierarchy \"divider:divider_barrier\"" {  } { { "main.v" "divider_barrier" { Text "C:/Users/User/Desktop/monster_jump/main.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 divider.v(10) " "Warning (10230): Verilog HDL assignment warning at divider.v(10): truncated value with size 32 to match size of target (11)" {  } { { "divider.v" "" { Text "C:/Users/User/Desktop/monster_jump/divider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controll.v 1 1 " "Warning: Using design file controll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controll " "Info: Found entity 1: controll" {  } { { "controll.v" "" { Text "C:/Users/User/Desktop/monster_jump/controll.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controll controll:comb_20 " "Info: Elaborating entity \"controll\" for hierarchy \"controll:comb_20\"" {  } { { "main.v" "comb_20" { Text "C:/Users/User/Desktop/monster_jump/main.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controll.v(9) " "Warning (10230): Verilog HDL assignment warning at controll.v(9): truncated value with size 32 to match size of target (5)" {  } { { "controll.v" "" { Text "C:/Users/User/Desktop/monster_jump/controll.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "con_down controll.v(3) " "Warning (10034): Output port \"con_down\" at controll.v(3) has no driver" {  } { { "controll.v" "" { Text "C:/Users/User/Desktop/monster_jump/controll.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(109) " "Warning (10229): Verilog HDL Expression warning at display.v(109): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 3 3 " "Warning: Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LFSR " "Info: Found entity 2: LFSR" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 104 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Info: Found entity 3: dp" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 175 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dp1 " "Info: Elaborating entity \"display\" for hierarchy \"display:dp1\"" {  } { { "main.v" "dp1" { Text "C:/Users/User/Desktop/monster_jump/main.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i display.v(10) " "Warning (10036): Verilog HDL or VHDL warning at display.v(10): object \"i\" assigned a value but never read" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barrier_out display.v(76) " "Warning (10235): Verilog HDL Always Construct warning at display.v(76): variable \"barrier_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp display:dp1\|dp:d1 " "Info: Elaborating entity \"dp\" for hierarchy \"display:dp1\|dp:d1\"" {  } { { "display.v" "d1" { Text "C:/Users/User/Desktop/monster_jump/display.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR display:dp1\|LFSR:LFSR1 " "Info: Elaborating entity \"LFSR\" for hierarchy \"display:dp1\|LFSR:LFSR1\"" {  } { { "display.v" "LFSR1" { Text "C:/Users/User/Desktop/monster_jump/display.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(110) " "Warning (10230): Verilog HDL assignment warning at display.v(110): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(134) " "Warning (10235): Verilog HDL Always Construct warning at display.v(134): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(135) " "Warning (10235): Verilog HDL Always Construct warning at display.v(135): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(139) " "Warning (10235): Verilog HDL Always Construct warning at display.v(139): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(140) " "Warning (10235): Verilog HDL Always Construct warning at display.v(140): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(144) " "Warning (10235): Verilog HDL Always Construct warning at display.v(144): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(145) " "Warning (10235): Verilog HDL Always Construct warning at display.v(145): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(153) " "Warning (10235): Verilog HDL Always Construct warning at display.v(153): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(154) " "Warning (10235): Verilog HDL Always Construct warning at display.v(154): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(162) " "Warning (10235): Verilog HDL Always Construct warning at display.v(162): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y display.v(163) " "Warning (10235): Verilog HDL Always Construct warning at display.v(163): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "controll.v" "" { Text "C:/Users/User/Desktop/monster_jump/controll.v" 3 -1 0 } } { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump/display.v" 119 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display:dp1\|LFSR:LFSR1\|state~5 " "Info: Register \"display:dp1\|LFSR:LFSR1\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display:dp1\|LFSR:LFSR1\|state~6 " "Info: Register \"display:dp1\|LFSR:LFSR1\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display:dp1\|LFSR:LFSR1\|state~7 " "Info: Register \"display:dp1\|LFSR:LFSR1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "Warning (15610): No output dependent on input pin \"start\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "down " "Warning (15610): No output dependent on input pin \"down\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Info: Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Info: Implemented 148 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 12:05:42 2020 " "Info: Processing ended: Fri Dec 11 12:05:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
