{
  "paper_doi": "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
  "paper_title": "SpikeExplorer  hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA",
  "concepts": [
    {
      "text": "models",
      "frequency": 52,
      "relevance_score": 0.7773298854071595,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.597460+00:00",
      "synonyms": []
    },
    {
      "text": "neuron",
      "frequency": 64,
      "relevance_score": 0.7490213974241963,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.608062+00:00",
      "synonyms": []
    },
    {
      "text": "power",
      "frequency": 59,
      "relevance_score": 0.6983166007504309,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.594571+00:00",
      "synonyms": []
    },
    {
      "text": "network",
      "frequency": 59,
      "relevance_score": 0.6983166007504309,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.607483+00:00",
      "synonyms": []
    },
    {
      "text": "optimization",
      "frequency": 54,
      "relevance_score": 0.6476118040766656,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.605172+00:00",
      "synonyms": []
    },
    {
      "text": "search",
      "frequency": 48,
      "relevance_score": 0.5867660480681473,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.617210+00:00",
      "synonyms": []
    },
    {
      "text": "spikeexplorer",
      "frequency": 46,
      "relevance_score": 0.5664841293986411,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.589599+00:00",
      "synonyms": []
    },
    {
      "text": "neural",
      "frequency": 40,
      "relevance_score": 0.5056383733901227,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.591417+00:00",
      "synonyms": []
    },
    {
      "text": "neural networks",
      "frequency": 30,
      "relevance_score": 0.504228780042592,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.818365+00:00",
      "synonyms": []
    },
    {
      "text": "neurons",
      "frequency": 39,
      "relevance_score": 0.4954974140553696,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.619163+00:00",
      "synonyms": []
    },
    {
      "text": "process",
      "frequency": 23,
      "relevance_score": 0.4832420646993205,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.606908+00:00",
      "synonyms": []
    },
    {
      "text": "spiking neural networks",
      "frequency": 18,
      "relevance_score": 0.4825372680255552,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.916201+00:00",
      "synonyms": []
    },
    {
      "text": "networks",
      "frequency": 37,
      "relevance_score": 0.4752154953858635,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.591708+00:00",
      "synonyms": []
    },
    {
      "text": "neuron models",
      "frequency": 12,
      "relevance_score": 0.47169151201703685,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.827211+00:00",
      "synonyms": []
    },
    {
      "text": "snn co-processors",
      "frequency": 2,
      "relevance_score": 0.4702819186695062,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.829174+00:00",
      "synonyms": []
    },
    {
      "text": "co- processor",
      "frequency": 2,
      "relevance_score": 0.4702819186695062,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.853173+00:00",
      "synonyms": []
    },
    {
      "text": "non-recurrent models",
      "frequency": 2,
      "relevance_score": 0.4702819186695062,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.894468+00:00",
      "synonyms": []
    },
    {
      "text": "systems 33",
      "frequency": 2,
      "relevance_score": 0.4702819186695062,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.911768+00:00",
      "synonyms": []
    },
    {
      "text": "ieee signal processing",
      "frequency": 2,
      "relevance_score": 0.4702819186695061,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.951349+00:00",
      "synonyms": []
    },
    {
      "text": "signal processing magazine",
      "frequency": 2,
      "relevance_score": 0.4702819186695061,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.951660+00:00",
      "synonyms": []
    },
    {
      "text": "accuracy",
      "frequency": 34,
      "relevance_score": 0.44479261738160436,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.606043+00:00",
      "synonyms": []
    },
    {
      "text": "s e",
      "frequency": 24,
      "relevance_score": 0.4433830240340736,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.864791+00:00",
      "synonyms": []
    },
    {
      "text": "architecture",
      "frequency": 33,
      "relevance_score": 0.43465165804685124,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.607773+00:00",
      "synonyms": []
    },
    {
      "text": "framework",
      "frequency": 18,
      "relevance_score": 0.43253726802555525,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.638588+00:00",
      "synonyms": []
    },
    {
      "text": "vm n 1",
      "frequency": 3,
      "relevance_score": 0.43042287800425916,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.918733+00:00",
      "synonyms": []
    },
    {
      "text": "41 2 10",
      "frequency": 3,
      "relevance_score": 0.43042287800425916,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.938185+00:00",
      "synonyms": []
    },
    {
      "text": "0 9 0",
      "frequency": 3,
      "relevance_score": 0.43042287800425916,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.939302+00:00",
      "synonyms": []
    },
    {
      "text": "9 0 999",
      "frequency": 3,
      "relevance_score": 0.43042287800425916,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.939582+00:00",
      "synonyms": []
    },
    {
      "text": "10 25 50",
      "frequency": 3,
      "relevance_score": 0.43042287800425916,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.942110+00:00",
      "synonyms": []
    },
    {
      "text": "200 100 50",
      "frequency": 3,
      "relevance_score": 0.43042287800425916,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.942947+00:00",
      "synonyms": []
    },
    {
      "text": "snns",
      "frequency": 32,
      "relevance_score": 0.4245106987120981,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.598022+00:00",
      "synonyms": []
    },
    {
      "text": "spiking neural",
      "frequency": 22,
      "relevance_score": 0.42310110536456746,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.818079+00:00",
      "synonyms": []
    },
    {
      "text": "s e l",
      "frequency": 12,
      "relevance_score": 0.4216915120170368,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.923586+00:00",
      "synonyms": []
    },
    {
      "text": "sout n 1",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.919019+00:00",
      "synonyms": []
    },
    {
      "text": "n 1 r",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.919306+00:00",
      "synonyms": []
    },
    {
      "text": "1 r n",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.919587+00:00",
      "synonyms": []
    },
    {
      "text": "resource-constrained edge applications",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.919868+00:00",
      "synonyms": []
    },
    {
      "text": "2 10 410",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.938464+00:00",
      "synonyms": []
    },
    {
      "text": "10 410 41",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.938744+00:00",
      "synonyms": []
    },
    {
      "text": "410 41 2",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.939023+00:00",
      "synonyms": []
    },
    {
      "text": "0 999 0",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.939861+00:00",
      "synonyms": []
    },
    {
      "text": "999 0 9",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.940144+00:00",
      "synonyms": []
    },
    {
      "text": "1 3 1",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.940428+00:00",
      "synonyms": []
    },
    {
      "text": "3 1 3",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.940711+00:00",
      "synonyms": []
    },
    {
      "text": "25 50 10",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.942389+00:00",
      "synonyms": []
    },
    {
      "text": "50 10 25",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.942669+00:00",
      "synonyms": []
    },
    {
      "text": "100 50 200",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.943226+00:00",
      "synonyms": []
    },
    {
      "text": "50 200 100",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.943505+00:00",
      "synonyms": []
    },
    {
      "text": "25 99 22",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.945536+00:00",
      "synonyms": []
    },
    {
      "text": "bw 16 24",
      "frequency": 2,
      "relevance_score": 0.42028191866950615,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:52.945833+00:00",
      "synonyms": []
    }
  ],
  "extraction_timestamp": "2025-08-07T16:24:52.952389+00:00",
  "extraction_method": "mixed",
  "total_concept_count": 50,
  "processing_metadata": {
    "strategies_used": [
      "tfidf"
    ],
    "total_concepts_found": 50,
    "concepts_after_consolidation": 50,
    "concepts_after_filtering": 50
  },
  "_metadata": {
    "saved_at": "2025-08-07T16:24:52.952596+00:00",
    "repository_version": "1.0",
    "domain": "constrained_device_pqc"
  }
}