

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Sun Dec 17 16:36:20 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,delta=1
    15                           	psect	text5,global,reloc=2,class=CODE,delta=1
    16                           	psect	text6,global,reloc=2,class=CODE,delta=1
    17                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    18                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    19                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    20                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    21   000000                     
    22                           ; Generated 23/03/2023 GMT
    23                           ; 
    24                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F4620 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000000                     
    57                           	psect	idataCOMRAM
    58   001430                     __pidataCOMRAM:
    59                           	callstack 0
    60                           
    61                           ;initializer for _LAT_REG_ADD_arr
    62   001430  89                 	db	137
    63   001431  0F                 	db	15
    64   001432  8A                 	db	138
    65   001433  0F                 	db	15
    66   001434  8B                 	db	139
    67   001435  0F                 	db	15
    68   001436  8C                 	db	140
    69   001437  0F                 	db	15
    70   001438  8D                 	db	141
    71   001439  0F                 	db	15
    72                           
    73                           ;initializer for _PORT_REG_ADD_arr
    74   00143A  80                 	db	128
    75   00143B  0F                 	db	15
    76   00143C  81                 	db	129
    77   00143D  0F                 	db	15
    78   00143E  82                 	db	130
    79   00143F  0F                 	db	15
    80   001440  83                 	db	131
    81   001441  0F                 	db	15
    82   001442  84                 	db	132
    83   001443  0F                 	db	15
    84                           
    85                           ;initializer for _TRIS_REG_ADD_arr
    86   001444  92                 	db	146
    87   001445  0F                 	db	15
    88   001446  93                 	db	147
    89   001447  0F                 	db	15
    90   001448  94                 	db	148
    91   001449  0F                 	db	15
    92   00144A  95                 	db	149
    93   00144B  0F                 	db	15
    94   00144C  96                 	db	150
    95   00144D  0F                 	db	15
    96                           
    97                           ;initializer for _led_1
    98   00144E  02                 	db	2
    99   00144F  05                 	db	5
   100   001450  01                 	db	1
   101   000000                     _LATA	set	3977
   102   000000                     _PORTE	set	3972
   103   000000                     _PORTD	set	3971
   104   000000                     _PORTC	set	3970
   105   000000                     _PORTB	set	3969
   106   000000                     _PORTA	set	3968
   107   000000                     _TRISA	set	3986
   108   000000                     _TRISE	set	3990
   109   000000                     _TRISD	set	3989
   110   000000                     _TRISC	set	3988
   111   000000                     _TRISB	set	3987
   112   000000                     _LATE	set	3981
   113   000000                     _LATD	set	3980
   114   000000                     _LATC	set	3979
   115   000000                     _LATB	set	3978
   116                           
   117                           ; #config settings
   118                           
   119                           	psect	cinit
   120   0013FC                     __pcinit:
   121                           	callstack 0
   122   0013FC                     start_initialization:
   123                           	callstack 0
   124   0013FC                     __initialization:
   125                           	callstack 0
   126                           
   127                           ; Initialize objects allocated to COMRAM (33 bytes)
   128                           ; load TBLPTR registers with __pidataCOMRAM
   129   0013FC  0E30               	movlw	low __pidataCOMRAM
   130   0013FE  6EF6               	movwf	tblptrl,c
   131   001400  0E14               	movlw	high __pidataCOMRAM
   132   001402  6EF7               	movwf	tblptrh,c
   133   001404  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   134   001406  6EF8               	movwf	tblptru,c
   135   001408  EE00  F001         	lfsr	0,__pdataCOMRAM
   136   00140C  EE10 F021          	lfsr	1,33
   137   001410                     copy_data0:
   138   001410  0009               	tblrd		*+
   139   001412  CFF5 FFEE          	movff	tablat,postinc0
   140   001416  50E5               	movf	postdec1,w,c
   141   001418  50E1               	movf	fsr1l,w,c
   142   00141A  E1FA               	bnz	copy_data0
   143                           
   144                           ; Clear objects allocated to COMRAM (5 bytes)
   145   00141C  6A38               	clrf	(__pbssCOMRAM+4)& (0+255),c
   146   00141E  6A37               	clrf	(__pbssCOMRAM+3)& (0+255),c
   147   001420  6A36               	clrf	(__pbssCOMRAM+2)& (0+255),c
   148   001422  6A35               	clrf	(__pbssCOMRAM+1)& (0+255),c
   149   001424  6A34               	clrf	__pbssCOMRAM& (0+255),c
   150   001426                     end_of_initialization:
   151                           	callstack 0
   152   001426                     __end_of__initialization:
   153                           	callstack 0
   154   001426  0E00               	movlw	low (__Lmediumconst shr (0+16))
   155   001428  6EF8               	movwf	tblptru,c
   156   00142A  0100               	movlb	0
   157   00142C  EF29  F00A         	goto	_main	;jump to C main() function
   158                           
   159                           	psect	bssCOMRAM
   160   000034                     __pbssCOMRAM:
   161                           	callstack 0
   162   000034                     led_init@F2928:
   163                           	callstack 0
   164   000034                     	ds	5
   165                           
   166                           	psect	dataCOMRAM
   167   000001                     __pdataCOMRAM:
   168                           	callstack 0
   169   000001                     _LAT_REG_ADD_arr:
   170                           	callstack 0
   171   000001                     	ds	10
   172   00000B                     _PORT_REG_ADD_arr:
   173                           	callstack 0
   174   00000B                     	ds	10
   175   000015                     _TRIS_REG_ADD_arr:
   176                           	callstack 0
   177   000015                     	ds	10
   178   00001F                     _led_1:
   179                           	callstack 0
   180   00001F                     	ds	3
   181                           
   182                           	psect	cstackCOMRAM
   183   000022                     __pcstackCOMRAM:
   184                           	callstack 0
   185   000022                     set_bit_uint8@p_reg:
   186                           	callstack 0
   187   000022                     clear_bit_uint8@p_reg:
   188                           	callstack 0
   189                           
   190                           ; 2 bytes @ 0x0
   191   000022                     	ds	2
   192   000024                     set_bit_uint8@d_IDX_BIT_X:
   193                           	callstack 0
   194   000024                     clear_bit_uint8@d_IDX_BIT_X:
   195                           	callstack 0
   196                           
   197                           ; 1 bytes @ 0x2
   198   000024                     	ds	1
   199   000025                     ??_set_bit_uint8:
   200   000025                     ??_clear_bit_uint8:
   201                           
   202                           ; 1 bytes @ 0x3
   203   000025                     	ds	2
   204   000027                     gpio_pin_direction_initialize@p_pin_config:
   205                           	callstack 0
   206   000027                     gpio_pin_write_logic@p_pin_config:
   207                           	callstack 0
   208                           
   209                           ; 1 bytes @ 0x5
   210   000027                     	ds	1
   211   000028                     ??_gpio_pin_direction_initialize:
   212   000028                     gpio_pin_write_logic@d_logic_desired:
   213                           	callstack 0
   214                           
   215                           ; 1 bytes @ 0x6
   216   000028                     	ds	1
   217   000029                     ??_gpio_pin_write_logic:
   218                           
   219                           ; 1 bytes @ 0x7
   220   000029                     	ds	2
   221   00002B                     gpio_pin_initialize@p_pin_config:
   222                           	callstack 0
   223                           
   224                           ; 1 bytes @ 0x9
   225   00002B                     	ds	1
   226   00002C                     ??_gpio_pin_initialize:
   227                           
   228                           ; 1 bytes @ 0xA
   229   00002C                     	ds	2
   230   00002E                     led_init@p_led:
   231                           	callstack 0
   232                           
   233                           ; 1 bytes @ 0xC
   234   00002E                     	ds	1
   235   00002F                     led_init@led_pin:
   236                           	callstack 0
   237                           
   238                           ; 5 bytes @ 0xD
   239   00002F                     	ds	5
   240   000034                     
   241                           ; 1 bytes @ 0x12
   242 ;;
   243 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   244 ;;
   245 ;; *************** function _main *****************
   246 ;; Defined at:
   247 ;;		line 38 in file "main.c"
   248 ;; Parameters:    Size  Location     Type
   249 ;;		None
   250 ;; Auto vars:     Size  Location     Type
   251 ;;		None
   252 ;; Return value:  Size  Location     Type
   253 ;;                  2  317[None  ] int 
   254 ;; Registers used:
   255 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   256 ;; Tracked objects:
   257 ;;		On entry : 0/0
   258 ;;		On exit  : 0/0
   259 ;;		Unchanged: 0/0
   260 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   261 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   262 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   263 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   264 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   265 ;;Total ram usage:        0 bytes
   266 ;; Hardware stack levels required when called: 4
   267 ;; This function calls:
   268 ;;		_led_init
   269 ;; This function is called by:
   270 ;;		Startup code after reset
   271 ;; This function uses a non-reentrant model
   272 ;;
   273                           
   274                           	psect	text0
   275   001452                     __ptext0:
   276                           	callstack 0
   277   001452                     _main:
   278                           	callstack 27
   279   001452                     
   280                           ;main.c: 39: led_init(&led_1);
   281   001452  0E1F               	movlw	low _led_1
   282   001454  6E2E               	movwf	led_init@p_led^0,c
   283   001456  ECD1  F009         	call	_led_init	;wreg free
   284   00145A                     l318:
   285                           
   286                           ;main.c: 42:     {;main.c: 44:     }
   287   00145A  EF2D  F00A         	goto	l318
   288   00145E  EF00  F000         	goto	start
   289   001462                     __end_of_main:
   290                           	callstack 0
   291                           
   292 ;; *************** function _led_init *****************
   293 ;; Defined at:
   294 ;;		line 29 in file "_HAL/Drivers/LED/LED.c"
   295 ;; Parameters:    Size  Location     Type
   296 ;;  p_led           1   12[COMRAM] PTR struct .
   297 ;;		 -> led_1(3), 
   298 ;; Auto vars:     Size  Location     Type
   299 ;;  led_pin         5   13[COMRAM] struct .
   300 ;;  func_return     1    0        enum E2804
   301 ;; Return value:  Size  Location     Type
   302 ;;                  1    wreg      enum E2804
   303 ;; Registers used:
   304 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   305 ;; Tracked objects:
   306 ;;		On entry : 0/0
   307 ;;		On exit  : 0/0
   308 ;;		Unchanged: 0/0
   309 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   310 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   311 ;;      Locals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   312 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   313 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   314 ;;Total ram usage:        6 bytes
   315 ;; Hardware stack levels used: 1
   316 ;; Hardware stack levels required when called: 3
   317 ;; This function calls:
   318 ;;		_gpio_pin_initialize
   319 ;; This function is called by:
   320 ;;		_main
   321 ;; This function uses a non-reentrant model
   322 ;;
   323                           
   324                           	psect	text1
   325   0013A2                     __ptext1:
   326                           	callstack 0
   327   0013A2                     _led_init:
   328                           	callstack 27
   329   0013A2                     
   330                           ;_HAL/Drivers/LED/LED.c: 29: std_return led_init(led_t * p_led);_HAL/Drivers/LED/LED.c: 
      +                          30: {;_HAL/Drivers/LED/LED.c: 31:     if(((void*)0) == p_led)
   331   0013A2  502E               	movf	led_init@p_led^0,w,c
   332   0013A4  A4D8               	btfss	status,2,c
   333   0013A6  EFD7  F009         	goto	u331
   334   0013AA  EFD9  F009         	goto	u330
   335   0013AE                     u331:
   336   0013AE  EFDB  F009         	goto	l1510
   337   0013B2                     u330:
   338   0013B2  EFFD  F009         	goto	l81
   339   0013B6                     l1510:
   340                           
   341                           ;_HAL/Drivers/LED/LED.c: 36:     {;_HAL/Drivers/LED/LED.c: 37:         std_return func_r
      +                          eturn;;_HAL/Drivers/LED/LED.c: 38:         pin_config_t led_pin = {.direction= DIRECTION
      +                          _OUTPUT,
   342   0013B6  EE20  F034         	lfsr	2,led_init@F2928
   343   0013BA  EE10  F02F         	lfsr	1,led_init@led_pin
   344   0013BE  0E04               	movlw	4
   345   0013C0                     u341:
   346   0013C0  CFDB FFE3          	movff	plusw2,plusw1
   347   0013C4  06E8               	decf	wreg,f,c
   348   0013C6  E2FC               	bc	u341
   349   0013C8  502E               	movf	led_init@p_led^0,w,c
   350   0013CA  6ED9               	movwf	fsr2l,c
   351   0013CC  6ADA               	clrf	fsr2h,c
   352   0013CE  50DF               	movf	indf2,w,c
   353   0013D0  6E2F               	movwf	led_init@led_pin^0,c
   354   0013D2  502E               	movf	led_init@p_led^0,w,c
   355   0013D4  6ED9               	movwf	fsr2l,c
   356   0013D6  6ADA               	clrf	fsr2h,c
   357   0013D8  0E01               	movlw	1
   358   0013DA  26D9               	addwf	fsr2l,f,c
   359   0013DC  50DF               	movf	indf2,w,c
   360   0013DE  6E30               	movwf	(led_init@led_pin+1)^0,c
   361   0013E0  0E00               	movlw	0
   362   0013E2  6E31               	movwf	(led_init@led_pin+2)^0,c
   363   0013E4  502E               	movf	led_init@p_led^0,w,c
   364   0013E6  6ED9               	movwf	fsr2l,c
   365   0013E8  6ADA               	clrf	fsr2h,c
   366   0013EA  0E02               	movlw	2
   367   0013EC  26D9               	addwf	fsr2l,f,c
   368   0013EE  50DF               	movf	indf2,w,c
   369   0013F0  6E32               	movwf	(led_init@led_pin+3)^0,c
   370   0013F2  0E2F               	movlw	low led_init@led_pin
   371   0013F4  6E2B               	movwf	gpio_pin_initialize@p_pin_config^0,c
   372   0013F6  EC93  F009         	call	_gpio_pin_initialize	;wreg free
   373   0013FA                     l81:
   374   0013FA  0012               	return		;funcret
   375   0013FC                     __end_of_led_init:
   376                           	callstack 0
   377                           
   378 ;; *************** function _gpio_pin_initialize *****************
   379 ;; Defined at:
   380 ;;		line 293 in file "_HAL/MCAL/GPIO/HAL_GPIO.c"
   381 ;; Parameters:    Size  Location     Type
   382 ;;  p_pin_config    1    9[COMRAM] PTR struct .
   383 ;;		 -> led_init@led_pin(5), 
   384 ;; Auto vars:     Size  Location     Type
   385 ;;		None
   386 ;; Return value:  Size  Location     Type
   387 ;;                  1    wreg      enum E2804
   388 ;; Registers used:
   389 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   390 ;; Tracked objects:
   391 ;;		On entry : 0/0
   392 ;;		On exit  : 0/0
   393 ;;		Unchanged: 0/0
   394 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   395 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   396 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   397 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   398 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   399 ;;Total ram usage:        3 bytes
   400 ;; Hardware stack levels used: 1
   401 ;; Hardware stack levels required when called: 2
   402 ;; This function calls:
   403 ;;		_gpio_pin_direction_initialize
   404 ;;		_gpio_pin_write_logic
   405 ;; This function is called by:
   406 ;;		_led_init
   407 ;; This function uses a non-reentrant model
   408 ;;
   409                           
   410                           	psect	text2
   411   001326                     __ptext2:
   412                           	callstack 0
   413   001326                     _gpio_pin_initialize:
   414                           	callstack 27
   415   001326                     
   416                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 293: std_return gpio_pin_initialize(pin_config_t * p_pin_con
      +                          fig);_HAL/MCAL/GPIO/HAL_GPIO.c: 294: {;_HAL/MCAL/GPIO/HAL_GPIO.c: 297:     if(((void*)0)
      +                           == p_pin_config)
   417   001326  502B               	movf	gpio_pin_initialize@p_pin_config^0,w,c
   418   001328  A4D8               	btfss	status,2,c
   419   00132A  EF99  F009         	goto	u321
   420   00132E  EF9B  F009         	goto	u320
   421   001332                     u321:
   422   001332  EFB5  F009         	goto	l1494
   423   001336                     u320:
   424   001336                     l1476:
   425                           
   426                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 298:     {;_HAL/MCAL/GPIO/HAL_GPIO.c: 299:         return EX
      +                          CUTION_NOT_OK;
   427   001336  0E01               	movlw	1
   428   001338  EFD0  F009         	goto	l212
   429   00133C                     l1482:
   430                           
   431                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 306:                 gpio_pin_direction_initialize(p_pin_con
      +                          fig);
   432   00133C  C02B  F027         	movff	gpio_pin_initialize@p_pin_config,gpio_pin_direction_initialize@p_pin_config
   433   001340  ECF3  F008         	call	_gpio_pin_direction_initialize	;wreg free
   434                           
   435                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 307:                 break;
   436   001344  EFCF  F009         	goto	l1496
   437   001348                     l1484:
   438                           
   439                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 309:                 gpio_pin_direction_initialize(p_pin_con
      +                          fig);
   440   001348  C02B  F027         	movff	gpio_pin_initialize@p_pin_config,gpio_pin_direction_initialize@p_pin_config
   441   00134C  ECF3  F008         	call	_gpio_pin_direction_initialize	;wreg free
   442                           
   443                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 310:                 gpio_pin_write_logic(p_pin_config,p_pin
      +                          _config->logic);
   444   001350  C02B  F027         	movff	gpio_pin_initialize@p_pin_config,gpio_pin_write_logic@p_pin_config
   445   001354  502B               	movf	gpio_pin_initialize@p_pin_config^0,w,c
   446   001356  6ED9               	movwf	fsr2l,c
   447   001358  6ADA               	clrf	fsr2h,c
   448   00135A  0E03               	movlw	3
   449   00135C  26D9               	addwf	fsr2l,f,c
   450   00135E  50DF               	movf	indf2,w,c
   451   001360  6E28               	movwf	gpio_pin_write_logic@d_logic_desired^0,c
   452   001362  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   453                           
   454                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 311:                 break;
   455   001366  EFCF  F009         	goto	l1496
   456   00136A                     l1494:
   457   00136A  502B               	movf	gpio_pin_initialize@p_pin_config^0,w,c
   458   00136C  6ED9               	movwf	fsr2l,c
   459   00136E  6ADA               	clrf	fsr2h,c
   460   001370  0E02               	movlw	2
   461   001372  26D9               	addwf	fsr2l,f,c
   462   001374  50DF               	movf	indf2,w,c
   463   001376  6E2C               	movwf	??_gpio_pin_initialize^0,c
   464   001378  6A2D               	clrf	(??_gpio_pin_initialize+1)^0,c
   465                           
   466                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   467                           ; Switch size 1, requested type "simple"
   468                           ; Number of cases is 1, Range of values is 0 to 0
   469                           ; switch strategies available:
   470                           ; Name         Instructions Cycles
   471                           ; simple_byte            4     3 (average)
   472                           ;	Chosen strategy is simple_byte
   473   00137A  502D               	movf	(??_gpio_pin_initialize+1)^0,w,c
   474   00137C  0A00               	xorlw	0	; case 0
   475   00137E  B4D8               	btfsc	status,2,c
   476   001380  EFC4  F009         	goto	l1546
   477   001384  EF9B  F009         	goto	l1476
   478   001388                     l1546:
   479                           
   480                           ; Switch size 1, requested type "simple"
   481                           ; Number of cases is 2, Range of values is 0 to 1
   482                           ; switch strategies available:
   483                           ; Name         Instructions Cycles
   484                           ; simple_byte            7     4 (average)
   485                           ;	Chosen strategy is simple_byte
   486   001388  502C               	movf	??_gpio_pin_initialize^0,w,c
   487   00138A  0A00               	xorlw	0	; case 0
   488   00138C  B4D8               	btfsc	status,2,c
   489   00138E  EFA4  F009         	goto	l1484
   490   001392  0A01               	xorlw	1	; case 1
   491   001394  B4D8               	btfsc	status,2,c
   492   001396  EF9E  F009         	goto	l1482
   493   00139A  EF9B  F009         	goto	l1476
   494   00139E                     l1496:
   495                           
   496                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 317:     return EXCUTION_OK;
   497   00139E  0E00               	movlw	0
   498   0013A0                     l212:
   499   0013A0  0012               	return		;funcret
   500   0013A2                     __end_of_gpio_pin_initialize:
   501                           	callstack 0
   502                           
   503 ;; *************** function _gpio_pin_write_logic *****************
   504 ;; Defined at:
   505 ;;		line 204 in file "_HAL/MCAL/GPIO/HAL_GPIO.c"
   506 ;; Parameters:    Size  Location     Type
   507 ;;  p_pin_config    1    5[COMRAM] PTR struct .
   508 ;;		 -> led_init@led_pin(5), 
   509 ;;  d_logic_desi    1    6[COMRAM] const enum E2821
   510 ;; Auto vars:     Size  Location     Type
   511 ;;		None
   512 ;; Return value:  Size  Location     Type
   513 ;;                  1    wreg      enum E2804
   514 ;; Registers used:
   515 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   516 ;; Tracked objects:
   517 ;;		On entry : 0/0
   518 ;;		On exit  : 0/0
   519 ;;		Unchanged: 0/0
   520 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   521 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   522 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   523 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   524 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   525 ;;Total ram usage:        4 bytes
   526 ;; Hardware stack levels used: 1
   527 ;; Hardware stack levels required when called: 1
   528 ;; This function calls:
   529 ;;		_clear_bit_uint8
   530 ;;		_set_bit_uint8
   531 ;; This function is called by:
   532 ;;		_gpio_pin_initialize
   533 ;; This function uses a non-reentrant model
   534 ;;
   535                           
   536                           	psect	text3
   537   001002                     __ptext3:
   538                           	callstack 0
   539   001002                     _gpio_pin_write_logic:
   540                           	callstack 27
   541   001002                     
   542                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 204: std_return gpio_pin_write_logic( pin_config_t * p_pin_c
      +                          onfig,;_HAL/MCAL/GPIO/HAL_GPIO.c: 205:                                  const LOGIC_t d_
      +                          logic_desired);_HAL/MCAL/GPIO/HAL_GPIO.c: 206: {;_HAL/MCAL/GPIO/HAL_GPIO.c: 207:     if(
      +                          (((void*)0) == p_pin_config) ||
   543   001002  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   544   001004  B4D8               	btfsc	status,2,c
   545   001006  EF07  F008         	goto	u281
   546   00100A  EF09  F008         	goto	u280
   547   00100E                     u281:
   548   00100E  EF79  F008         	goto	l186
   549   001012                     u280:
   550   001012  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   551   001014  6ED9               	movwf	fsr2l,c
   552   001016  6ADA               	clrf	fsr2h,c
   553   001018  0E05               	movlw	5
   554   00101A  60DF               	cpfslt	indf2,c
   555   00101C  EF12  F008         	goto	u291
   556   001020  EF14  F008         	goto	u290
   557   001024                     u291:
   558   001024  EF79  F008         	goto	l186
   559   001028                     u290:
   560   001028  0428               	decf	gpio_pin_write_logic@d_logic_desired^0,w,c
   561   00102A  B4D8               	btfsc	status,2,c
   562   00102C  EF1A  F008         	goto	u301
   563   001030  EF1C  F008         	goto	u300
   564   001034                     u301:
   565   001034  EF64  F008         	goto	l1468
   566   001038                     u300:
   567   001038  5028               	movf	gpio_pin_write_logic@d_logic_desired^0,w,c
   568   00103A  B4D8               	btfsc	status,2,c
   569   00103C  EF22  F008         	goto	u311
   570   001040  EF24  F008         	goto	u310
   571   001044                     u311:
   572   001044  EF64  F008         	goto	l1468
   573   001048                     u310:
   574   001048  EF79  F008         	goto	l186
   575   00104C                     l1456:
   576                           
   577                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 218:                p_pin_config->logic = d_logic_desired;
   578   00104C  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   579   00104E  6ED9               	movwf	fsr2l,c
   580   001050  6ADA               	clrf	fsr2h,c
   581   001052  0E03               	movlw	3
   582   001054  26D9               	addwf	fsr2l,f,c
   583   001056  C028  FFDF         	movff	gpio_pin_write_logic@d_logic_desired,indf2
   584   00105A                     
   585                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 219:                set_bit_uint8(LAT_REG_ADD_arr[p_pin_conf
      +                          ig->port], (IDX_BIT_X_t)p_pin_config->pin_num);
   586   00105A  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   587   00105C  6ED9               	movwf	fsr2l,c
   588   00105E  6ADA               	clrf	fsr2h,c
   589   001060  50DF               	movf	indf2,w,c
   590   001062  0D02               	mullw	2
   591   001064  50F3               	movf	243,w,c
   592   001066  0F01               	addlw	low _LAT_REG_ADD_arr
   593   001068  6ED9               	movwf	fsr2l,c
   594   00106A  6ADA               	clrf	fsr2h,c
   595   00106C  CFDE F022          	movff	postinc2,set_bit_uint8@p_reg
   596   001070  CFDD F023          	movff	postdec2,set_bit_uint8@p_reg+1
   597   001074  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   598   001076  6ED9               	movwf	fsr2l,c
   599   001078  6ADA               	clrf	fsr2h,c
   600   00107A  0E01               	movlw	1
   601   00107C  26D9               	addwf	fsr2l,f,c
   602   00107E  50DF               	movf	indf2,w,c
   603   001080  6E24               	movwf	set_bit_uint8@d_IDX_BIT_X^0,c
   604   001082  EC7A  F008         	call	_set_bit_uint8	;wreg free
   605                           
   606                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 220:                break;
   607   001086  EF79  F008         	goto	l186
   608   00108A                     l1460:
   609                           
   610                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 223:                p_pin_config->logic = d_logic_desired;
   611   00108A  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   612   00108C  6ED9               	movwf	fsr2l,c
   613   00108E  6ADA               	clrf	fsr2h,c
   614   001090  0E03               	movlw	3
   615   001092  26D9               	addwf	fsr2l,f,c
   616   001094  C028  FFDF         	movff	gpio_pin_write_logic@d_logic_desired,indf2
   617   001098                     
   618                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 224:                clear_bit_uint8(LAT_REG_ADD_arr[p_pin_co
      +                          nfig->port], (IDX_BIT_X_t)p_pin_config->pin_num);
   619   001098  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   620   00109A  6ED9               	movwf	fsr2l,c
   621   00109C  6ADA               	clrf	fsr2h,c
   622   00109E  50DF               	movf	indf2,w,c
   623   0010A0  0D02               	mullw	2
   624   0010A2  50F3               	movf	243,w,c
   625   0010A4  0F01               	addlw	low _LAT_REG_ADD_arr
   626   0010A6  6ED9               	movwf	fsr2l,c
   627   0010A8  6ADA               	clrf	fsr2h,c
   628   0010AA  CFDE F022          	movff	postinc2,clear_bit_uint8@p_reg
   629   0010AE  CFDD F023          	movff	postdec2,clear_bit_uint8@p_reg+1
   630   0010B2  5027               	movf	gpio_pin_write_logic@p_pin_config^0,w,c
   631   0010B4  6ED9               	movwf	fsr2l,c
   632   0010B6  6ADA               	clrf	fsr2h,c
   633   0010B8  0E01               	movlw	1
   634   0010BA  26D9               	addwf	fsr2l,f,c
   635   0010BC  50DF               	movf	indf2,w,c
   636   0010BE  6E24               	movwf	clear_bit_uint8@d_IDX_BIT_X^0,c
   637   0010C0  EC53  F009         	call	_clear_bit_uint8	;wreg free
   638                           
   639                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 225:                break;
   640   0010C4  EF79  F008         	goto	l186
   641   0010C8                     l1468:
   642   0010C8  5028               	movf	gpio_pin_write_logic@d_logic_desired^0,w,c
   643   0010CA  6E29               	movwf	??_gpio_pin_write_logic^0,c
   644   0010CC  6A2A               	clrf	(??_gpio_pin_write_logic+1)^0,c
   645                           
   646                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   647                           ; Switch size 1, requested type "simple"
   648                           ; Number of cases is 1, Range of values is 0 to 0
   649                           ; switch strategies available:
   650                           ; Name         Instructions Cycles
   651                           ; simple_byte            4     3 (average)
   652                           ;	Chosen strategy is simple_byte
   653   0010CE  502A               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   654   0010D0  0A00               	xorlw	0	; case 0
   655   0010D2  B4D8               	btfsc	status,2,c
   656   0010D4  EF6E  F008         	goto	l1548
   657   0010D8  EF79  F008         	goto	l186
   658   0010DC                     l1548:
   659                           
   660                           ; Switch size 1, requested type "simple"
   661                           ; Number of cases is 2, Range of values is 0 to 1
   662                           ; switch strategies available:
   663                           ; Name         Instructions Cycles
   664                           ; simple_byte            7     4 (average)
   665                           ;	Chosen strategy is simple_byte
   666   0010DC  5029               	movf	??_gpio_pin_write_logic^0,w,c
   667   0010DE  0A00               	xorlw	0	; case 0
   668   0010E0  B4D8               	btfsc	status,2,c
   669   0010E2  EF45  F008         	goto	l1460
   670   0010E6  0A01               	xorlw	1	; case 1
   671   0010E8  B4D8               	btfsc	status,2,c
   672   0010EA  EF26  F008         	goto	l1456
   673   0010EE  EF79  F008         	goto	l186
   674   0010F2                     l186:
   675   0010F2  0012               	return		;funcret
   676   0010F4                     __end_of_gpio_pin_write_logic:
   677                           	callstack 0
   678                           
   679 ;; *************** function _gpio_pin_direction_initialize *****************
   680 ;; Defined at:
   681 ;;		line 174 in file "_HAL/MCAL/GPIO/HAL_GPIO.c"
   682 ;; Parameters:    Size  Location     Type
   683 ;;  p_pin_config    1    5[COMRAM] PTR const struct .
   684 ;;		 -> led_init@led_pin(5), 
   685 ;; Auto vars:     Size  Location     Type
   686 ;;		None
   687 ;; Return value:  Size  Location     Type
   688 ;;                  1    wreg      enum E2804
   689 ;; Registers used:
   690 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   691 ;; Tracked objects:
   692 ;;		On entry : 0/0
   693 ;;		On exit  : 0/0
   694 ;;		Unchanged: 0/0
   695 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   696 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   697 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   698 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   699 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   700 ;;Total ram usage:        3 bytes
   701 ;; Hardware stack levels used: 1
   702 ;; Hardware stack levels required when called: 1
   703 ;; This function calls:
   704 ;;		_clear_bit_uint8
   705 ;;		_set_bit_uint8
   706 ;; This function is called by:
   707 ;;		_gpio_pin_initialize
   708 ;; This function uses a non-reentrant model
   709 ;;
   710                           
   711                           	psect	text4
   712   0011E6                     __ptext4:
   713                           	callstack 0
   714   0011E6                     _gpio_pin_direction_initialize:
   715                           	callstack 27
   716   0011E6                     
   717                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 176:     if((((void*)0) == p_pin_config) || (p_pin_config->p
      +                          ort > PORT_MAX_NUM-1)){
   718   0011E6  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   719   0011E8  B4D8               	btfsc	status,2,c
   720   0011EA  EFF9  F008         	goto	u261
   721   0011EE  EFFB  F008         	goto	u260
   722   0011F2                     u261:
   723   0011F2  EF52  F009         	goto	l174
   724   0011F6                     u260:
   725   0011F6  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   726   0011F8  6ED9               	movwf	fsr2l,c
   727   0011FA  6ADA               	clrf	fsr2h,c
   728   0011FC  0E04               	movlw	4
   729   0011FE  64DF               	cpfsgt	indf2,c
   730   001200  EF04  F009         	goto	u271
   731   001204  EF06  F009         	goto	u270
   732   001208                     u271:
   733   001208  EF38  F009         	goto	l1440
   734   00120C                     u270:
   735   00120C  EF52  F009         	goto	l174
   736   001210                     l1432:
   737                           
   738                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 183:                clear_bit_uint8(TRIS_REG_ADD_arr[p_pin_c
      +                          onfig->port], (IDX_BIT_X_t)p_pin_config->pin_num);
   739   001210  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   740   001212  6ED9               	movwf	fsr2l,c
   741   001214  6ADA               	clrf	fsr2h,c
   742   001216  50DF               	movf	indf2,w,c
   743   001218  0D02               	mullw	2
   744   00121A  50F3               	movf	243,w,c
   745   00121C  0F15               	addlw	low _TRIS_REG_ADD_arr
   746   00121E  6ED9               	movwf	fsr2l,c
   747   001220  6ADA               	clrf	fsr2h,c
   748   001222  CFDE F022          	movff	postinc2,clear_bit_uint8@p_reg
   749   001226  CFDD F023          	movff	postdec2,clear_bit_uint8@p_reg+1
   750   00122A  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   751   00122C  6ED9               	movwf	fsr2l,c
   752   00122E  6ADA               	clrf	fsr2h,c
   753   001230  0E01               	movlw	1
   754   001232  26D9               	addwf	fsr2l,f,c
   755   001234  50DF               	movf	indf2,w,c
   756   001236  6E24               	movwf	clear_bit_uint8@d_IDX_BIT_X^0,c
   757   001238  EC53  F009         	call	_clear_bit_uint8	;wreg free
   758                           
   759                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 184:                break;
   760   00123C  EF52  F009         	goto	l174
   761   001240                     l1434:
   762                           
   763                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 187:                set_bit_uint8(TRIS_REG_ADD_arr[p_pin_con
      +                          fig->port], (IDX_BIT_X_t)p_pin_config->pin_num);
   764   001240  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   765   001242  6ED9               	movwf	fsr2l,c
   766   001244  6ADA               	clrf	fsr2h,c
   767   001246  50DF               	movf	indf2,w,c
   768   001248  0D02               	mullw	2
   769   00124A  50F3               	movf	243,w,c
   770   00124C  0F15               	addlw	low _TRIS_REG_ADD_arr
   771   00124E  6ED9               	movwf	fsr2l,c
   772   001250  6ADA               	clrf	fsr2h,c
   773   001252  CFDE F022          	movff	postinc2,set_bit_uint8@p_reg
   774   001256  CFDD F023          	movff	postdec2,set_bit_uint8@p_reg+1
   775   00125A  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   776   00125C  6ED9               	movwf	fsr2l,c
   777   00125E  6ADA               	clrf	fsr2h,c
   778   001260  0E01               	movlw	1
   779   001262  26D9               	addwf	fsr2l,f,c
   780   001264  50DF               	movf	indf2,w,c
   781   001266  6E24               	movwf	set_bit_uint8@d_IDX_BIT_X^0,c
   782   001268  EC7A  F008         	call	_set_bit_uint8	;wreg free
   783                           
   784                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 188:                break;
   785   00126C  EF52  F009         	goto	l174
   786   001270                     l1440:
   787   001270  5027               	movf	gpio_pin_direction_initialize@p_pin_config^0,w,c
   788   001272  6ED9               	movwf	fsr2l,c
   789   001274  6ADA               	clrf	fsr2h,c
   790   001276  0E02               	movlw	2
   791   001278  26D9               	addwf	fsr2l,f,c
   792   00127A  50DF               	movf	indf2,w,c
   793   00127C  6E28               	movwf	??_gpio_pin_direction_initialize^0,c
   794   00127E  6A29               	clrf	(??_gpio_pin_direction_initialize+1)^0,c
   795                           
   796                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   797                           ; Switch size 1, requested type "simple"
   798                           ; Number of cases is 1, Range of values is 0 to 0
   799                           ; switch strategies available:
   800                           ; Name         Instructions Cycles
   801                           ; simple_byte            4     3 (average)
   802                           ;	Chosen strategy is simple_byte
   803   001280  5029               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   804   001282  0A00               	xorlw	0	; case 0
   805   001284  B4D8               	btfsc	status,2,c
   806   001286  EF47  F009         	goto	l1550
   807   00128A  EF52  F009         	goto	l174
   808   00128E                     l1550:
   809                           
   810                           ; Switch size 1, requested type "simple"
   811                           ; Number of cases is 2, Range of values is 0 to 1
   812                           ; switch strategies available:
   813                           ; Name         Instructions Cycles
   814                           ; simple_byte            7     4 (average)
   815                           ;	Chosen strategy is simple_byte
   816   00128E  5028               	movf	??_gpio_pin_direction_initialize^0,w,c
   817   001290  0A00               	xorlw	0	; case 0
   818   001292  B4D8               	btfsc	status,2,c
   819   001294  EF08  F009         	goto	l1432
   820   001298  0A01               	xorlw	1	; case 1
   821   00129A  B4D8               	btfsc	status,2,c
   822   00129C  EF20  F009         	goto	l1434
   823   0012A0  EF52  F009         	goto	l174
   824   0012A4                     l174:
   825   0012A4  0012               	return		;funcret
   826   0012A6                     __end_of_gpio_pin_direction_initialize:
   827                           	callstack 0
   828                           
   829 ;; *************** function _set_bit_uint8 *****************
   830 ;; Defined at:
   831 ;;		line 37 in file "_HAL/MCAL/GPIO/HAL_GPIO.c"
   832 ;; Parameters:    Size  Location     Type
   833 ;;  p_reg           2    0[COMRAM] PTR volatile unsigned ch
   834 ;;		 -> LATE(1), LATD(1), LATC(1), LATB(1), 
   835 ;;		 -> LATA(1), TRISE(1), TRISD(1), TRISC(1), 
   836 ;;		 -> TRISB(1), TRISA(1), 
   837 ;;  d_IDX_BIT_X     1    2[COMRAM] enum E2835
   838 ;; Auto vars:     Size  Location     Type
   839 ;;		None
   840 ;; Return value:  Size  Location     Type
   841 ;;                  1    wreg      enum E2804
   842 ;; Registers used:
   843 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   844 ;; Tracked objects:
   845 ;;		On entry : 0/0
   846 ;;		On exit  : 0/0
   847 ;;		Unchanged: 0/0
   848 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   849 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   850 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   851 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   852 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   853 ;;Total ram usage:        5 bytes
   854 ;; Hardware stack levels used: 1
   855 ;; This function calls:
   856 ;;		Nothing
   857 ;; This function is called by:
   858 ;;		_gpio_pin_direction_initialize
   859 ;;		_gpio_pin_write_logic
   860 ;; This function uses a non-reentrant model
   861 ;;
   862                           
   863                           	psect	text5
   864   0010F4                     __ptext5:
   865                           	callstack 0
   866   0010F4                     _set_bit_uint8:
   867                           	callstack 27
   868   0010F4                     
   869                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 39:     if (((void*)0) == p_reg){
   870   0010F4  5022               	movf	set_bit_uint8@p_reg^0,w,c
   871   0010F6  1023               	iorwf	(set_bit_uint8@p_reg+1)^0,w,c
   872   0010F8  A4D8               	btfss	status,2,c
   873   0010FA  EF81  F008         	goto	u241
   874   0010FE  EF83  F008         	goto	u240
   875   001102                     u241:
   876   001102  EFC5  F008         	goto	l1388
   877   001106                     u240:
   878   001106  EFF2  F008         	goto	l124
   879   00110A                     l1368:
   880                           
   881                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 46:                 *p_reg |= (MASK_BIT_0);
   882   00110A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   883   00110E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   884   001112  0E00               	movlw	0
   885   001114  80DB               	bsf	plusw2,0,c
   886                           
   887                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 47:                 break;
   888   001116  EFF2  F008         	goto	l124
   889   00111A                     l1370:
   890                           
   891                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 49:                 *p_reg |= (MASK_BIT_1);
   892   00111A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   893   00111E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   894   001122  0E00               	movlw	0
   895   001124  82DB               	bsf	plusw2,1,c
   896                           
   897                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 50:                 break;
   898   001126  EFF2  F008         	goto	l124
   899   00112A                     l1372:
   900                           
   901                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 52:                 *p_reg |= (MASK_BIT_2);
   902   00112A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   903   00112E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   904   001132  0E00               	movlw	0
   905   001134  84DB               	bsf	plusw2,2,c
   906                           
   907                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 53:                 break;
   908   001136  EFF2  F008         	goto	l124
   909   00113A                     l1374:
   910                           
   911                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 55:                 *p_reg |= (MASK_BIT_3);
   912   00113A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   913   00113E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   914   001142  0E00               	movlw	0
   915   001144  86DB               	bsf	plusw2,3,c
   916                           
   917                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 56:                 break;
   918   001146  EFF2  F008         	goto	l124
   919   00114A                     l1376:
   920                           
   921                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 58:                 *p_reg |= (MASK_BIT_4);
   922   00114A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   923   00114E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   924   001152  0E00               	movlw	0
   925   001154  88DB               	bsf	plusw2,4,c
   926                           
   927                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 59:                 break;
   928   001156  EFF2  F008         	goto	l124
   929   00115A                     l1378:
   930                           
   931                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 61:                 *p_reg |= (MASK_BIT_5);
   932   00115A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   933   00115E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   934   001162  0E00               	movlw	0
   935   001164  8ADB               	bsf	plusw2,5,c
   936                           
   937                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 62:                 break;
   938   001166  EFF2  F008         	goto	l124
   939   00116A                     l1380:
   940                           
   941                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 64:                 *p_reg |= (MASK_BIT_6);
   942   00116A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   943   00116E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   944   001172  0E00               	movlw	0
   945   001174  8CDB               	bsf	plusw2,6,c
   946                           
   947                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 65:                 break;
   948   001176  EFF2  F008         	goto	l124
   949   00117A                     l1382:
   950                           
   951                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 67:                 *p_reg |= (MASK_BIT_7);
   952   00117A  C022  FFD9         	movff	set_bit_uint8@p_reg,fsr2l
   953   00117E  C023  FFDA         	movff	set_bit_uint8@p_reg+1,fsr2h
   954   001182  0E00               	movlw	0
   955   001184  8EDB               	bsf	plusw2,7,c
   956                           
   957                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 68:                 break;
   958   001186  EFF2  F008         	goto	l124
   959   00118A                     l1388:
   960   00118A  5024               	movf	set_bit_uint8@d_IDX_BIT_X^0,w,c
   961   00118C  6E25               	movwf	??_set_bit_uint8^0,c
   962   00118E  6A26               	clrf	(??_set_bit_uint8+1)^0,c
   963                           
   964                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   965                           ; Switch size 1, requested type "simple"
   966                           ; Number of cases is 1, Range of values is 0 to 0
   967                           ; switch strategies available:
   968                           ; Name         Instructions Cycles
   969                           ; simple_byte            4     3 (average)
   970                           ;	Chosen strategy is simple_byte
   971   001190  5026               	movf	(??_set_bit_uint8+1)^0,w,c
   972   001192  0A00               	xorlw	0	; case 0
   973   001194  B4D8               	btfsc	status,2,c
   974   001196  EFCF  F008         	goto	l1552
   975   00119A  EFF2  F008         	goto	l124
   976   00119E                     l1552:
   977                           
   978                           ; Switch size 1, requested type "simple"
   979                           ; Number of cases is 8, Range of values is 0 to 7
   980                           ; switch strategies available:
   981                           ; Name         Instructions Cycles
   982                           ; simple_byte           25    13 (average)
   983                           ;	Chosen strategy is simple_byte
   984   00119E  5025               	movf	??_set_bit_uint8^0,w,c
   985   0011A0  0A00               	xorlw	0	; case 0
   986   0011A2  B4D8               	btfsc	status,2,c
   987   0011A4  EF85  F008         	goto	l1368
   988   0011A8  0A01               	xorlw	1	; case 1
   989   0011AA  B4D8               	btfsc	status,2,c
   990   0011AC  EF8D  F008         	goto	l1370
   991   0011B0  0A03               	xorlw	3	; case 2
   992   0011B2  B4D8               	btfsc	status,2,c
   993   0011B4  EF95  F008         	goto	l1372
   994   0011B8  0A01               	xorlw	1	; case 3
   995   0011BA  B4D8               	btfsc	status,2,c
   996   0011BC  EF9D  F008         	goto	l1374
   997   0011C0  0A07               	xorlw	7	; case 4
   998   0011C2  B4D8               	btfsc	status,2,c
   999   0011C4  EFA5  F008         	goto	l1376
  1000   0011C8  0A01               	xorlw	1	; case 5
  1001   0011CA  B4D8               	btfsc	status,2,c
  1002   0011CC  EFAD  F008         	goto	l1378
  1003   0011D0  0A03               	xorlw	3	; case 6
  1004   0011D2  B4D8               	btfsc	status,2,c
  1005   0011D4  EFB5  F008         	goto	l1380
  1006   0011D8  0A01               	xorlw	1	; case 7
  1007   0011DA  B4D8               	btfsc	status,2,c
  1008   0011DC  EFBD  F008         	goto	l1382
  1009   0011E0  EFF2  F008         	goto	l124
  1010   0011E4                     l124:
  1011   0011E4  0012               	return		;funcret
  1012   0011E6                     __end_of_set_bit_uint8:
  1013                           	callstack 0
  1014                           
  1015 ;; *************** function _clear_bit_uint8 *****************
  1016 ;; Defined at:
  1017 ;;		line 83 in file "_HAL/MCAL/GPIO/HAL_GPIO.c"
  1018 ;; Parameters:    Size  Location     Type
  1019 ;;  p_reg           2    0[COMRAM] PTR volatile unsigned ch
  1020 ;;		 -> LATE(1), LATD(1), LATC(1), LATB(1), 
  1021 ;;		 -> LATA(1), TRISE(1), TRISD(1), TRISC(1), 
  1022 ;;		 -> TRISB(1), TRISA(1), 
  1023 ;;  d_IDX_BIT_X     1    2[COMRAM] enum E2835
  1024 ;; Auto vars:     Size  Location     Type
  1025 ;;		None
  1026 ;; Return value:  Size  Location     Type
  1027 ;;                  1    wreg      enum E2804
  1028 ;; Registers used:
  1029 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  1030 ;; Tracked objects:
  1031 ;;		On entry : 0/0
  1032 ;;		On exit  : 0/0
  1033 ;;		Unchanged: 0/0
  1034 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1035 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1036 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1037 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1038 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1039 ;;Total ram usage:        5 bytes
  1040 ;; Hardware stack levels used: 1
  1041 ;; This function calls:
  1042 ;;		Nothing
  1043 ;; This function is called by:
  1044 ;;		_gpio_pin_direction_initialize
  1045 ;;		_gpio_pin_write_logic
  1046 ;; This function uses a non-reentrant model
  1047 ;;
  1048                           
  1049                           	psect	text6
  1050   0012A6                     __ptext6:
  1051                           	callstack 0
  1052   0012A6                     _clear_bit_uint8:
  1053                           	callstack 27
  1054   0012A6                     
  1055                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 85:      if (((void*)0) == p_reg){
  1056   0012A6  5022               	movf	clear_bit_uint8@p_reg^0,w,c
  1057   0012A8  1023               	iorwf	(clear_bit_uint8@p_reg+1)^0,w,c
  1058   0012AA  A4D8               	btfss	status,2,c
  1059   0012AC  EF5A  F009         	goto	u251
  1060   0012B0  EF5C  F009         	goto	u250
  1061   0012B4                     u251:
  1062   0012B4  EF65  F009         	goto	l1420
  1063   0012B8                     u250:
  1064   0012B8  EF92  F009         	goto	l140
  1065   0012BC                     l1400:
  1066                           
  1067                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 92:                 *p_reg &= !(MASK_BIT_0);
  1068   0012BC  C022  FFD9         	movff	clear_bit_uint8@p_reg,fsr2l
  1069   0012C0  C023  FFDA         	movff	clear_bit_uint8@p_reg+1,fsr2h
  1070   0012C4  6ADF               	clrf	indf2,c
  1071                           
  1072                           ;_HAL/MCAL/GPIO/HAL_GPIO.c: 93:                 break;
  1073   0012C6  EF92  F009         	goto	l140
  1074   0012CA                     l1420:
  1075   0012CA  5024               	movf	clear_bit_uint8@d_IDX_BIT_X^0,w,c
  1076   0012CC  6E25               	movwf	??_clear_bit_uint8^0,c
  1077   0012CE  6A26               	clrf	(??_clear_bit_uint8+1)^0,c
  1078                           
  1079                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1080                           ; Switch size 1, requested type "simple"
  1081                           ; Number of cases is 1, Range of values is 0 to 0
  1082                           ; switch strategies available:
  1083                           ; Name         Instructions Cycles
  1084                           ; simple_byte            4     3 (average)
  1085                           ;	Chosen strategy is simple_byte
  1086   0012D0  5026               	movf	(??_clear_bit_uint8+1)^0,w,c
  1087   0012D2  0A00               	xorlw	0	; case 0
  1088   0012D4  B4D8               	btfsc	status,2,c
  1089   0012D6  EF6F  F009         	goto	l1554
  1090   0012DA  EF92  F009         	goto	l140
  1091   0012DE                     l1554:
  1092                           
  1093                           ; Switch size 1, requested type "simple"
  1094                           ; Number of cases is 8, Range of values is 0 to 7
  1095                           ; switch strategies available:
  1096                           ; Name         Instructions Cycles
  1097                           ; simple_byte           25    13 (average)
  1098                           ;	Chosen strategy is simple_byte
  1099   0012DE  5025               	movf	??_clear_bit_uint8^0,w,c
  1100   0012E0  0A00               	xorlw	0	; case 0
  1101   0012E2  B4D8               	btfsc	status,2,c
  1102   0012E4  EF5E  F009         	goto	l1400
  1103   0012E8  0A01               	xorlw	1	; case 1
  1104   0012EA  B4D8               	btfsc	status,2,c
  1105   0012EC  EF5E  F009         	goto	l1400
  1106   0012F0  0A03               	xorlw	3	; case 2
  1107   0012F2  B4D8               	btfsc	status,2,c
  1108   0012F4  EF5E  F009         	goto	l1400
  1109   0012F8  0A01               	xorlw	1	; case 3
  1110   0012FA  B4D8               	btfsc	status,2,c
  1111   0012FC  EF5E  F009         	goto	l1400
  1112   001300  0A07               	xorlw	7	; case 4
  1113   001302  B4D8               	btfsc	status,2,c
  1114   001304  EF5E  F009         	goto	l1400
  1115   001308  0A01               	xorlw	1	; case 5
  1116   00130A  B4D8               	btfsc	status,2,c
  1117   00130C  EF5E  F009         	goto	l1400
  1118   001310  0A03               	xorlw	3	; case 6
  1119   001312  B4D8               	btfsc	status,2,c
  1120   001314  EF5E  F009         	goto	l1400
  1121   001318  0A01               	xorlw	1	; case 7
  1122   00131A  B4D8               	btfsc	status,2,c
  1123   00131C  EF5E  F009         	goto	l1400
  1124   001320  EF92  F009         	goto	l140
  1125   001324                     l140:
  1126   001324  0012               	return		;funcret
  1127   001326                     __end_of_clear_bit_uint8:
  1128                           	callstack 0
  1129                           
  1130                           	psect	smallconst
  1131   001000                     __psmallconst:
  1132                           	callstack 0
  1133   001000  00                 	db	0
  1134   001001  00                 	db	0	; dummy byte at the end
  1135   000000                     
  1136                           	psect	rparam
  1137   000000                     
  1138                           	psect	config
  1139                           
  1140                           ; Padding undefined space
  1141   300000                     	org	3145728
  1142   300000  FF                 	db	255
  1143                           
  1144                           ;Config register CONFIG1H @ 0x300001
  1145                           ;	Oscillator Selection bits
  1146                           ;	OSC = HS, HS oscillator
  1147                           ;	Fail-Safe Clock Monitor Enable bit
  1148                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1149                           ;	Internal/External Oscillator Switchover bit
  1150                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1151   300001                     	org	3145729
  1152   300001  02                 	db	2
  1153                           
  1154                           ;Config register CONFIG2L @ 0x300002
  1155                           ;	Power-up Timer Enable bit
  1156                           ;	PWRT = OFF, PWRT disabled
  1157                           ;	Brown-out Reset Enable bits
  1158                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1159                           ;	Brown Out Reset Voltage bits
  1160                           ;	BORV = 1, 
  1161   300002                     	org	3145730
  1162   300002  09                 	db	9
  1163                           
  1164                           ;Config register CONFIG2H @ 0x300003
  1165                           ;	Watchdog Timer Enable bit
  1166                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1167                           ;	Watchdog Timer Postscale Select bits
  1168                           ;	WDTPS = 32768, 1:32768
  1169   300003                     	org	3145731
  1170   300003  1E                 	db	30
  1171                           
  1172                           ; Padding undefined space
  1173   300004                     	org	3145732
  1174   300004  FF                 	db	255
  1175                           
  1176                           ;Config register CONFIG3H @ 0x300005
  1177                           ;	CCP2 MUX bit
  1178                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1179                           ;	PORTB A/D Enable bit
  1180                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  1181                           ;	Low-Power Timer1 Oscillator Enable bit
  1182                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1183                           ;	MCLR Pin Enable bit
  1184                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1185   300005                     	org	3145733
  1186   300005  81                 	db	129
  1187                           
  1188                           ;Config register CONFIG4L @ 0x300006
  1189                           ;	Stack Full/Underflow Reset Enable bit
  1190                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1191                           ;	Single-Supply ICSP Enable bit
  1192                           ;	LVP = OFF, Single-Supply ICSP disabled
  1193                           ;	Extended Instruction Set Enable bit
  1194                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1195                           ;	Background Debugger Enable bit
  1196                           ;	DEBUG = 0x1, unprogrammed default
  1197   300006                     	org	3145734
  1198   300006  81                 	db	129
  1199                           
  1200                           ; Padding undefined space
  1201   300007                     	org	3145735
  1202   300007  FF                 	db	255
  1203                           
  1204                           ;Config register CONFIG5L @ 0x300008
  1205                           ;	Code Protection bit
  1206                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1207                           ;	Code Protection bit
  1208                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1209                           ;	Code Protection bit
  1210                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1211                           ;	Code Protection bit
  1212                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1213   300008                     	org	3145736
  1214   300008  0F                 	db	15
  1215                           
  1216                           ;Config register CONFIG5H @ 0x300009
  1217                           ;	Boot Block Code Protection bit
  1218                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1219                           ;	Data EEPROM Code Protection bit
  1220                           ;	CPD = OFF, Data EEPROM not code-protected
  1221   300009                     	org	3145737
  1222   300009  C0                 	db	192
  1223                           
  1224                           ;Config register CONFIG6L @ 0x30000A
  1225                           ;	Write Protection bit
  1226                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1227                           ;	Write Protection bit
  1228                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1229                           ;	Write Protection bit
  1230                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1231                           ;	Write Protection bit
  1232                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1233   30000A                     	org	3145738
  1234   30000A  0F                 	db	15
  1235                           
  1236                           ;Config register CONFIG6H @ 0x30000B
  1237                           ;	Configuration Register Write Protection bit
  1238                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1239                           ;	Boot Block Write Protection bit
  1240                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1241                           ;	Data EEPROM Write Protection bit
  1242                           ;	WRTD = OFF, Data EEPROM not write-protected
  1243   30000B                     	org	3145739
  1244   30000B  E0                 	db	224
  1245                           
  1246                           ;Config register CONFIG7L @ 0x30000C
  1247                           ;	Table Read Protection bit
  1248                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1249                           ;	Table Read Protection bit
  1250                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1251                           ;	Table Read Protection bit
  1252                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1253                           ;	Table Read Protection bit
  1254                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1255   30000C                     	org	3145740
  1256   30000C  0F                 	db	15
  1257                           
  1258                           ;Config register CONFIG7H @ 0x30000D
  1259                           ;	Boot Block Table Read Protection bit
  1260                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1261   30000D                     	org	3145741
  1262   30000D  40                 	db	64
  1263                           tosu	equ	0xFFF
  1264                           tosh	equ	0xFFE
  1265                           tosl	equ	0xFFD
  1266                           stkptr	equ	0xFFC
  1267                           pclatu	equ	0xFFB
  1268                           pclath	equ	0xFFA
  1269                           pcl	equ	0xFF9
  1270                           tblptru	equ	0xFF8
  1271                           tblptrh	equ	0xFF7
  1272                           tblptrl	equ	0xFF6
  1273                           tablat	equ	0xFF5
  1274                           prodh	equ	0xFF4
  1275                           prodl	equ	0xFF3
  1276                           indf0	equ	0xFEF
  1277                           postinc0	equ	0xFEE
  1278                           postdec0	equ	0xFED
  1279                           preinc0	equ	0xFEC
  1280                           plusw0	equ	0xFEB
  1281                           fsr0h	equ	0xFEA
  1282                           fsr0l	equ	0xFE9
  1283                           wreg	equ	0xFE8
  1284                           indf1	equ	0xFE7
  1285                           postinc1	equ	0xFE6
  1286                           postdec1	equ	0xFE5
  1287                           preinc1	equ	0xFE4
  1288                           plusw1	equ	0xFE3
  1289                           fsr1h	equ	0xFE2
  1290                           fsr1l	equ	0xFE1
  1291                           bsr	equ	0xFE0
  1292                           indf2	equ	0xFDF
  1293                           postinc2	equ	0xFDE
  1294                           postdec2	equ	0xFDD
  1295                           preinc2	equ	0xFDC
  1296                           plusw2	equ	0xFDB
  1297                           fsr2h	equ	0xFDA
  1298                           fsr2l	equ	0xFD9
  1299                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         5
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     18      56
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    clear_bit_uint8@p_reg	PTR volatile unsigned char  size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), 
		 -> TRISD(BITBIGSFRh[1]), TRISE(BITBIGSFRh[1]), 

    gpio_pin_direction_initialize@p_pin_config	PTR const struct . size(1) Largest target is 5
		 -> led_init@led_pin(COMRAM[5]), 

    gpio_pin_initialize@p_pin_config	PTR struct . size(1) Largest target is 5
		 -> led_init@led_pin(COMRAM[5]), 

    gpio_pin_write_logic@p_pin_config	PTR struct . size(1) Largest target is 5
		 -> led_init@led_pin(COMRAM[5]), 

    LAT_REG_ADD_arr	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    led_init@p_led	PTR struct . size(1) Largest target is 3
		 -> led_1(COMRAM[3]), 

    PORT_REG_ADD_arr	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    set_bit_uint8@p_reg	PTR volatile unsigned char  size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), 
		 -> TRISD(BITBIGSFRh[1]), TRISE(BITBIGSFRh[1]), 

    TRIS_REG_ADD_arr	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_led_init
    _led_init->_gpio_pin_initialize
    _gpio_pin_initialize->_gpio_pin_write_logic
    _gpio_pin_write_logic->_clear_bit_uint8
    _gpio_pin_write_logic->_set_bit_uint8
    _gpio_pin_direction_initialize->_clear_bit_uint8
    _gpio_pin_direction_initialize->_set_bit_uint8

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    3326
                           _led_init
 ---------------------------------------------------------------------------------
 (1) _led_init                                             7     6      1    3326
                                             12 COMRAM     6     5      1
                _gpio_pin_initialize
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_initialize                                  3     2      1    3048
                                              9 COMRAM     3     2      1
      _gpio_pin_direction_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (3) _gpio_pin_write_logic                                 4     2      2    1486
                                              5 COMRAM     4     2      2
                    _clear_bit_uint8
                      _set_bit_uint8
 ---------------------------------------------------------------------------------
 (3) _gpio_pin_direction_initialize                        3     2      1    1354
                                              5 COMRAM     3     2      1
                    _clear_bit_uint8
                      _set_bit_uint8
 ---------------------------------------------------------------------------------
 (4) _set_bit_uint8                                        5     2      3     524
                                              0 COMRAM     5     2      3
 ---------------------------------------------------------------------------------
 (4) _clear_bit_uint8                                      5     2      3     524
                                              0 COMRAM     5     2      3
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _led_init
     _gpio_pin_initialize
       _gpio_pin_direction_initialize
         _clear_bit_uint8
         _set_bit_uint8
       _gpio_pin_write_logic
         _clear_bit_uint8
         _set_bit_uint8

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F     12      38       1       44.1%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      38      39        0.0%
DATA                 0      0      38       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Sun Dec 17 16:36:20 2023

                                       l81 13FA        gpio_pin_write_logic@d_logic_desired 0028  
                                      l140 1324                                        l124 11E4  
                                      l212 13A0                                        l174 12A4  
                                      l318 145A                                        l186 10F2  
                                      u300 1038                                        u301 1034  
                                      u310 1048                                        u311 1044  
                                      u240 1106                                        u320 1336  
                                      u241 1102                                        u321 1332  
                                      u250 12B8                                        u330 13B2  
                                      u251 12B4                                        u331 13AE  
                                      u260 11F6                                        u261 11F2  
                                      u341 13C0                                        u270 120C  
                                      u271 1208                                        u280 1012  
                                      u281 100E                                        u290 1028  
                                      u291 1024                                        wreg 0FE8  
                                     l1400 12BC                                       l1420 12CA  
                                     l1510 13B6                                       l1432 1210  
                                     l1440 1270                                       l1520 13F2  
                                     l1512 13C8                                       l1504 13A2  
                                     l1370 111A                                       l1362 10F4  
                                     l1434 1240                                       l1426 11E6  
                                     l1450 1028                                       l1514 13D2  
                                     l1380 116A                                       l1372 112A  
                                     l1428 11F6                                       l1460 108A  
                                     l1452 1038                                       l1516 13E0  
                                     l1524 1452                                       l1382 117A  
                                     l1374 113A                                       l1550 128E  
                                     l1462 1098                                       l1446 1002  
                                     l1518 13E4                                       l1552 119E  
                                     l1376 114A                                       l1368 110A  
                                     l1456 104C                                       l1448 1012  
                                     l1554 12DE                                       l1394 12A6  
                                     l1378 115A                                       l1458 105A  
                                     l1546 1388                                       l1482 133C  
                                     l1474 1326                                       l1388 118A  
                                     l1548 10DC                                       l1468 10C8  
                                     l1484 1348                                       l1476 1336  
                                     l1494 136A                                       l1496 139E  
                                     _LATA 0F89                                       _LATB 0F8A  
                                     _LATC 0F8B                                       _LATD 0F8C  
                                     _LATE 0F8D                                       _main 1452  
                                     fsr2h 0FDA                                       indf2 0FDF  
                                     fsr1l 0FE1                                       fsr2l 0FD9  
                                     prodl 0FF3                                       start 0000  
                             ___param_bank 0000                       _gpio_pin_write_logic 1002  
                                    ?_main 0022                                      _PORTA 0F80  
                                    _PORTB 0F81                                      _PORTC 0F82  
                                    _PORTD 0F83                                      _PORTE 0F84  
                                    _TRISA 0F92                                      _TRISB 0F93  
                                    _TRISC 0F94                                      _TRISD 0F95  
                                    _TRISE 0F96                                      _led_1 001F  
                                    tablat 0FF5                                      plusw1 0FE3  
                                    plusw2 0FDB                                      status 0FD8  
           ?_gpio_pin_direction_initialize 0027                            __initialization 13FC  
                             __end_of_main 1462                      ?_gpio_pin_write_logic 0027  
                                   ??_main 0034                              __activetblptr 0002  
                         __end_of_led_init 13FC                                     isa$std 0001  
                            led_init@F2928 0034                               __pdataCOMRAM 0001  
                             __mediumconst 0000                                     tblptrh 0FF7  
                                   tblptrl 0FF6                                     tblptru 0FF8  
                    __end_of_set_bit_uint8 11E6                              led_init@p_led 002E  
                               __accesstop 0080                    __end_of__initialization 1426  
                            ___rparam_used 0001                     ??_gpio_pin_write_logic 0029  
                           __pcstackCOMRAM 0022                           _PORT_REG_ADD_arr 000B  
         gpio_pin_write_logic@p_pin_config 0027                            _LAT_REG_ADD_arr 0001  
                                ?_led_init 002E                          ??_clear_bit_uint8 0025  
                                  __Hparam 0000                                    __Lparam 0000  
                      _gpio_pin_initialize 1326                               __psmallconst 1000  
                                  __pcinit 13FC                                    __ramtop 1000  
                                  __ptext0 1452                                    __ptext1 13A2  
                                  __ptext2 1326                                    __ptext3 1002  
                                  __ptext4 11E6                                    __ptext5 10F4  
                                  __ptext6 12A6            ??_gpio_pin_direction_initialize 0028  
               clear_bit_uint8@d_IDX_BIT_X 0024                       ?_gpio_pin_initialize 002B  
                               ??_led_init 002F                       end_of_initialization 1426  
                            __Lmediumconst 0000                       clear_bit_uint8@p_reg 0022  
                                  postdec1 0FE5                                    postdec2 0FDD  
                                  postinc0 0FEE                                    postinc2 0FDE  
                    ??_gpio_pin_initialize 002C                              __pidataCOMRAM 1430  
                      start_initialization 13FC      __end_of_gpio_pin_direction_initialize 12A6  
            _gpio_pin_direction_initialize 11E6            gpio_pin_initialize@p_pin_config 002B  
                          _clear_bit_uint8 12A6                                __pbssCOMRAM 0034  
                              __smallconst 1000                              _set_bit_uint8 10F4  
                  __end_of_clear_bit_uint8 1326                             ?_set_bit_uint8 0022  
                                copy_data0 1410                                   __Hrparam 0000  
                                 __Lrparam 0000                __end_of_gpio_pin_initialize 13A2  
                 set_bit_uint8@d_IDX_BIT_X 0024                                   _led_init 13A2  
                                 isa$xinst 0000                           ?_clear_bit_uint8 0022  
                       set_bit_uint8@p_reg 0022                            ??_set_bit_uint8 0025  
             __end_of_gpio_pin_write_logic 10F4  gpio_pin_direction_initialize@p_pin_config 0027  
                         _TRIS_REG_ADD_arr 0015                            led_init@led_pin 002F  
