$comment
	File created using the following command:
		vcd file HALF_ADDSUB.msim.vcd -direction
$end
$date
	Mon Apr 01 03:52:04 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module HALF_ADDSUB_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # Bo $end
$var wire 1 $ D $end
$var wire 1 % carry $end
$var wire 1 & sum $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . a~combout $end
$var wire 1 / b~combout $end
$var wire 1 0 comb~0_combout $end
$var wire 1 1 comb~1_combout $end
$var wire 1 2 Bo~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
$end
#10000
1"
1/
0'
12
10
1#
1$
1&
#20000
1!
0"
1.
0/
1'
02
0#
#30000
1"
1/
0'
11
00
1%
0$
0&
#40000
0!
0"
0.
0/
1'
01
0%
#200000
