timestamp 1587791493
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use nand$1 nand$1_1 -1 0 1495 0 1 3052
use not$3 not$3_3 -1 0 2247 0 1 3052
use via_dev$134 via_dev$134_1 1 0 1424 0 1 2756
use cap_mim$4 cap_mim$4_1 1 0 1176 0 1 1024
use via_dev$135 via_dev$135_4 1 0 1662 0 1 2384
use via_dev$135 via_dev$135_0 1 0 2595 0 1 1772
use nfet$54 nfet$54_1 1 0 2677 0 1 1712
use via_dev$136 via_dev$136_1 1 0 2475 0 1 1048
use via_dev$139 via_dev$139_2 1 0 2295 0 1 2756
use via_dev$139 via_dev$139_4 1 0 3047 0 1 2580
use nand$1 nand$1_0 -1 0 3961 0 1 3052
use via_dev$135 via_dev$135_5 1 0 2169 0 1 2580
use via_dev$134 via_dev$134_0 1 0 2921 0 1 2756
use not$3 not$3_2 -1 0 2999 0 1 3052
use not$3 not$3_1 -1 0 4713 0 1 3052
use via_dev$139 via_dev$139_5 1 0 3890 0 1 2756
use cap_mim$4 cap_mim$4_0 1 0 3631 0 1 1024
use via_dev$135 via_dev$135_2 1 0 4128 0 1 2384
use via_dev$139 via_dev$139_3 1 0 3666 0 1 2580
use not$3 not$3_0 -1 0 5465 0 1 3052
use via_dev$135 via_dev$135_3 1 0 4635 0 1 2580
use via_dev$136 via_dev$136_0 1 0 4941 0 1 1048
use via_dev$135 via_dev$135_1 1 0 5061 0 1 1772
use nfet$54 nfet$54_0 1 0 5143 0 1 1712
use via_dev$139 via_dev$139_1 1 0 5387 0 1 2756
use via_dev$139 via_dev$139_0 1 0 4761 0 1 2756
port "vres" 5 5209 1586 5209 1586 m1
port "vres" 5 2744 1584 2744 1584 m1
port "phi_2" 4 5563 2630 5563 2630 m1
port "vin" 3 1240 2680 1240 2680 m1
port "vdd" 2 4285 3259 4285 3259 m1
port "vss" 1 4298 2224 4298 2224 m1
port "phi_1" 7 3276 2621 3276 2621 m2
port "vneg" 6 1953 2792 1953 2792 m2
node "vres" 0 0 5209 1586 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vres" 0 0 2744 1584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "phi_2" 0 0 5563 2630 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vin" 0 0 1240 2680 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 0 0 4285 3259 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vss" 0 0 4298 2224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_4120_2024#" 0 85.0704 4120 2024 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42240 1072
node "m5_4635_2575#" 1 647.185 4635 2575 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 194670 4506
node "m5_1654_2024#" 0 121.798 1654 2024 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42240 1072
node "m5_2169_2576#" 1 610.65 2169 2576 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 194850 4510
node "m4_4710_904#" 0 234.1 4710 904 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130572 1454 0 0
node "m4_2286_904#" 0 219.775 2286 904 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116964 1370 0 0
node "phi_1" 1 254.61 3276 2621 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50240 1416 0 0 0 0 0 0
node "m2_3921_2756#" 2 565.246 3921 2756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120320 3168 0 0 0 0 0 0
node "vneg" 2 565.246 1953 2792 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120320 3168 0 0 0 0 0 0
substrate "a_2437_1600#" 0 0 2437 1600 psc 0 0 0 0 0 0 61952 5632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 487472 10480 0 0 0 0 0 0 0 0
cap "phi_1" "m5_4635_2575#" 3.12939
cap "m5_2169_2576#" "m4_2286_904#" 78.2825
cap "m5_1654_2024#" "vneg" 2.64605
cap "m4_4710_904#" "m5_4635_2575#" 81.3108
cap "m2_3921_2756#" "m5_4120_2024#" 2.64605
cap "m2_3921_2756#" "m5_4635_2575#" 11.5074
cap "vneg" "m5_2169_2576#" 11.5306
cap "m5_1654_2024#" "m5_2169_2576#" 59.9507
cap "m4_4710_904#" "m2_3921_2756#" 1.00072
cap "vneg" "m4_2286_904#" 0.89643
cap "m5_2169_2576#" "m5_4120_2024#" 35.1694
cap "vneg" "m2_3921_2756#" 3.69455
cap "m5_2169_2576#" "phi_1" 5.58226
cap "m5_4635_2575#" "m5_4120_2024#" 60.0219
cap "vin" "nand$1_1/Z" 4.15151
cap "nand$1_1/vss" "not$3_3/in" 16.5636
cap "vin" "not$3_3/in" 4.22019
cap "nand$1_1/vdd" "nand$1_1/Z" 5.70659
cap "nand$1_1/nfet$51_0/a_n84_0#" "nand$1_1/Z" 1.94904
cap "nand$1_1/vdd" "not$3_3/in" 9.62287
cap "nand$1_1/vss" "nand$1_1/vdd" -0.111376
cap "nand$1_1/nfet$51_0/a_n84_0#" "not$3_3/in" 2.52031
cap "nand$1_1/A" "nand$1_1/Z" 4.68564
cap "nand$1_1/A" "not$3_3/in" 5.11795
cap "nand$1_1/Z" "not$3_3/in" 4.63868
cap "nand$1_1/A" "nand$1_1/vss" 0.301888
cap "nand$1_1/vss" "nand$1_1/Z" 16.5457
cap "vres" "cap_mim$4_0/m4_n120_n120#" 0.367522
cap "not$3_3/in" "vss" 174.167
cap "vres" "not$3_3/in" 6.2913
cap "nand$1_0/Z" "not$3_3/in" 61.1532
cap "nand$1_1/Z" "vin" 0.132972
cap "not$3_3/in" "nand$1_0/A" 0.0879321
cap "not$3_3/in" "nand$1_0/B" 0.100078
cap "vdd" "nand$1_1/Z" 9.81613
cap "nand$1_1/A" "nand$1_1/Z" 3.01372
cap "vss" "vin" 0.129252
cap "vss" "nand$1_1/Z" 59.7961
cap "vres" "nand$1_1/Z" 2.56286
cap "nand$1_0/Z" "nand$1_1/Z" 0.749945
cap "vdd" "vss" -0.305491
cap "vdd" "vres" 0.631569
cap "cap_mim$4_0/m4_n120_n120#" "not$3_3/in" 49.1574
cap "nand$1_1/A" "vss" 3.04025
cap "vres" "nand$1_1/A" 0.0816365
cap "vres" "vss" 109.148
cap "vres" "nand$1_0/Z" 1.61603
cap "nand$1_1/A" "nand$1_0/B" 0.326892
cap "cap_mim$4_0/m4_n120_n120#" "nand$1_1/Z" 0.0484149
cap "not$3_3/in" "nand$1_1/Z" 373.354
cap "vdd" "not$3_3/in" 14.5317
cap "nand$1_1/A" "not$3_3/in" 9.81708
cap "nand$1_0/Z" "nand$1_0/B" 4.66881
cap "nand$1_0/Z" "vss" 62.8045
cap "nand$1_0/nfet$51_0/a_n84_0#" "not$3_1/in" 2.52031
cap "not$3_1/in" "vdd" 15.3231
cap "not$3_1/in" "vres" 1.45353
cap "not$3_1/in" "nand$1_0/B" 5.92997
cap "nand$1_0/Z" "nand$1_1/Z" 0.749945
cap "not$3_1/in" "vss" 44.6258
cap "not$3_3/in" "vss" 1.37936
cap "nand$1_1/A" "nand$1_0/B" 0.326892
cap "nand$1_0/Z" "not$3_1/in" 73.7628
cap "nand$1_1/A" "vss" 0.347179
cap "vss" "nand$1_0/A" 1.61324
cap "nand$1_0/Z" "not$3_3/in" 59.9764
cap "nand$1_0/Z" "nand$1_1/A" 0.0923319
cap "nand$1_0/Z" "nand$1_0/A" 6.24457
cap "not$3_3/in" "not$3_1/in" 43.963
cap "vss" "vdd" -0.194114
cap "nand$1_0/nfet$51_0/a_n84_0#" "nand$1_0/Z" 1.94904
cap "vss" "vres" 9.80202
cap "not$3_1/in" "nand$1_0/A" 6.86608
cap "vss" "nand$1_0/B" 3.58062
cap "nand$1_0/Z" "vdd" 10.5981
cap "nand$1_0/Z" "vres" 1.24854
cap "vres" "vdd" 0.631569
cap "not$3_1/in" "vdd" 8.99478
cap "not$3_1/in" "vres" 6.25761
cap "nand$1_0/A" "vres" 0.0816365
cap "nand$1_0/Z" "vss" 33.6537
cap "vss" "phi_2" -0.0286387
cap "not$3_1/in" "nand$1_0/A" 7.70384
cap "vss" "vdd" -0.388228
cap "nand$1_0/Z" "vdd" 5.11055
cap "vss" "vres" 118.95
cap "nand$1_0/Z" "vres" 2.54031
cap "vss" "nand$1_0/A" 1.59755
cap "not$3_1/in" "vss" 165.144
cap "nand$1_0/Z" "nand$1_0/A" 1.43094
cap "nand$1_0/Z" "not$3_1/in" 297.086
cap "nand$1_1/Z" "vin" 0.142016
cap "nand$1_1/nfet$51_0/a_n84_0#" "nand$1_1/Z" -0.0845909
cap "not$3_3/in" "vin" 0.0514837
cap "nand$1_1/vdd" "nand$1_1/vss" -0.0422881
cap "nand$1_1/A" "nand$1_1/Z" 53.0212
cap "nand$1_1/A" "not$3_3/in" 3.55368
cap "nand$1_1/vdd" "vin" -0.079135
cap "not$3_3/in" "nand$1_1/Z" 1.44782
cap "nand$1_1/A" "nand$1_1/vss" 0.809658
cap "nand$1_1/A" "nand$1_1/vdd" 18.9063
cap "nand$1_1/vss" "nand$1_1/Z" -0.20172
cap "nand$1_1/vdd" "nand$1_1/Z" -2.71679
cap "nand$1_1/A" "vin" 3.21341
cap "nand$1_1/A" "nand$1_1/nfet$51_0/a_n84_0#" 0.116563
cap "nand$1_1/Z" "nand$1_1/nfet$51_0/a_n84_0#" 4.22931
cap "vss" "vdd" -0.175035
cap "nand$1_1/A" "vss" 45.9858
cap "nand$1_0/nfet$51_0/a_n84_0#" "not$3_3/in" 1.34584
cap "nand$1_1/Z" "nand$1_0/B" 1.16933
cap "nand$1_1/Z" "vin" 1.17194
cap "vss" "not$3_3/in" 18.5009
cap "nand$1_1/A" "nand$1_0/B" 8.57407
cap "nand$1_1/nfet$51_0/a_n84_0#" "not$3_3/in" 0.368664
cap "vres" "nand$1_1/A" 1.11068
cap "nand$1_1/Z" "nand$1_1/A" 143.459
cap "nand$1_1/Z" "vdd" 58.052
cap "nand$1_1/A" "nand$1_0/A" -1.84727
cap "nand$1_0/B" "not$3_3/in" 8.92837
cap "not$3_3/in" "vin" 1.47707
cap "nand$1_0/Z" "not$3_3/in" 1.62778
cap "nand$1_1/Z" "not$3_3/in" 47.6832
cap "nand$1_1/A" "vdd" 176.259
cap "nand$1_0/A" "not$3_3/in" 0.922521
cap "nand$1_1/nfet$51_0/a_n84_0#" "vss" 1.00765
cap "nand$1_1/A" "not$3_3/in" 109.283
cap "not$3_3/in" "vdd" 25.4144
cap "vss" "vin" 0.258504
cap "nand$1_1/Z" "vss" 48.1034
cap "not$3_1/in" "nand$1_0/Z" 31.3099
cap "nand$1_0/A" "nand$1_0/nfet$51_0/a_n84_0#" 0.116563
cap "nand$1_0/nfet$51_0/a_n84_0#" "nand$1_0/Z" 4.14472
cap "nand$1_0/A" "nand$1_0/Z" 182.556
cap "nand$1_1/A" "vss" 1.00273
cap "vdd" "vss" -0.0845762
cap "vdd" "nand$1_1/A" 14.5396
cap "not$3_3/in" "nand$1_0/B" 2.32713
cap "phi_2" "nand$1_0/Z" 1.16933
cap "not$3_3/in" "nand$1_0/Z" 0.447949
cap "nand$1_0/B" "vss" 45.7867
cap "nand$1_0/B" "nand$1_1/A" 30.5406
cap "vdd" "nand$1_0/B" 81.2214
cap "nand$1_0/A" "nand$1_1/A" 2.15421
cap "nand$1_0/nfet$51_0/a_n84_0#" "vss" 1.00765
cap "nand$1_0/A" "vss" 2.83094
cap "nand$1_0/Z" "vss" 51.1259
cap "vdd" "nand$1_0/A" 44.4968
cap "nand$1_0/Z" "nand$1_1/A" 1.46943
cap "vdd" "nand$1_0/Z" 58.3502
cap "not$3_1/in" "nand$1_0/B" 6.94675
cap "nand$1_0/nfet$51_0/a_n84_0#" "nand$1_0/B" 1.21615
cap "nand$1_0/A" "nand$1_0/B" 7.56082
cap "nand$1_0/Z" "nand$1_0/B" 19.6802
cap "not$3_1/in" "nand$1_0/A" 4.66906
cap "phi_2" "vdd" 1.1998
cap "not$3_1/in" "vss" 15.6031
cap "not$3_1/in" "nand$1_0/nfet$51_0/a_n84_0#" 0.368881
cap "nand$1_0/A" "nand$1_0/Z" 13.8397
cap "vdd" "vss" -0.217323
cap "not$3_1/in" "vdd" 25.3753
cap "not$3_1/in" "nand$1_0/B" 5.51006
cap "nand$1_0/A" "phi_2" 27.0748
cap "nand$1_0/A" "vss" 44.3201
cap "not$3_1/in" "nand$1_0/Z" 16.6569
cap "not$3_1/in" "nand$1_0/A" 107.894
cap "nand$1_0/A" "vres" 1.11068
cap "not$3_1/in" "phi_2" 3.94626
cap "nand$1_0/A" "vdd" 154.595
merge "not$3_2/w_n265_180#" "not$3_0/vdd" -474.15 0 -5560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "not$3_0/vdd" "not$3_1/vdd"
merge "not$3_1/vdd" "not$3_1/w_n265_180#"
merge "not$3_1/w_n265_180#" "nand$1_1/w_n265_n296#"
merge "nand$1_1/w_n265_n296#" "vdd"
merge "vdd" "not$3_2/vdd"
merge "not$3_2/vdd" "nand$1_0/vdd"
merge "nand$1_0/vdd" "not$3_3/vdd"
merge "not$3_3/vdd" "not$3_3/w_n265_180#"
merge "not$3_3/w_n265_180#" "nand$1_1/vdd"
merge "via_dev$139_0/VSUBS" "via_dev$139_1/VSUBS" -1048.38 0 0 0 0 0 0 -61952 -5632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9136 -3816 0 0 0 0 0 0 0 0
merge "via_dev$139_1/VSUBS" "nfet$54_0/a_98_0#"
merge "nfet$54_0/a_98_0#" "nfet$54_0/a_n256_n272#"
merge "nfet$54_0/a_n256_n272#" "via_dev$135_1/VSUBS"
merge "via_dev$135_1/VSUBS" "via_dev$136_0/VSUBS"
merge "via_dev$136_0/VSUBS" "via_dev$135_3/VSUBS"
merge "via_dev$135_3/VSUBS" "not$3_0/VSUBS"
merge "not$3_0/VSUBS" "not$3_0/vss"
merge "not$3_0/vss" "via_dev$139_3/VSUBS"
merge "via_dev$139_3/VSUBS" "via_dev$135_2/VSUBS"
merge "via_dev$135_2/VSUBS" "cap_mim$4_0/VSUBS"
merge "cap_mim$4_0/VSUBS" "via_dev$139_5/VSUBS"
merge "via_dev$139_5/VSUBS" "not$3_1/VSUBS"
merge "not$3_1/VSUBS" "not$3_1/vss"
merge "not$3_1/vss" "vss"
merge "vss" "not$3_2/VSUBS"
merge "not$3_2/VSUBS" "nand$1_0/vss"
merge "nand$1_0/vss" "not$3_2/vss"
merge "not$3_2/vss" "via_dev$134_0/VSUBS"
merge "via_dev$134_0/VSUBS" "via_dev$135_5/VSUBS"
merge "via_dev$135_5/VSUBS" "nand$1_0/VSUBS"
merge "nand$1_0/VSUBS" "via_dev$139_4/VSUBS"
merge "via_dev$139_4/VSUBS" "via_dev$139_2/VSUBS"
merge "via_dev$139_2/VSUBS" "via_dev$136_1/VSUBS"
merge "via_dev$136_1/VSUBS" "nfet$54_1/a_98_0#"
merge "nfet$54_1/a_98_0#" "nfet$54_1/a_n256_n272#"
merge "nfet$54_1/a_n256_n272#" "via_dev$135_0/VSUBS"
merge "via_dev$135_0/VSUBS" "not$3_3/vss"
merge "not$3_3/vss" "nand$1_1/vss"
merge "nand$1_1/vss" "via_dev$135_4/VSUBS"
merge "via_dev$135_4/VSUBS" "cap_mim$4_1/VSUBS"
merge "cap_mim$4_1/VSUBS" "via_dev$134_1/VSUBS"
merge "via_dev$134_1/VSUBS" "not$3_3/VSUBS"
merge "not$3_3/VSUBS" "nand$1_1/VSUBS"
merge "nand$1_1/VSUBS" "a_2437_1600#"
merge "nfet$54_0/a_n84_0#" "via_dev$135_1/m1_0_0#" -1010.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11704 -612 0 0 0 0 -19684 -1050 -19200 -960
merge "via_dev$135_1/m1_0_0#" "via_dev$136_0/m4_0_0#"
merge "via_dev$136_0/m4_0_0#" "cap_mim$4_0/m4_n120_n120#"
merge "cap_mim$4_0/m4_n120_n120#" "m4_4710_904#"
merge "m4_4710_904#" "via_dev$135_3/m1_0_0#"
merge "via_dev$135_3/m1_0_0#" "m5_4635_2575#"
merge "m5_4635_2575#" "not$3_1/in"
merge "via_dev$135_5/m1_0_0#" "not$3_3/in" -1107.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11704 -612 0 0 0 0 -9640 -988 -19200 -960
merge "not$3_3/in" "via_dev$136_1/m4_0_0#"
merge "via_dev$136_1/m4_0_0#" "cap_mim$4_1/m4_n120_n120#"
merge "cap_mim$4_1/m4_n120_n120#" "m4_2286_904#"
merge "m4_2286_904#" "nfet$54_1/a_n84_0#"
merge "nfet$54_1/a_n84_0#" "via_dev$135_0/m1_0_0#"
merge "via_dev$135_0/m1_0_0#" "m5_2169_2576#"
merge "via_dev$139_0/m1_0_0#" "not$3_1/out" -761.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18412 -940 -13360 -814 0 0 0 0 0 0
merge "not$3_1/out" "via_dev$139_1/m1_0_0#"
merge "via_dev$139_1/m1_0_0#" "not$3_0/in"
merge "not$3_0/in" "via_dev$139_5/m1_0_0#"
merge "via_dev$139_5/m1_0_0#" "m2_3921_2756#"
merge "m2_3921_2756#" "nand$1_0/A"
merge "via_dev$135_2/m1_0_0#" "nand$1_0/Z" -693.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6400 -320 -6400 -320 0 0 0 0 -6400 -512
merge "nand$1_0/Z" "cap_mim$4_0/m4_0_0#"
merge "cap_mim$4_0/m4_0_0#" "m5_4120_2024#"
merge "not$3_2/in" "via_dev$134_0/m1_0_0#" -779.154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18412 -940 -13360 -814 0 0 0 0 0 0
merge "via_dev$134_0/m1_0_0#" "via_dev$139_2/m1_0_0#"
merge "via_dev$139_2/m1_0_0#" "not$3_3/out"
merge "not$3_3/out" "via_dev$134_1/m1_0_0#"
merge "via_dev$134_1/m1_0_0#" "vneg"
merge "vneg" "nand$1_1/A"
merge "via_dev$135_4/m1_0_0#" "nand$1_1/Z" -563.485 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6400 -320 -6400 -320 0 0 0 0 -6400 -512
merge "nand$1_1/Z" "cap_mim$4_1/m4_0_0#"
merge "cap_mim$4_1/m4_0_0#" "m5_1654_2024#"
merge "nand$1_1/B" "vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nfet$54_0/a_32_n132#" "nfet$54_1/a_32_n132#" -69.2306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nfet$54_1/a_32_n132#" "vres"
merge "not$3_0/out" "phi_2" -15.5119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "via_dev$139_3/m1_0_0#" "nand$1_0/B" -428.664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12640 -636 -7120 -498 0 0 0 0 0 0
merge "nand$1_0/B" "not$3_2/out"
merge "not$3_2/out" "via_dev$139_4/m1_0_0#"
merge "via_dev$139_4/m1_0_0#" "phi_1"
