###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        18544   # Number of WRITE/WRITEP commands
num_reads_done                 =       284515   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       233153   # Number of read row buffer hits
num_read_cmds                  =       284513   # Number of READ/READP commands
num_writes_done                =        18544   # Number of read requests issued
num_write_row_hits             =        15495   # Number of write row buffer hits
num_act_cmds                   =        54527   # Number of ACT commands
num_pre_cmds                   =        54514   # Number of PRE commands
num_ondemand_pres              =        36291   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8850325   # Cyles of rank active rank.0
rank_active_cycles.1           =      8415014   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1149675   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1584986   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       274958   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2000   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          515   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          653   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1367   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2498   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5734   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          902   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           57   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           57   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14318   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           31   # Write cmd latency (cycles)
write_latency[40-59]           =           88   # Write cmd latency (cycles)
write_latency[60-79]           =          154   # Write cmd latency (cycles)
write_latency[80-99]           =          307   # Write cmd latency (cycles)
write_latency[100-119]         =          372   # Write cmd latency (cycles)
write_latency[120-139]         =          502   # Write cmd latency (cycles)
write_latency[140-159]         =          799   # Write cmd latency (cycles)
write_latency[160-179]         =          832   # Write cmd latency (cycles)
write_latency[180-199]         =          783   # Write cmd latency (cycles)
write_latency[200-]            =        14675   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       150209   # Read request latency (cycles)
read_latency[40-59]            =        43653   # Read request latency (cycles)
read_latency[60-79]            =        33782   # Read request latency (cycles)
read_latency[80-99]            =         9367   # Read request latency (cycles)
read_latency[100-119]          =         8250   # Read request latency (cycles)
read_latency[120-139]          =         6173   # Read request latency (cycles)
read_latency[140-159]          =         3400   # Read request latency (cycles)
read_latency[160-179]          =         2638   # Read request latency (cycles)
read_latency[180-199]          =         2183   # Read request latency (cycles)
read_latency[200-]             =        24858   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.25716e+07   # Write energy
read_energy                    =  1.14716e+09   # Read energy
act_energy                     =  1.49186e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.51844e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.60793e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.5226e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.25097e+09   # Active standby energy rank.1
average_read_latency           =      83.0561   # Average read request latency (cycles)
average_interarrival           =      32.9882   # Average request interarrival latency (cycles)
total_energy                   =  1.41798e+10   # Total energy (pJ)
average_power                  =      1417.98   # Average power (mW)
average_bandwidth              =       2.5861   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        26872   # Number of WRITE/WRITEP commands
num_reads_done                 =       324414   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       268887   # Number of read row buffer hits
num_read_cmds                  =       324412   # Number of READ/READP commands
num_writes_done                =        26872   # Number of read requests issued
num_write_row_hits             =        16757   # Number of write row buffer hits
num_act_cmds                   =        65785   # Number of ACT commands
num_pre_cmds                   =        65773   # Number of PRE commands
num_ondemand_pres              =        45196   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8647865   # Cyles of rank active rank.0
rank_active_cycles.1           =      8526527   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1352135   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1473473   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       323655   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1531   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          477   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          688   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1406   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2548   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5776   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          790   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           42   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           61   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14312   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           25   # Write cmd latency (cycles)
write_latency[40-59]           =           31   # Write cmd latency (cycles)
write_latency[60-79]           =          136   # Write cmd latency (cycles)
write_latency[80-99]           =          338   # Write cmd latency (cycles)
write_latency[100-119]         =          500   # Write cmd latency (cycles)
write_latency[120-139]         =          857   # Write cmd latency (cycles)
write_latency[140-159]         =         1065   # Write cmd latency (cycles)
write_latency[160-179]         =         1162   # Write cmd latency (cycles)
write_latency[180-199]         =         1328   # Write cmd latency (cycles)
write_latency[200-]            =        21430   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       156496   # Read request latency (cycles)
read_latency[40-59]            =        54117   # Read request latency (cycles)
read_latency[60-79]            =        40848   # Read request latency (cycles)
read_latency[80-99]            =        12826   # Read request latency (cycles)
read_latency[100-119]          =         9692   # Read request latency (cycles)
read_latency[120-139]          =         7218   # Read request latency (cycles)
read_latency[140-159]          =         4277   # Read request latency (cycles)
read_latency[160-179]          =         3141   # Read request latency (cycles)
read_latency[180-199]          =         2559   # Read request latency (cycles)
read_latency[200-]             =        33238   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.34145e+08   # Write energy
read_energy                    =  1.30803e+09   # Read energy
act_energy                     =  1.79988e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.49025e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.07267e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.39627e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.32055e+09   # Active standby energy rank.1
average_read_latency           =      94.8139   # Average read request latency (cycles)
average_interarrival           =      28.4593   # Average request interarrival latency (cycles)
total_energy                   =  1.43999e+10   # Total energy (pJ)
average_power                  =      1439.99   # Average power (mW)
average_bandwidth              =      2.99764   # Average bandwidth
