#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Dec  3 22:11:50 2019
# Process ID: 27071
# Current directory: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/frame_bram_synth_1
# Command line: vivado -log frame_bram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source frame_bram.tcl
# Log file: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/frame_bram_synth_1/frame_bram.vds
# Journal file: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/frame_bram_synth_1/vivado.jou
#-----------------------------------------------------------
source frame_bram.tcl -notrace
