// Seed: 3962839933
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2;
  assign id_2 = 1'b0;
  always @({1,
    id_2
  })
  begin
    id_2 <= !1'b0;
    id_1 = 1;
    if (1) id_1 <= 1;
    else id_2 = id_2;
    id_1 <= 1'h0;
    id_2 <= 1;
    id_1 <= id_2 - 1;
  end
endmodule
