
EDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c4c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08007e30  08007e30  00017e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f1c  08007f1c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08007f1c  08007f1c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f1c  08007f1c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007f1c  08007f1c  00017f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f24  08007f24  00017f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007f28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000074  08007f9c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000354  08007f9c  00020354  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a6cf  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003004  00000000  00000000  0003a76c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  0003d770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d0  00000000  00000000  0003ea28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ee5b  00000000  00000000  0003fbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001352e  00000000  00000000  0005ea53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000af0ef  00000000  00000000  00071f81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00121070  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000535c  00000000  00000000  001210c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000074 	.word	0x20000074
 8000200:	00000000 	.word	0x00000000
 8000204:	08007e18 	.word	0x08007e18

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000078 	.word	0x20000078
 8000220:	08007e18 	.word	0x08007e18

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	; 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000492:	2afd      	cmp	r2, #253	; 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	; 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	; 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	; 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__aeabi_f2uiz>:
 80006e0:	0042      	lsls	r2, r0, #1
 80006e2:	d20e      	bcs.n	8000702 <__aeabi_f2uiz+0x22>
 80006e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006e8:	d30b      	bcc.n	8000702 <__aeabi_f2uiz+0x22>
 80006ea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80006ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80006f2:	d409      	bmi.n	8000708 <__aeabi_f2uiz+0x28>
 80006f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80006f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006fc:	fa23 f002 	lsr.w	r0, r3, r2
 8000700:	4770      	bx	lr
 8000702:	f04f 0000 	mov.w	r0, #0
 8000706:	4770      	bx	lr
 8000708:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800070c:	d101      	bne.n	8000712 <__aeabi_f2uiz+0x32>
 800070e:	0242      	lsls	r2, r0, #9
 8000710:	d102      	bne.n	8000718 <__aeabi_f2uiz+0x38>
 8000712:	f04f 30ff 	mov.w	r0, #4294967295
 8000716:	4770      	bx	lr
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop

08000720 <_ZN9Publisher9subscribeEP10Subscriber>:

struct Publisher
{
    Static_vector<Subscriber*, 12> subscriber;

    void subscribe  (Subscriber* p) { subscriber.push_back(p); }
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	6039      	str	r1, [r7, #0]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6839      	ldr	r1, [r7, #0]
 800072e:	4618      	mov	r0, r3
 8000730:	f001 fba5 	bl	8001e7e <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_>
 8000734:	bf00      	nop
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <_ZN9Publisher11unsubscribeEP10Subscriber>:
    void unsubscribe(Subscriber* p) { subscriber.remove(p);  }
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	6839      	ldr	r1, [r7, #0]
 800074a:	4618      	mov	r0, r3
 800074c:	f001 fbae 	bl	8001eac <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_>
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <_ZN9Publisher6notifyEv>:
    void notify() {
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 8000760:	2300      	movs	r3, #0
 8000762:	73fb      	strb	r3, [r7, #15]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	4618      	mov	r0, r3
 8000768:	f001 fbda 	bl	8001f20 <_ZNK13Static_vectorIP10SubscriberLj12EE4cendEv>
 800076c:	4603      	mov	r3, r0
 800076e:	461a      	mov	r2, r3
 8000770:	7bfb      	ldrb	r3, [r7, #15]
 8000772:	4293      	cmp	r3, r2
 8000774:	bf34      	ite	cc
 8000776:	2301      	movcc	r3, #1
 8000778:	2300      	movcs	r3, #0
 800077a:	b2db      	uxtb	r3, r3
 800077c:	2b00      	cmp	r3, #0
 800077e:	d01c      	beq.n	80007ba <_ZN9Publisher6notifyEv+0x62>
    	  if(subscriber[i] != 0)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	7bfa      	ldrb	r2, [r7, #15]
 8000784:	4611      	mov	r1, r2
 8000786:	4618      	mov	r0, r3
 8000788:	f001 fbd6 	bl	8001f38 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	bf14      	ite	ne
 8000792:	2301      	movne	r3, #1
 8000794:	2300      	moveq	r3, #0
 8000796:	b2db      	uxtb	r3, r3
 8000798:	2b00      	cmp	r3, #0
 800079a:	d00a      	beq.n	80007b2 <_ZN9Publisher6notifyEv+0x5a>
    		  subscriber[i]->notify();
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	7bfa      	ldrb	r2, [r7, #15]
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 fbc8 	bl	8001f38 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>
 80007a8:	4603      	mov	r3, r0
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	6812      	ldr	r2, [r2, #0]
 80007ae:	4618      	mov	r0, r3
 80007b0:	4790      	blx	r2
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	3301      	adds	r3, #1
 80007b6:	73fb      	strb	r3, [r7, #15]
 80007b8:	e7d4      	b.n	8000764 <_ZN9Publisher6notifyEv+0xc>
      }
    }
 80007ba:	bf00      	nop
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <_ZN9PublisherC1Ev>:
struct Publisher
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b082      	sub	sp, #8
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f001 fbc1 	bl	8001f54 <_ZN13Static_vectorIP10SubscriberLj12EEC1Ev>
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4618      	mov	r0, r3
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <_ZN11TickUpdater7SubtickC1Ev>:
    void subscribe_subtick (Subscriber& v);
    void interrupt();


private:
    struct Subtick : Publisher {} subtick {};
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f7ff ffeb 	bl	80007c2 <_ZN9PublisherC1Ev>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
	...

080007f8 <_ZN11TickUpdaterC1Ev>:
    TickUpdater() { systemtick.initInterrupt<1000>(); }
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff ffdd 	bl	80007c2 <_ZN9PublisherC1Ev>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3334      	adds	r3, #52	; 0x34
 800080c:	2234      	movs	r2, #52	; 0x34
 800080e:	2100      	movs	r1, #0
 8000810:	4618      	mov	r0, r3
 8000812:	f007 fab5 	bl	8007d80 <memset>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	3334      	adds	r3, #52	; 0x34
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff ffde 	bl	80007dc <_ZN11TickUpdater7SubtickC1Ev>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2200      	movs	r2, #0
 8000824:	669a      	str	r2, [r3, #104]	; 0x68
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2201      	movs	r2, #1
 800082a:	66da      	str	r2, [r3, #108]	; 0x6c
 800082c:	4803      	ldr	r0, [pc, #12]	; (800083c <_ZN11TickUpdaterC1Ev+0x44>)
 800082e:	f001 fb9b 	bl	8001f68 <_ZN10SystemTick13initInterruptILt1000EEEvv>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4618      	mov	r0, r3
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000090 	.word	0x20000090

08000840 <HAL_IncTick>:
} tickUpdater{};



void HAL_IncTick()
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
    tickUpdater.interrupt();
 8000844:	4802      	ldr	r0, [pc, #8]	; (8000850 <HAL_IncTick+0x10>)
 8000846:	f000 f88a 	bl	800095e <_ZN11TickUpdater9interruptEv>
}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000094 	.word	0x20000094

08000854 <_ZN14TickSubscriber9subscribeEv>:

class TickSubscriber : Subscriber
{
protected:
   bool subscribed;
   void subscribe()
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
   {
     if (not subscribed) {
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	f083 0301 	eor.w	r3, r3, #1
 8000864:	b2db      	uxtb	r3, r3
 8000866:	2b00      	cmp	r3, #0
 8000868:	d007      	beq.n	800087a <_ZN14TickSubscriber9subscribeEv+0x26>
       subscribed = true;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2201      	movs	r2, #1
 800086e:	711a      	strb	r2, [r3, #4]
       tickUpdater.subscribe (this);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4619      	mov	r1, r3
 8000874:	4803      	ldr	r0, [pc, #12]	; (8000884 <_ZN14TickSubscriber9subscribeEv+0x30>)
 8000876:	f7ff ff53 	bl	8000720 <_ZN9Publisher9subscribeEP10Subscriber>
     }
   }
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000094 	.word	0x20000094

08000888 <_ZN14TickSubscriber11unsubscribeEv>:
   void unsubscribe()
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
   {
     if (subscribed) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	791b      	ldrb	r3, [r3, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d007      	beq.n	80008a8 <_ZN14TickSubscriber11unsubscribeEv+0x20>
       subscribed = false;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2200      	movs	r2, #0
 800089c:	711a      	strb	r2, [r3, #4]
       tickUpdater.unsubscribe (this);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4619      	mov	r1, r3
 80008a2:	4803      	ldr	r0, [pc, #12]	; (80008b0 <_ZN14TickSubscriber11unsubscribeEv+0x28>)
 80008a4:	f7ff ff4a 	bl	800073c <_ZN9Publisher11unsubscribeEP10Subscriber>
     }
   }
 80008a8:	bf00      	nop
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000094 	.word	0x20000094

080008b4 <_ZN10SubscriberC1Ev>:
struct Subscriber  {
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	4a04      	ldr	r2, [pc, #16]	; (80008d0 <_ZN10SubscriberC1Ev+0x1c>)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bc80      	pop	{r7}
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	08007eec 	.word	0x08007eec

080008d4 <_ZN14TickSubscriberC1Ev>:
class TickSubscriber : Subscriber
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ffe8 	bl	80008b4 <_ZN10SubscriberC1Ev>
 80008e4:	4a03      	ldr	r2, [pc, #12]	; (80008f4 <_ZN14TickSubscriberC1Ev+0x20>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4618      	mov	r0, r3
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	08007ee0 	.word	0x08007ee0

080008f8 <_ZN5TimerC1Ev>:

class Timer : TickSubscriber
{
  volatile uint32_t time_passed;
public:
  Timer(){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ffe6 	bl	80008d4 <_ZN14TickSubscriberC1Ev>
 8000908:	4a06      	ldr	r2, [pc, #24]	; (8000924 <_ZN5TimerC1Ev+0x2c>)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	601a      	str	r2, [r3, #0]
    time_passed = 0;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
    subscribed = false;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2200      	movs	r2, #0
 8000918:	711a      	strb	r2, [r3, #4]
  };
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4618      	mov	r0, r3
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	08007ed4 	.word	0x08007ed4

08000928 <_ZN5Timer6notifyEv>:
  uint32_t timePassed(); /// возвращает сколько натикал
  uint32_t timeLeft();   /// возвращает сколько осталось
  template<class function>
  void     event (function); /// выполняет function, когда дотикал и перезапускает таймер

  void notify() {
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
    time_passed++;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	1c5a      	adds	r2, r3, #1
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	609a      	str	r2, [r3, #8]
  }
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr

08000944 <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>:
}

void TickUpdater::interrupt()
{
//    subtick.notify();
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
        notify();
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ff01 	bl	8000758 <_ZN9Publisher6notifyEv>
    });
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <_ZN11TickUpdater9interruptEv>:
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f103 0068 	add.w	r0, r3, #104	; 0x68
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	4619      	mov	r1, r3
 8000974:	f001 fb0e 	bl	8001f94 <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>
}
 8000978:	bf00      	nop
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <_ZN5Timer5startEm>:


void Timer::start(uint32_t ms){
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
   time_passed = 0;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
   time_set = ms;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	683a      	ldr	r2, [r7, #0]
 8000994:	60da      	str	r2, [r3, #12]
   subscribe();
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff ff5b 	bl	8000854 <_ZN14TickSubscriber9subscribeEv>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <_ZN5Timer5eventEv>:

bool Timer::event()
{
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  if (time_passed >= time_set) {
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	689a      	ldr	r2, [r3, #8]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	429a      	cmp	r2, r3
 80009b8:	bf2c      	ite	cs
 80009ba:	2301      	movcs	r3, #1
 80009bc:	2300      	movcc	r3, #0
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d004      	beq.n	80009ce <_ZN5Timer5eventEv+0x28>
      time_passed = 0;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
      return (true);
 80009ca:	2301      	movs	r3, #1
 80009cc:	e000      	b.n	80009d0 <_ZN5Timer5eventEv+0x2a>
  } else {
    return (false);
 80009ce:	2300      	movs	r3, #0
  }
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr

080009da <_ZN5Timer4stopEv>:
        time_passed = 0;
        functor();
    }
}

void Timer::stop() {
 80009da:	b580      	push	{r7, lr}
 80009dc:	b082      	sub	sp, #8
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
   time_passed = 0;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
   unsubscribe();
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff ff4c 	bl	8000888 <_ZN14TickSubscriber11unsubscribeEv>
}
 80009f0:	bf00      	nop
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <_ZN3PinC1EP12GPIO_TypeDeft>:
	GPIO_TypeDef* port;
	uint16_t n;

public:

	 Pin (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	4613      	mov	r3, r2
 8000a04:	80fb      	strh	r3, [r7, #6]
	    port = GPIOx;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	68ba      	ldr	r2, [r7, #8]
 8000a0a:	601a      	str	r2, [r3, #0]
	    n = GPIO_Pin;
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	88fa      	ldrh	r2, [r7, #6]
 8000a10:	809a      	strh	r2, [r3, #4]
	  }
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	4618      	mov	r0, r3
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr

08000a1e <_ZN3Pin3setEv>:

	  Pin(){}

	  void set()   {HAL_GPIO_WritePin(port, n, GPIO_PIN_SET);}
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b082      	sub	sp, #8
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6818      	ldr	r0, [r3, #0]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	889b      	ldrh	r3, [r3, #4]
 8000a2e:	2201      	movs	r2, #1
 8000a30:	4619      	mov	r1, r3
 8000a32:	f004 fb72 	bl	800511a <HAL_GPIO_WritePin>
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <_ZN3Pin5clearEv>:
	  void clear() {HAL_GPIO_WritePin (port, n, GPIO_PIN_RESET);}
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6818      	ldr	r0, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	889b      	ldrh	r3, [r3, #4]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	4619      	mov	r1, r3
 8000a52:	f004 fb62 	bl	800511a <HAL_GPIO_WritePin>
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <_ZN3Pin6is_setEv>:
	  bool is_set(){return HAL_GPIO_ReadPin(port, n);}
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	889b      	ldrh	r3, [r3, #4]
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4610      	mov	r0, r2
 8000a72:	f004 fb3b 	bl	80050ec <HAL_GPIO_ReadPin>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	bf14      	ite	ne
 8000a7c:	2301      	movne	r3, #1
 8000a7e:	2300      	moveq	r3, #0
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_ZN3PinaSEb>:

	  void toggle() {
		  HAL_GPIO_TogglePin(port, n);
	  }

	  bool operator=(bool v)
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
 8000a92:	460b      	mov	r3, r1
 8000a94:	70fb      	strb	r3, [r7, #3]
	  {
	      v ? set() : clear();
 8000a96:	78fb      	ldrb	r3, [r7, #3]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d003      	beq.n	8000aa4 <_ZN3PinaSEb+0x1a>
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff ffbe 	bl	8000a1e <_ZN3Pin3setEv>
 8000aa2:	e002      	b.n	8000aaa <_ZN3PinaSEb+0x20>
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f7ff ffca 	bl	8000a3e <_ZN3Pin5clearEv>
	      return v;
 8000aaa:	78fb      	ldrb	r3, [r7, #3]
	  }
 8000aac:	4618      	mov	r0, r3
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <_ZN3PincvbEv>:
	  {
	     if (v)
	        toggle();
	  }

	  operator bool() {return is_set();}
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f7ff ffce 	bl	8000a5e <_ZN3Pin6is_setEv>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <_ZN9Interrupt9subscribeEP12Interrupting>:
{
    Interrupting* pointer;

public:

    void subscribe(Interrupting* ps)
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
    {
      pointer = ps;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	683a      	ldr	r2, [r7, #0]
 8000ada:	601a      	str	r2, [r3, #0]
    }
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr

08000ae6 <_ZN9Interrupt9interruptEv>:

    void clear_subscribe() { pointer = 0; }

    void interrupt()
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
    {
      pointer->interrupt();
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4610      	mov	r0, r2
 8000afc:	4798      	blx	r3
    }
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <_ZN4ADC_13adc_interruptEv>:
	int16_t arr[4]{0};

	uint16_t max_current{16};
	uint8_t over_current{0};

	void adc_interrupt() {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
		HAL_ADC_Stop_DMA (&hadc1);
 8000b10:	4803      	ldr	r0, [pc, #12]	; (8000b20 <_ZN4ADC_13adc_interruptEv+0x18>)
 8000b12:	f002 fad3 	bl	80030bc <HAL_ADC_Stop_DMA>
	}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20000104 	.word	0x20000104

08000b24 <_ZN4ADC_22adc_injected_interruptEv>:

	void adc_injected_interrupt() {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStop_IT (&hadc2);
 8000b2c:	484f      	ldr	r0, [pc, #316]	; (8000c6c <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000b2e:	f002 fe6b 	bl	8003808 <HAL_ADCEx_InjectedStop_IT>

		if(not work) {
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000b38:	f083 0301 	eor.w	r3, r3, #1
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d043      	beq.n	8000bca <_ZN4ADC_22adc_injected_interruptEv+0xa6>
			arr_current_offset[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000b42:	2100      	movs	r1, #0
 8000b44:	4849      	ldr	r0, [pc, #292]	; (8000c6c <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000b46:	f002 fea9 	bl	800389c <HAL_ADCEx_InjectedGetValue>
 8000b4a:	4602      	mov	r2, r0
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b52:	b211      	sxth	r1, r2
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	3310      	adds	r3, #16
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	4413      	add	r3, r2
 8000b5c:	460a      	mov	r2, r1
 8000b5e:	809a      	strh	r2, [r3, #4]
			offset_I = 0;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	2b03      	cmp	r3, #3
 8000b70:	dc15      	bgt.n	8000b9e <_ZN4ADC_22adc_injected_interruptEv+0x7a>
				offset_I += arr_current_offset[i];
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	3310      	adds	r3, #16
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	440b      	add	r3, r1
 8000b84:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	4413      	add	r3, r2
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	b21a      	sxth	r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	60fb      	str	r3, [r7, #12]
 8000b9c:	e7e6      	b.n	8000b6c <_ZN4ADC_22adc_injected_interruptEv+0x48>
			}
			offset_I /= (4);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	da00      	bge.n	8000baa <_ZN4ADC_22adc_injected_interruptEv+0x86>
 8000ba8:	3303      	adds	r3, #3
 8000baa:	109b      	asrs	r3, r3, #2
 8000bac:	b21a      	sxth	r2, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			over_current = 0;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			new_current_value = 0;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ = 0;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000bc8:	e039      	b.n	8000c3e <_ZN4ADC_22adc_injected_interruptEv+0x11a>

		} else if (work) {
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d034      	beq.n	8000c3e <_ZN4ADC_22adc_injected_interruptEv+0x11a>

			arr_current[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4825      	ldr	r0, [pc, #148]	; (8000c6c <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000bd8:	f002 fe60 	bl	800389c <HAL_ADCEx_InjectedGetValue>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000be4:	b211      	sxth	r1, r2
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	330c      	adds	r3, #12
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	4413      	add	r3, r2
 8000bee:	460a      	mov	r2, r1
 8000bf0:	809a      	strh	r2, [r3, #4]

			new_current_value = abs(arr_current[j] - offset_I);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	330c      	adds	r3, #12
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	4413      	add	r3, r2
 8000c00:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c04:	461a      	mov	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	bfb8      	it	lt
 8000c12:	425b      	neglt	r3, r3
 8000c14:	b21a      	sxth	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ += (new_current_value - current_value_) * 10 / 40;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8000c24:	4619      	mov	r1, r3
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000c2a:	1acb      	subs	r3, r1, r3
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	da00      	bge.n	8000c32 <_ZN4ADC_22adc_injected_interruptEv+0x10e>
 8000c30:	3303      	adds	r3, #3
 8000c32:	109b      	asrs	r3, r3, #2
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	4413      	add	r3, r2
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	859a      	strh	r2, [r3, #44]	; 0x2c
		}

		if (j < 3) j++;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d808      	bhi.n	8000c5a <_ZN4ADC_22adc_injected_interruptEv+0x136>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000c4e:	3301      	adds	r3, #1
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		else j = 0;
	}
 8000c58:	e003      	b.n	8000c62 <_ZN4ADC_22adc_injected_interruptEv+0x13e>
		else j = 0;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
 8000c62:	bf00      	nop
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000134 	.word	0x20000134

08000c70 <_ZN12InterruptingC1Ev>:
struct Interrupting
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <_ZN12InterruptingC1Ev+0x1c>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4618      	mov	r0, r3
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bc80      	pop	{r7}
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	08007ec8 	.word	0x08007ec8

08000c90 <_ZN4ADC_13ADC_interruptC1ERS_>:

	using Parent = ADC_;

	struct ADC_interrupt : Interrupting {
		Parent &parent;
		ADC_interrupt(Parent &parent) :
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ffe7 	bl	8000c70 <_ZN12InterruptingC1Ev>
 8000ca2:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <_ZN4ADC_13ADC_interruptC1ERS_+0x38>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	683a      	ldr	r2, [r7, #0]
 8000cac:	605a      	str	r2, [r3, #4]
			parent.adc_callback.subscribe(this);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff ff08 	bl	8000acc <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	08007ebc 	.word	0x08007ebc

08000ccc <_ZN4ADC_13ADC_interrupt9interruptEv>:
		void interrupt() override {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
			parent.adc_interrupt();
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ff15 	bl	8000b08 <_ZN4ADC_13adc_interruptEv>
		}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <_ZN4ADC_17ADC_INJ_interruptC1ERS_>:
	} adc_ { *this };

	struct ADC_INJ_interrupt : Interrupting {
		Parent &parent;
		ADC_INJ_interrupt(Parent &parent) :
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ffbb 	bl	8000c70 <_ZN12InterruptingC1Ev>
 8000cfa:	4a09      	ldr	r2, [pc, #36]	; (8000d20 <_ZN4ADC_17ADC_INJ_interruptC1ERS_+0x38>)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	605a      	str	r2, [r3, #4]
			parent.adc_injected_callback.subscribe(this);
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	4611      	mov	r1, r2
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fedc 	bl	8000acc <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4618      	mov	r0, r3
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08007eb0 	.word	0x08007eb0

08000d24 <_ZN4ADC_17ADC_INJ_interrupt9interruptEv>:
		void interrupt() override {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
			parent.adc_injected_interrupt();
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff fef7 	bl	8000b24 <_ZN4ADC_22adc_injected_interruptEv>
		}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <_ZN4ADC_C1ER9InterruptS1_ht>:
	} adc_injected_ { *this };

public:

	ADC_(Interrupt& adc_callback, Interrupt& adc_injected_callback, uint8_t qty_channel, uint16_t time_refresh)
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	70fb      	strb	r3, [r7, #3]
    : adc_callback {adc_callback}
    , adc_injected_callback {adc_injected_callback}
    , qty_channel  {qty_channel}
    , time_refresh {time_refresh}
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fdbf 	bl	80008d4 <_ZN14TickSubscriberC1Ev>
 8000d56:	4a33      	ldr	r2, [pc, #204]	; (8000e24 <_ZN4ADC_C1ER9InterruptS1_ht+0xe4>)
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	60da      	str	r2, [r3, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	78fa      	ldrb	r2, [r7, #3]
 8000d6c:	741a      	strb	r2, [r3, #16]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	8b3a      	ldrh	r2, [r7, #24]
 8000d72:	825a      	strh	r2, [r3, #18]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	2200      	movs	r2, #0
 8000d78:	829a      	strh	r2, [r3, #20]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	3316      	adds	r3, #22
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	809a      	strh	r2, [r3, #4]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	331c      	adds	r3, #28
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	3324      	adds	r3, #36	; 0x24
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2200      	movs	r2, #0
 8000da2:	85da      	strh	r2, [r3, #46]	; 0x2e
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	2200      	movs	r2, #0
 8000da8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2200      	movs	r2, #0
 8000db0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	2200      	movs	r2, #0
 8000db8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	3336      	adds	r3, #54	; 0x36
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2210      	movs	r2, #16
 8000dda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2200      	movs	r2, #0
 8000de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	3344      	adds	r3, #68	; 0x44
 8000de8:	68f9      	ldr	r1, [r7, #12]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ff50 	bl	8000c90 <_ZN4ADC_13ADC_interruptC1ERS_>
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	334c      	adds	r3, #76	; 0x4c
 8000df4:	68f9      	ldr	r1, [r7, #12]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff76 	bl	8000ce8 <_ZN4ADC_17ADC_INJ_interruptC1ERS_>
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	{
		subscribed = false;
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	2200      	movs	r2, #0
 8000e08:	711a      	strb	r2, [r3, #4]
		if (time_refresh > 0)
 8000e0a:	8b3b      	ldrh	r3, [r7, #24]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <_ZN4ADC_C1ER9InterruptS1_ht+0xd8>
		  subscribe();
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fd1e 	bl	8000854 <_ZN14TickSubscriber9subscribeEv>
	}
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	08007ea4 	.word	0x08007ea4

08000e28 <_ZN4ADC_14measure_offsetEv>:

	int16_t offset_I{0};

	void measure_offset() {
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
		work = false;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr

08000e42 <_ZN4ADC_13measure_valueEv>:

	void measure_value() {
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
		work = true;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr

08000e5c <_ZN4ADC_ixEh>:

	uint16_t operator[](uint8_t i) {
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	460b      	mov	r3, r1
 8000e66:	70fb      	strb	r3, [r7, #3]
		return buffer[i];
 8000e68:	78fb      	ldrb	r3, [r7, #3]
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	3308      	adds	r3, #8
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	4413      	add	r3, r2
 8000e72:	88db      	ldrh	r3, [r3, #6]
	}
 8000e74:	4618      	mov	r0, r3
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr

08000e7e <_ZN4ADC_13current_valueEv>:

	uint16_t current_value() {
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
		if (work)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <_ZN4ADC_13current_valueEv+0x18>
		return current_value_;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000e94:	e000      	b.n	8000e98 <_ZN4ADC_13current_valueEv+0x1a>
		else return 0;
 8000e96:	2300      	movs	r3, #0
	}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
	...

08000ea4 <_ZN4ADC_6notifyEv>:
	bool is_error(){return error;}
	void reset_error(){error = false;}
	bool is_over_s(){return over_cur;}
	void reset_over_s(){over_cur = false;}

	void notify(){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
		if (time++ >= time_refresh) {
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	8a9b      	ldrh	r3, [r3, #20]
 8000eb0:	1c5a      	adds	r2, r3, #1
 8000eb2:	b291      	uxth	r1, r2
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	8291      	strh	r1, [r2, #20]
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	8a52      	ldrh	r2, [r2, #18]
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	bf2c      	ite	cs
 8000ec0:	2301      	movcs	r3, #1
 8000ec2:	2300      	movcc	r3, #0
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d00b      	beq.n	8000ee2 <_ZN4ADC_6notifyEv+0x3e>
		   time = 0;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	829a      	strh	r2, [r3, #20]
		   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, qty_channel);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f103 0116 	add.w	r1, r3, #22
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	7c1b      	ldrb	r3, [r3, #16]
 8000eda:	461a      	mov	r2, r3
 8000edc:	480d      	ldr	r0, [pc, #52]	; (8000f14 <_ZN4ADC_6notifyEv+0x70>)
 8000ede:	f002 f80f 	bl	8002f00 <HAL_ADC_Start_DMA>
		}
		if( not time % 10 and not work)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	8a9b      	ldrh	r3, [r3, #20]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	bf0c      	ite	eq
 8000eea:	2301      	moveq	r3, #1
 8000eec:	2300      	movne	r3, #0
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00a      	beq.n	8000f0a <_ZN4ADC_6notifyEv+0x66>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000efa:	f083 0301 	eor.w	r3, r3, #1
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d002      	beq.n	8000f0a <_ZN4ADC_6notifyEv+0x66>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000f04:	4804      	ldr	r0, [pc, #16]	; (8000f18 <_ZN4ADC_6notifyEv+0x74>)
 8000f06:	f002 fbf1 	bl	80036ec <HAL_ADCEx_InjectedStart_IT>
	}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000104 	.word	0x20000104
 8000f18:	20000134 	.word	0x20000134

08000f1c <HAL_ADC_ConvCpltCallback>:
};

Interrupt adc_callback;
Interrupt adc_injected_callback;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef * hadc){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x20>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d102      	bne.n	8000f34 <HAL_ADC_ConvCpltCallback+0x18>
	{
		adc_callback.interrupt();
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x24>)
 8000f30:	f7ff fdd9 	bl	8000ae6 <_ZN9Interrupt9interruptEv>
	}
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40012400 	.word	0x40012400
 8000f40:	20000330 	.word	0x20000330

08000f44 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a04      	ldr	r2, [pc, #16]	; (8000f64 <HAL_ADCEx_InjectedConvCpltCallback+0x20>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d102      	bne.n	8000f5c <HAL_ADCEx_InjectedConvCpltCallback+0x18>
	{
		adc_injected_callback.interrupt();
 8000f56:	4804      	ldr	r0, [pc, #16]	; (8000f68 <HAL_ADCEx_InjectedConvCpltCallback+0x24>)
 8000f58:	f7ff fdc5 	bl	8000ae6 <_ZN9Interrupt9interruptEv>
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40012800 	.word	0x40012800
 8000f68:	20000334 	.word	0x20000334

08000f6c <HAL_UART_TxCpltCallback>:

Interrupt interrupt_dma;
Interrupt interrupt_uart;


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <HAL_UART_TxCpltCallback+0x20>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d102      	bne.n	8000f84 <HAL_UART_TxCpltCallback+0x18>
		interrupt_dma.interrupt();
 8000f7e:	4804      	ldr	r0, [pc, #16]	; (8000f90 <HAL_UART_TxCpltCallback+0x24>)
 8000f80:	f7ff fdb1 	bl	8000ae6 <_ZN9Interrupt9interruptEv>
	}
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40004800 	.word	0x40004800
 8000f90:	20000338 	.word	0x20000338

08000f94 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a04      	ldr	r2, [pc, #16]	; (8000fb8 <HAL_UARTEx_RxEventCallback+0x24>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d102      	bne.n	8000fb0 <HAL_UARTEx_RxEventCallback+0x1c>
		interrupt_uart.interrupt();
 8000faa:	4804      	ldr	r0, [pc, #16]	; (8000fbc <HAL_UARTEx_RxEventCallback+0x28>)
 8000fac:	f7ff fd9b 	bl	8000ae6 <_ZN9Interrupt9interruptEv>
	}
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40004800 	.word	0x40004800
 8000fbc:	2000033c 	.word	0x2000033c

08000fc0 <_ZN9Convertor14TIM3_interruptC1ERS_>:

	using Parent = Convertor;

	struct TIM3_interrupt: Interrupting {
		Parent &parent;
		TIM3_interrupt(Parent &parent) :
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fe4f 	bl	8000c70 <_ZN12InterruptingC1Ev>
 8000fd2:	4a09      	ldr	r2, [pc, #36]	; (8000ff8 <_ZN9Convertor14TIM3_interruptC1ERS_+0x38>)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
			parent.period_callback.subscribe(this);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fd70 	bl	8000acc <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	08007e98 	.word	0x08007e98

08000ffc <_ZN9Convertor14TIM3_interrupt9interruptEv>:
		void interrupt() override {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
			parent.period_interrupt();
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	f000 f805 	bl	8001018 <_ZN9Convertor16period_interruptEv>
		}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <_ZN9Convertor16period_interruptEv>:
//		void interrupt() override {
//			parent.holla_1_callback();
//		}
//	} holla_1_interrupt_ { *this };

	void period_interrupt(){
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]

		if(km >= 990) km = 990;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001024:	f240 32dd 	movw	r2, #989	; 0x3dd
 8001028:	4293      	cmp	r3, r2
 800102a:	d903      	bls.n	8001034 <_ZN9Convertor16period_interruptEv+0x1c>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f240 32de 	movw	r2, #990	; 0x3de
 8001032:	861a      	strh	r2, [r3, #48]	; 0x30

		km += (new_km - km) * 10 / 40;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800103c:	4619      	mov	r1, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001042:	1acb      	subs	r3, r1, r3
 8001044:	2b00      	cmp	r3, #0
 8001046:	da00      	bge.n	800104a <_ZN9Convertor16period_interruptEv+0x32>
 8001048:	3303      	adds	r3, #3
 800104a:	109b      	asrs	r3, r3, #2
 800104c:	b29b      	uxth	r3, r3
 800104e:	4413      	add	r3, r2
 8001050:	b29a      	uxth	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	861a      	strh	r2, [r3, #48]	; 0x30

		TIM1->CCR1 = km * sin_table[m++] / 1000;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800105a:	4619      	mov	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001062:	1c5a      	adds	r2, r3, #1
 8001064:	b2d0      	uxtb	r0, r2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	3318      	adds	r3, #24
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	4413      	add	r3, r2
 8001074:	88db      	ldrh	r3, [r3, #6]
 8001076:	fb03 f301 	mul.w	r3, r3, r1
 800107a:	4a2f      	ldr	r2, [pc, #188]	; (8001138 <_ZN9Convertor16period_interruptEv+0x120>)
 800107c:	fb82 1203 	smull	r1, r2, r2, r3
 8001080:	1192      	asrs	r2, r2, #6
 8001082:	17db      	asrs	r3, r3, #31
 8001084:	1ad2      	subs	r2, r2, r3
 8001086:	4b2d      	ldr	r3, [pc, #180]	; (800113c <_ZN9Convertor16period_interruptEv+0x124>)
 8001088:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = km * sin_table[k++] / 1000;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800108e:	4619      	mov	r1, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001096:	1c5a      	adds	r2, r3, #1
 8001098:	b2d0      	uxtb	r0, r2
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	f882 002a 	strb.w	r0, [r2, #42]	; 0x2a
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	3318      	adds	r3, #24
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	88db      	ldrh	r3, [r3, #6]
 80010aa:	fb03 f301 	mul.w	r3, r3, r1
 80010ae:	4a22      	ldr	r2, [pc, #136]	; (8001138 <_ZN9Convertor16period_interruptEv+0x120>)
 80010b0:	fb82 1203 	smull	r1, r2, r2, r3
 80010b4:	1192      	asrs	r2, r2, #6
 80010b6:	17db      	asrs	r3, r3, #31
 80010b8:	1ad2      	subs	r2, r2, r3
 80010ba:	4b20      	ldr	r3, [pc, #128]	; (800113c <_ZN9Convertor16period_interruptEv+0x124>)
 80010bc:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = km * sin_table[n++] / 1000;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80010c2:	4619      	mov	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80010ca:	1c5a      	adds	r2, r3, #1
 80010cc:	b2d0      	uxtb	r0, r2
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	f882 002c 	strb.w	r0, [r2, #44]	; 0x2c
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	3318      	adds	r3, #24
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	88db      	ldrh	r3, [r3, #6]
 80010de:	fb03 f301 	mul.w	r3, r3, r1
 80010e2:	4a15      	ldr	r2, [pc, #84]	; (8001138 <_ZN9Convertor16period_interruptEv+0x120>)
 80010e4:	fb82 1203 	smull	r1, r2, r2, r3
 80010e8:	1192      	asrs	r2, r2, #6
 80010ea:	17db      	asrs	r3, r3, #31
 80010ec:	1ad2      	subs	r2, r2, r3
 80010ee:	4b13      	ldr	r3, [pc, #76]	; (800113c <_ZN9Convertor16period_interruptEv+0x124>)
 80010f0:	63da      	str	r2, [r3, #60]	; 0x3c

		if (k >= qty_point) {k = 0;}
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80010f8:	2b23      	cmp	r3, #35	; 0x23
 80010fa:	d903      	bls.n	8001104 <_ZN9Convertor16period_interruptEv+0xec>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		if (m >= qty_point) {m = 0;}
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800110a:	2b23      	cmp	r3, #35	; 0x23
 800110c:	d903      	bls.n	8001116 <_ZN9Convertor16period_interruptEv+0xfe>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		if (n >= qty_point) {n = 0;}
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800111c:	2b23      	cmp	r3, #35	; 0x23
 800111e:	d903      	bls.n	8001128 <_ZN9Convertor16period_interruptEv+0x110>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		HAL_ADCEx_InjectedStart_IT(&hadc2);
 8001128:	4805      	ldr	r0, [pc, #20]	; (8001140 <_ZN9Convertor16period_interruptEv+0x128>)
 800112a:	f002 fadf 	bl	80036ec <HAL_ADCEx_InjectedStart_IT>
	}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	10624dd3 	.word	0x10624dd3
 800113c:	40012c00 	.word	0x40012c00
 8001140:	20000134 	.word	0x20000134

08001144 <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9InterruptS8_S8_R3PinSA_SA_>:
//		}
//	}

public:

	Convertor(ADC_& adc, Service<In_data, Out_data>& service, Interrupt& period_callback, Interrupt& adc_comparator_callback
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
 8001150:	603b      	str	r3, [r7, #0]
//			, Pin& phase_a_low, Pin& phase_b_low, Pin& phase_c_low
			)
	: adc{adc}, service{service}, period_callback{period_callback}, adc_comparator_callback{adc_comparator_callback}
	, ext_holla_1_callback{ext_holla_1_callback}
	, led_red{led_red}
	, en_holla{en_holla}, error_holla{error_holla}
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	68ba      	ldr	r2, [r7, #8]
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	69fa      	ldr	r2, [r7, #28]
 800116e:	611a      	str	r2, [r3, #16]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6a3a      	ldr	r2, [r7, #32]
 8001174:	615a      	str	r2, [r3, #20]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117a:	619a      	str	r2, [r3, #24]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001180:	61da      	str	r2, [r3, #28]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2201      	movs	r2, #1
 8001186:	f883 2020 	strb.w	r2, [r3, #32]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	; 0x24
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	851a      	strh	r2, [r3, #40]	; 0x28
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	2200      	movs	r2, #0
 800119a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	220c      	movs	r2, #12
 80011a2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2218      	movs	r2, #24
 80011aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2200      	movs	r2, #0
 80011b2:	85da      	strh	r2, [r3, #46]	; 0x2e
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	2200      	movs	r2, #0
 80011b8:	861a      	strh	r2, [r3, #48]	; 0x30
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2200      	movs	r2, #0
 80011be:	865a      	strh	r2, [r3, #50]	; 0x32
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	2200      	movs	r2, #0
 80011c4:	869a      	strh	r2, [r3, #52]	; 0x34
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	4a12      	ldr	r2, [pc, #72]	; (8001214 <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9InterruptS8_S8_R3PinSA_SA_+0xd0>)
 80011ca:	3336      	adds	r3, #54	; 0x36
 80011cc:	4611      	mov	r1, r2
 80011ce:	2248      	movs	r2, #72	; 0x48
 80011d0:	4618      	mov	r0, r3
 80011d2:	f006 fdc7 	bl	8007d64 <memcpy>
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	2200      	movs	r2, #0
 80011e2:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	3380      	adds	r3, #128	; 0x80
 80011ea:	68f9      	ldr	r1, [r7, #12]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fee7 	bl	8000fc0 <_ZN9Convertor14TIM3_interruptC1ERS_>
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	3388      	adds	r3, #136	; 0x88
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fb7e 	bl	80008f8 <_ZN5TimerC1Ev>
//	, phase_a_low{phase_a_low}, phase_b_low{phase_b_low}, phase_c_low{phase_c_low}
	{
//		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
		en_holla = true;
 80011fc:	2101      	movs	r1, #1
 80011fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001200:	f7ff fc43 	bl	8000a8a <_ZN3PinaSEb>
		stop();
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f000 f88d 	bl	8001324 <_ZN9Convertor4stopEv>
	}
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	4618      	mov	r0, r3
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	08007e30 	.word	0x08007e30

08001218 <_ZN9Convertor7forwardEv>:

	Timer timer;

	void forward() {
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
		new_km = float(service.outData.voltage_logic) / 4095 * 1000;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f8b2 	bl	8000390 <__aeabi_ui2f>
 800122c:	4603      	mov	r3, r0
 800122e:	4919      	ldr	r1, [pc, #100]	; (8001294 <_ZN9Convertor7forwardEv+0x7c>)
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f9b9 	bl	80005a8 <__aeabi_fdiv>
 8001236:	4603      	mov	r3, r0
 8001238:	4917      	ldr	r1, [pc, #92]	; (8001298 <_ZN9Convertor7forwardEv+0x80>)
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f900 	bl	8000440 <__aeabi_fmul>
 8001240:	4603      	mov	r3, r0
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fa4c 	bl	80006e0 <__aeabi_f2uiz>
 8001248:	4603      	mov	r3, r0
 800124a:	b29a      	uxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	865a      	strh	r2, [r3, #50]	; 0x32

		new_ARR = service.outData.voltage_drive * 10;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001256:	461a      	mov	r2, r3
 8001258:	0092      	lsls	r2, r2, #2
 800125a:	4413      	add	r3, r2
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	b29a      	uxth	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	869a      	strh	r2, [r3, #52]	; 0x34

		TIM3->ARR += (new_ARR - TIM3->ARR) * 10 / 40;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001268:	461a      	mov	r2, r3
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <_ZN9Convertor7forwardEv+0x84>)
 800126c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126e:	1ad2      	subs	r2, r2, r3
 8001270:	4613      	mov	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4413      	add	r3, r2
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	461a      	mov	r2, r3
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <_ZN9Convertor7forwardEv+0x88>)
 800127c:	fba3 2302 	umull	r2, r3, r3, r2
 8001280:	095a      	lsrs	r2, r3, #5
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <_ZN9Convertor7forwardEv+0x84>)
 8001284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001286:	4905      	ldr	r1, [pc, #20]	; (800129c <_ZN9Convertor7forwardEv+0x84>)
 8001288:	4413      	add	r3, r2
 800128a:	62cb      	str	r3, [r1, #44]	; 0x2c
	}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	457ff000 	.word	0x457ff000
 8001298:	447a0000 	.word	0x447a0000
 800129c:	40000400 	.word	0x40000400
 80012a0:	cccccccd 	.word	0xcccccccd

080012a4 <_ZN9Convertor4puskEv>:
	bool check_holla(){
		return bool(error_holla);
	}


	void pusk() {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

		TIM1->CCR1 = 0;
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <_ZN9Convertor4puskEv+0x70>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80012b2:	4b18      	ldr	r3, [pc, #96]	; (8001314 <_ZN9Convertor4puskEv+0x70>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <_ZN9Convertor4puskEv+0x70>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	63da      	str	r2, [r3, #60]	; 0x3c

		TIM3->ARR = 99;
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <_ZN9Convertor4puskEv+0x74>)
 80012c0:	2263      	movs	r2, #99	; 0x63
 80012c2:	62da      	str	r2, [r3, #44]	; 0x2c

		km = 5;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2205      	movs	r2, #5
 80012c8:	861a      	strh	r2, [r3, #48]	; 0x30

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012ca:	2100      	movs	r1, #0
 80012cc:	4813      	ldr	r0, [pc, #76]	; (800131c <_ZN9Convertor4puskEv+0x78>)
 80012ce:	f004 fd2f 	bl	8005d30 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80012d2:	2100      	movs	r1, #0
 80012d4:	4811      	ldr	r0, [pc, #68]	; (800131c <_ZN9Convertor4puskEv+0x78>)
 80012d6:	f005 fae9 	bl	80068ac <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80012da:	2104      	movs	r1, #4
 80012dc:	480f      	ldr	r0, [pc, #60]	; (800131c <_ZN9Convertor4puskEv+0x78>)
 80012de:	f004 fd27 	bl	8005d30 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80012e2:	2104      	movs	r1, #4
 80012e4:	480d      	ldr	r0, [pc, #52]	; (800131c <_ZN9Convertor4puskEv+0x78>)
 80012e6:	f005 fae1 	bl	80068ac <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012ea:	2108      	movs	r1, #8
 80012ec:	480b      	ldr	r0, [pc, #44]	; (800131c <_ZN9Convertor4puskEv+0x78>)
 80012ee:	f004 fd1f 	bl	8005d30 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80012f2:	2108      	movs	r1, #8
 80012f4:	4809      	ldr	r0, [pc, #36]	; (800131c <_ZN9Convertor4puskEv+0x78>)
 80012f6:	f005 fad9 	bl	80068ac <HAL_TIMEx_PWMN_Start>

		HAL_TIM_Base_Start_IT (&htim3);
 80012fa:	4809      	ldr	r0, [pc, #36]	; (8001320 <_ZN9Convertor4puskEv+0x7c>)
 80012fc:	f004 fbec 	bl	8005ad8 <HAL_TIM_Base_Start_IT>

		adc.measure_value();
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fd9c 	bl	8000e42 <_ZN4ADC_13measure_valueEv>

//		service.outData.error.current = false;

	}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40012c00 	.word	0x40012c00
 8001318:	40000400 	.word	0x40000400
 800131c:	200001d0 	.word	0x200001d0
 8001320:	20000218 	.word	0x20000218

08001324 <_ZN9Convertor4stopEv>:

	void stop() {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

		TIM1->CCR1 = 0;
 800132c:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <_ZN9Convertor4stopEv+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001332:	4b19      	ldr	r3, [pc, #100]	; (8001398 <_ZN9Convertor4stopEv+0x74>)
 8001334:	2200      	movs	r2, #0
 8001336:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001338:	4b17      	ldr	r3, [pc, #92]	; (8001398 <_ZN9Convertor4stopEv+0x74>)
 800133a:	2200      	movs	r2, #0
 800133c:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800133e:	2100      	movs	r1, #0
 8001340:	4816      	ldr	r0, [pc, #88]	; (800139c <_ZN9Convertor4stopEv+0x78>)
 8001342:	f004 fdaf 	bl	8005ea4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001346:	2100      	movs	r1, #0
 8001348:	4814      	ldr	r0, [pc, #80]	; (800139c <_ZN9Convertor4stopEv+0x78>)
 800134a:	f005 fb5b 	bl	8006a04 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800134e:	2104      	movs	r1, #4
 8001350:	4812      	ldr	r0, [pc, #72]	; (800139c <_ZN9Convertor4stopEv+0x78>)
 8001352:	f004 fda7 	bl	8005ea4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001356:	2104      	movs	r1, #4
 8001358:	4810      	ldr	r0, [pc, #64]	; (800139c <_ZN9Convertor4stopEv+0x78>)
 800135a:	f005 fb53 	bl	8006a04 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800135e:	2108      	movs	r1, #8
 8001360:	480e      	ldr	r0, [pc, #56]	; (800139c <_ZN9Convertor4stopEv+0x78>)
 8001362:	f004 fd9f 	bl	8005ea4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8001366:	2108      	movs	r1, #8
 8001368:	480c      	ldr	r0, [pc, #48]	; (800139c <_ZN9Convertor4stopEv+0x78>)
 800136a:	f005 fb4b 	bl	8006a04 <HAL_TIMEx_PWMN_Stop>

		HAL_TIM_Base_Stop_IT(&htim3);
 800136e:	480c      	ldr	r0, [pc, #48]	; (80013a0 <_ZN9Convertor4stopEv+0x7c>)
 8001370:	f004 fc12 	bl	8005b98 <HAL_TIM_Base_Stop_IT>

//		en_holla = false;

		timer.stop();
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3388      	adds	r3, #136	; 0x88
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff fb2e 	bl	80009da <_ZN5Timer4stopEv>

		adc.measure_offset();
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fd50 	bl	8000e28 <_ZN4ADC_14measure_offsetEv>

		enable = false;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

	}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40012c00 	.word	0x40012c00
 800139c:	200001d0 	.word	0x200001d0
 80013a0:	20000218 	.word	0x20000218

080013a4 <HAL_TIM_PeriodElapsedCallback>:

Interrupt period_callback;
Interrupt adc_comparator_callback;
Interrupt ext_holla_1_callback;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) //check if the interrupt comes from ACD2
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d102      	bne.n	80013bc <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		period_callback.interrupt();
 80013b6:	4804      	ldr	r0, [pc, #16]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80013b8:	f7ff fb95 	bl	8000ae6 <_ZN9Interrupt9interruptEv>
	}
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40000400 	.word	0x40000400
 80013c8:	20000340 	.word	0x20000340

080013cc <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a04      	ldr	r2, [pc, #16]	; (80013ec <HAL_ADC_LevelOutOfWindowCallback+0x20>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d102      	bne.n	80013e4 <HAL_ADC_LevelOutOfWindowCallback+0x18>
	{
		adc_comparator_callback.interrupt();
 80013de:	4804      	ldr	r0, [pc, #16]	; (80013f0 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
 80013e0:	f7ff fb81 	bl	8000ae6 <_ZN9Interrupt9interruptEv>
	}
}
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40012800 	.word	0x40012800
 80013f0:	20000344 	.word	0x20000344

080013f4 <_ZN6DriverC1ER7ServiceI7In_data8Out_dataER9ConvertorR3PinS8_S8_S8_S8_S8_S8_S8_S8_>:

	Timer delay;

public:

	Driver( Service<In_data, Out_data>& service, Convertor& convertor
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	603b      	str	r3, [r7, #0]
		  , Pin& led_red, Pin& led_green, Pin& open_in, Pin& close_in
		  , Pin& open_out, Pin& close_out, Pin& open_fb, Pin& close_fb, Pin& end)
		  : service{service}, convertor{convertor}
	      , led_red{led_red}, led_green{led_green}, open_in{open_in}, close_in{close_in}
	      , open_out{open_out}, close_out{close_out}, open_fb{open_fb}, close_fb{close_fb}, end{end}
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	683a      	ldr	r2, [r7, #0]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	69fa      	ldr	r2, [r7, #28]
 8001424:	615a      	str	r2, [r3, #20]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6a3a      	ldr	r2, [r7, #32]
 800142a:	619a      	str	r2, [r3, #24]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001430:	61da      	str	r2, [r3, #28]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001436:	621a      	str	r2, [r3, #32]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800143c:	625a      	str	r2, [r3, #36]	; 0x24
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001442:	629a      	str	r2, [r3, #40]	; 0x28
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001448:	62da      	str	r2, [r3, #44]	; 0x2c
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2200      	movs	r2, #0
 8001456:	865a      	strh	r2, [r3, #50]	; 0x32
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	3338      	adds	r3, #56	; 0x38
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff fa43 	bl	80008f8 <_ZN5TimerC1Ev>
	{
		convertor.pusk();
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7ff ff16 	bl	80012a4 <_ZN9Convertor4puskEv>
	}
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_ZN6DriverclEv>:

	void operator() () {
 8001482:	b5b0      	push	{r4, r5, r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]

		service();
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4618      	mov	r0, r3
 8001490:	f000 fda2 	bl	8001fd8 <_ZN7ServiceI7In_data8Out_dataEclEv>
		service.outData.error.open     = open_out  = bool (not end);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	69dd      	ldr	r5, [r3, #28]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fb09 	bl	8000ab4 <_ZN3PincvbEv>
 80014a2:	4603      	mov	r3, r0
 80014a4:	f083 0301 	eor.w	r3, r3, #1
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685c      	ldr	r4, [r3, #4]
 80014ae:	4611      	mov	r1, r2
 80014b0:	4628      	mov	r0, r5
 80014b2:	f7ff faea 	bl	8000a8a <_ZN3PinaSEb>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80014be:	f362 1304 	bfi	r3, r2, #4, #1
 80014c2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		service.outData.error.close    = close_out = bool (end);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1d      	ldr	r5, [r3, #32]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff faf0 	bl	8000ab4 <_ZN3PincvbEv>
 80014d4:	4603      	mov	r3, r0
 80014d6:	461a      	mov	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685c      	ldr	r4, [r3, #4]
 80014dc:	4611      	mov	r1, r2
 80014de:	4628      	mov	r0, r5
 80014e0:	f7ff fad3 	bl	8000a8a <_ZN3PinaSEb>
 80014e4:	4603      	mov	r3, r0
 80014e6:	461a      	mov	r2, r3
 80014e8:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80014ec:	f362 1345 	bfi	r3, r2, #5, #1
 80014f0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		service.outData.error.open_in  = open_in;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685c      	ldr	r4, [r3, #4]
 80014fc:	4610      	mov	r0, r2
 80014fe:	f7ff fad9 	bl	8000ab4 <_ZN3PincvbEv>
 8001502:	4603      	mov	r3, r0
 8001504:	461a      	mov	r2, r3
 8001506:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800150a:	f362 1386 	bfi	r3, r2, #6, #1
 800150e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		service.outData.error.close_in = close_in;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	699a      	ldr	r2, [r3, #24]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685c      	ldr	r4, [r3, #4]
 800151a:	4610      	mov	r0, r2
 800151c:	f7ff faca 	bl	8000ab4 <_ZN3PincvbEv>
 8001520:	4603      	mov	r3, r0
 8001522:	461a      	mov	r2, r3
 8001524:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001528:	f362 13c7 	bfi	r3, r2, #7, #1
 800152c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

		if(service.outData.error.current
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001538:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d11e      	bne.n	8001580 <_ZN6DriverclEv+0xfe>
		or service.outData.error.voltage_board_low
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800154a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b00      	cmp	r3, #0
 8001552:	d115      	bne.n	8001580 <_ZN6DriverclEv+0xfe>
		or service.outData.error.voltage_drive_low
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800155c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10c      	bne.n	8001580 <_ZN6DriverclEv+0xfe>
		or service.outData.error.voltage_logic_low
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800156e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d103      	bne.n	8001580 <_ZN6DriverclEv+0xfe>
		/*or not convertor.check_holla()*/) {
//			enable = false;
//			state = wait;
//			convertor.stop();
		} else {
			enable = true;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		}

		led_red = not enable;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800158a:	f083 0301 	eor.w	r3, r3, #1
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4619      	mov	r1, r3
 8001592:	4610      	mov	r0, r2
 8001594:	f7ff fa79 	bl	8000a8a <_ZN3PinaSEb>
		led_green = not led_red;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691c      	ldr	r4, [r3, #16]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fa87 	bl	8000ab4 <_ZN3PincvbEv>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f083 0301 	eor.w	r3, r3, #1
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	4619      	mov	r1, r3
 80015b0:	4620      	mov	r0, r4
 80015b2:	f7ff fa6a 	bl	8000a8a <_ZN3PinaSEb>
		convertor.forward();
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fe2c 	bl	8001218 <_ZN9Convertor7forwardEv>
//					convertor.stop();
//				}
//			break;

//		} //switch(state)
	} //void operator()
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bdb0      	pop	{r4, r5, r7, pc}

080015c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	f5ad 7d09 	sub.w	sp, sp, #548	; 0x224
 80015ce:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d0:	f001 fb5c 	bl	8002c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015d4:	f000 f8d2 	bl	800177c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015d8:	f000 fbbe 	bl	8001d58 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80015dc:	f000 fb8e 	bl	8001cfc <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 80015e0:	f000 f93a 	bl	8001858 <_ZL12MX_ADC1_Initv>
  MX_CAN_Init();
 80015e4:	f000 fa00 	bl	80019e8 <_ZL11MX_CAN_Initv>
  MX_TIM1_Init();
 80015e8:	f000 fa3a 	bl	8001a60 <_ZL12MX_TIM1_Initv>

  MX_ADC2_Init();
 80015ec:	f000 f9a4 	bl	8001938 <_ZL12MX_ADC2_Initv>
  MX_TIM3_Init();
 80015f0:	f000 faf0 	bl	8001bd4 <_ZL12MX_TIM3_Initv>
  MX_USART3_UART_Init();
 80015f4:	f000 fb54 	bl	8001ca0 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  decltype(auto) led_red    = Pin{GPIOA, LED_RED_Pin     };
 80015f8:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80015fc:	2240      	movs	r2, #64	; 0x40
 80015fe:	4955      	ldr	r1, [pc, #340]	; (8001754 <main+0x18c>)
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff f9f9 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_green  = Pin{GPIOA, LED_GREEN_Pin   };
 8001606:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800160a:	2280      	movs	r2, #128	; 0x80
 800160c:	4951      	ldr	r1, [pc, #324]	; (8001754 <main+0x18c>)
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff f9f2 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_can    = Pin{GPIOC, LED_CAN_Pin     };
 8001614:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8001618:	2210      	movs	r2, #16
 800161a:	494f      	ldr	r1, [pc, #316]	; (8001758 <main+0x190>)
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff f9eb 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_in    = Pin{GPIOC, open_in_Pin     };
 8001622:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001626:	2202      	movs	r2, #2
 8001628:	494b      	ldr	r1, [pc, #300]	; (8001758 <main+0x190>)
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff f9e4 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_in   = Pin{GPIOC, close_in_Pin    };
 8001630:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001634:	2204      	movs	r2, #4
 8001636:	4948      	ldr	r1, [pc, #288]	; (8001758 <main+0x190>)
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff f9dd 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_out   = Pin{GPIOB, open_out_Pin    };
 800163e:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8001642:	2210      	movs	r2, #16
 8001644:	4945      	ldr	r1, [pc, #276]	; (800175c <main+0x194>)
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff f9d6 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_out  = Pin{GPIOB, close_out_Pin   };
 800164c:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8001650:	2280      	movs	r2, #128	; 0x80
 8001652:	4942      	ldr	r1, [pc, #264]	; (800175c <main+0x194>)
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff f9cf 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_fb    = Pin{GPIOB, fb_open_Pin     };
 800165a:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 800165e:	2220      	movs	r2, #32
 8001660:	493e      	ldr	r1, [pc, #248]	; (800175c <main+0x194>)
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff f9c8 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_fb   = Pin{GPIOB, fb_close_Pin    };
 8001668:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800166c:	2240      	movs	r2, #64	; 0x40
 800166e:	493b      	ldr	r1, [pc, #236]	; (800175c <main+0x194>)
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff f9c1 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) end        = Pin{GPIOC, end_in_Pin      };
 8001676:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800167a:	2240      	movs	r2, #64	; 0x40
 800167c:	4936      	ldr	r1, [pc, #216]	; (8001758 <main+0x190>)
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff f9ba 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) en_holla   = Pin{GPIOC, enable_holla_Pin};
 8001684:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001688:	f44f 7280 	mov.w	r2, #256	; 0x100
 800168c:	4932      	ldr	r1, [pc, #200]	; (8001758 <main+0x190>)
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff f9b2 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) error_holla= Pin{GPIOC, error_holla_Pin };
 8001694:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001698:	2280      	movs	r2, #128	; 0x80
 800169a:	492f      	ldr	r1, [pc, #188]	; (8001758 <main+0x190>)
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff f9ab 	bl	80009f8 <_ZN3PinC1EP12GPIO_TypeDeft>
//  decltype(auto) phase_a_low= Pin{GPIOB, CH1_LOW_Pin     };
//  decltype(auto) phase_b_low= Pin{GPIOB, CH2_LOW_Pin     };
//  decltype(auto) phase_c_low= Pin{GPIOB, CH3_LOW_Pin     };

  decltype(auto) adc = ADC_ {adc_callback, adc_injected_callback, 3, 100};
 80016a2:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80016a6:	2364      	movs	r3, #100	; 0x64
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2303      	movs	r3, #3
 80016ac:	4a2c      	ldr	r2, [pc, #176]	; (8001760 <main+0x198>)
 80016ae:	492d      	ldr	r1, [pc, #180]	; (8001764 <main+0x19c>)
 80016b0:	f7ff fb46 	bl	8000d40 <_ZN4ADC_C1ER9InterruptS1_ht>

  decltype(auto) uart = UART_<>{led_can};
 80016b4:	f507 72f4 	add.w	r2, r7, #488	; 0x1e8
 80016b8:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80016bc:	4611      	mov	r1, r2
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 fdcc 	bl	800225c <_ZN5UART_ILj26EEC1ER3Pin>

  decltype(auto) service = Service<In_data, Out_data>{adc, uart, interrupt_dma, interrupt_uart};
 80016c4:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80016c8:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 80016cc:	f107 00e4 	add.w	r0, r7, #228	; 0xe4
 80016d0:	4b25      	ldr	r3, [pc, #148]	; (8001768 <main+0x1a0>)
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	4b25      	ldr	r3, [pc, #148]	; (800176c <main+0x1a4>)
 80016d6:	f000 fdd3 	bl	8002280 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>

  decltype(auto) convertor = Convertor{adc, service, period_callback, adc_comparator_callback, ext_holla_1_callback
	  	  	  	  	  	  	  	  	 , led_red
	  	  	  	  	  	  	  	  	 , en_holla, error_holla
//									 , phase_a_low, phase_b_low, phase_c_low
  	  	  	  	  	  	  	  	  	  };
 80016da:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 80016de:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 80016e2:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80016e6:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80016ea:	9304      	str	r3, [sp, #16]
 80016ec:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 80016f0:	9303      	str	r3, [sp, #12]
 80016f2:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <main+0x1a8>)
 80016fa:	9301      	str	r3, [sp, #4]
 80016fc:	4b1d      	ldr	r3, [pc, #116]	; (8001774 <main+0x1ac>)
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <main+0x1b0>)
 8001702:	f7ff fd1f 	bl	8001144 <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9InterruptS8_S8_R3PinSA_SA_>


  decltype(auto) driver = Driver{service, convertor, led_red, led_green, open_in, close_in, open_out, close_out, open_fb, close_fb, end};
 8001706:	f507 74fc 	add.w	r4, r7, #504	; 0x1f8
 800170a:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800170e:	f107 01e4 	add.w	r1, r7, #228	; 0xe4
 8001712:	1d38      	adds	r0, r7, #4
 8001714:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001718:	9307      	str	r3, [sp, #28]
 800171a:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800171e:	9306      	str	r3, [sp, #24]
 8001720:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001724:	9305      	str	r3, [sp, #20]
 8001726:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 800172a:	9304      	str	r3, [sp, #16]
 800172c:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8001730:	9303      	str	r3, [sp, #12]
 8001732:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001736:	9302      	str	r3, [sp, #8]
 8001738:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	4623      	mov	r3, r4
 8001746:	f7ff fe55 	bl	80013f4 <_ZN6DriverC1ER7ServiceI7In_data8Out_dataER9ConvertorR3PinS8_S8_S8_S8_S8_S8_S8_S8_>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  driver();
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fe98 	bl	8001482 <_ZN6DriverclEv>
 8001752:	e7fa      	b.n	800174a <main+0x182>
 8001754:	40010800 	.word	0x40010800
 8001758:	40011000 	.word	0x40011000
 800175c:	40010c00 	.word	0x40010c00
 8001760:	20000334 	.word	0x20000334
 8001764:	20000330 	.word	0x20000330
 8001768:	2000033c 	.word	0x2000033c
 800176c:	20000338 	.word	0x20000338
 8001770:	20000348 	.word	0x20000348
 8001774:	20000344 	.word	0x20000344
 8001778:	20000340 	.word	0x20000340

0800177c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b096      	sub	sp, #88	; 0x58
 8001780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001782:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001786:	2228      	movs	r2, #40	; 0x28
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f006 faf8 	bl	8007d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001790:	f107 031c 	add.w	r3, r7, #28
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]
 80017ae:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b0:	2301      	movs	r3, #1
 80017b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80017ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c0:	2301      	movs	r3, #1
 80017c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c4:	2302      	movs	r3, #2
 80017c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017ce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017d2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017d8:	4618      	mov	r0, r3
 80017da:	f003 fcb7 	bl	800514c <HAL_RCC_OscConfig>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	bf14      	ite	ne
 80017e4:	2301      	movne	r3, #1
 80017e6:	2300      	moveq	r3, #0
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <_Z18SystemClock_Configv+0x76>
  {
    Error_Handler();
 80017ee:	f000 fb41 	bl	8001e74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f2:	230f      	movs	r3, #15
 80017f4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f6:	2302      	movs	r3, #2
 80017f8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001808:	f107 031c 	add.w	r3, r7, #28
 800180c:	2102      	movs	r1, #2
 800180e:	4618      	mov	r0, r3
 8001810:	f003 ff1c 	bl	800564c <HAL_RCC_ClockConfig>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	bf14      	ite	ne
 800181a:	2301      	movne	r3, #1
 800181c:	2300      	moveq	r3, #0
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8001824:	f000 fb26 	bl	8001e74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001828:	2302      	movs	r3, #2
 800182a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800182c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001830:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	4618      	mov	r0, r3
 8001836:	f004 f899 	bl	800596c <HAL_RCCEx_PeriphCLKConfig>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	bf14      	ite	ne
 8001840:	2301      	movne	r3, #1
 8001842:	2300      	moveq	r3, #0
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 800184a:	f000 fb13 	bl	8001e74 <Error_Handler>
  }
}
 800184e:	bf00      	nop
 8001850:	3758      	adds	r7, #88	; 0x58
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001868:	4b31      	ldr	r3, [pc, #196]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 800186a:	4a32      	ldr	r2, [pc, #200]	; (8001934 <_ZL12MX_ADC1_Initv+0xdc>)
 800186c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800186e:	4b30      	ldr	r3, [pc, #192]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 8001870:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001874:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001876:	4b2e      	ldr	r3, [pc, #184]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 8001878:	2200      	movs	r2, #0
 800187a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800187c:	4b2c      	ldr	r3, [pc, #176]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 800187e:	2200      	movs	r2, #0
 8001880:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001882:	4b2b      	ldr	r3, [pc, #172]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 8001884:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001888:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800188a:	4b29      	ldr	r3, [pc, #164]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 800188c:	2200      	movs	r2, #0
 800188e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001890:	4b27      	ldr	r3, [pc, #156]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 8001892:	2203      	movs	r2, #3
 8001894:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001896:	4826      	ldr	r0, [pc, #152]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 8001898:	f001 fa48 	bl	8002d2c <HAL_ADC_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	bf14      	ite	ne
 80018a2:	2301      	movne	r3, #1
 80018a4:	2300      	moveq	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <_ZL12MX_ADC1_Initv+0x58>
  {
    Error_Handler();
 80018ac:	f000 fae2 	bl	8001e74 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018b4:	2301      	movs	r3, #1
 80018b6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80018b8:	2302      	movs	r3, #2
 80018ba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	4619      	mov	r1, r3
 80018c0:	481b      	ldr	r0, [pc, #108]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 80018c2:	f001 fd19 	bl	80032f8 <HAL_ADC_ConfigChannel>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	bf14      	ite	ne
 80018cc:	2301      	movne	r3, #1
 80018ce:	2300      	moveq	r3, #0
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <_ZL12MX_ADC1_Initv+0x82>
  {
    Error_Handler();
 80018d6:	f000 facd 	bl	8001e74 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018da:	2301      	movs	r3, #1
 80018dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018de:	2302      	movs	r3, #2
 80018e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	4619      	mov	r1, r3
 80018e6:	4812      	ldr	r0, [pc, #72]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 80018e8:	f001 fd06 	bl	80032f8 <HAL_ADC_ConfigChannel>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	bf14      	ite	ne
 80018f2:	2301      	movne	r3, #1
 80018f4:	2300      	moveq	r3, #0
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <_ZL12MX_ADC1_Initv+0xa8>
  {
    Error_Handler();
 80018fc:	f000 faba 	bl	8001e74 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001900:	2302      	movs	r3, #2
 8001902:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001904:	2303      	movs	r3, #3
 8001906:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001908:	1d3b      	adds	r3, r7, #4
 800190a:	4619      	mov	r1, r3
 800190c:	4808      	ldr	r0, [pc, #32]	; (8001930 <_ZL12MX_ADC1_Initv+0xd8>)
 800190e:	f001 fcf3 	bl	80032f8 <HAL_ADC_ConfigChannel>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	bf14      	ite	ne
 8001918:	2301      	movne	r3, #1
 800191a:	2300      	moveq	r3, #0
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <_ZL12MX_ADC1_Initv+0xce>
  {
    Error_Handler();
 8001922:	f000 faa7 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000104 	.word	0x20000104
 8001934:	40012400 	.word	0x40012400

08001938 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
 800194c:	615a      	str	r2, [r3, #20]
 800194e:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001950:	4b23      	ldr	r3, [pc, #140]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 8001952:	4a24      	ldr	r2, [pc, #144]	; (80019e4 <_ZL12MX_ADC2_Initv+0xac>)
 8001954:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001956:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800195c:	4b20      	ldr	r3, [pc, #128]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 800195e:	2200      	movs	r2, #0
 8001960:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001962:	4b1f      	ldr	r3, [pc, #124]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 8001964:	2200      	movs	r2, #0
 8001966:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001968:	4b1d      	ldr	r3, [pc, #116]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 800196a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800196e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001970:	4b1b      	ldr	r3, [pc, #108]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 8001972:	2200      	movs	r2, #0
 8001974:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001976:	4b1a      	ldr	r3, [pc, #104]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 8001978:	2201      	movs	r2, #1
 800197a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800197c:	4818      	ldr	r0, [pc, #96]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 800197e:	f001 f9d5 	bl	8002d2c <HAL_ADC_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	bf14      	ite	ne
 8001988:	2301      	movne	r3, #1
 800198a:	2300      	moveq	r3, #0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <_ZL12MX_ADC2_Initv+0x5e>
  {
    Error_Handler();
 8001992:	f000 fa6f 	bl	8001e74 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8001996:	230a      	movs	r3, #10
 8001998:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800199a:	2301      	movs	r3, #1
 800199c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 1;
 800199e:	2301      	movs	r3, #1
 80019a0:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80019a2:	2302      	movs	r3, #2
 80019a4:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80019a6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80019aa:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80019b8:	1d3b      	adds	r3, r7, #4
 80019ba:	4619      	mov	r1, r3
 80019bc:	4808      	ldr	r0, [pc, #32]	; (80019e0 <_ZL12MX_ADC2_Initv+0xa8>)
 80019be:	f001 ff9b 	bl	80038f8 <HAL_ADCEx_InjectedConfigChannel>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <_ZL12MX_ADC2_Initv+0x9e>
  {
    Error_Handler();
 80019d2:	f000 fa4f 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80019d6:	bf00      	nop
 80019d8:	3720      	adds	r7, #32
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000134 	.word	0x20000134
 80019e4:	40012800 	.word	0x40012800

080019e8 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80019ec:	4b1a      	ldr	r3, [pc, #104]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 80019ee:	4a1b      	ldr	r2, [pc, #108]	; (8001a5c <_ZL11MX_CAN_Initv+0x74>)
 80019f0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 80019f2:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 80019f4:	2209      	movs	r2, #9
 80019f6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80019f8:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80019fe:	4b16      	ldr	r3, [pc, #88]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001a04:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a06:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001a0a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a0e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a12:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001a14:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8001a1a:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001a20:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8001a26:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001a38:	4807      	ldr	r0, [pc, #28]	; (8001a58 <_ZL11MX_CAN_Initv+0x70>)
 8001a3a:	f002 f909 	bl	8003c50 <HAL_CAN_Init>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	bf14      	ite	ne
 8001a44:	2301      	movne	r3, #1
 8001a46:	2300      	moveq	r3, #0
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <_ZL11MX_CAN_Initv+0x6a>
  {
    Error_Handler();
 8001a4e:	f000 fa11 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200001a8 	.word	0x200001a8
 8001a5c:	40006400 	.word	0x40006400

08001a60 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b092      	sub	sp, #72	; 0x48
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a66:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
 8001a80:	615a      	str	r2, [r3, #20]
 8001a82:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a84:	1d3b      	adds	r3, r7, #4
 8001a86:	2220      	movs	r2, #32
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f006 f978 	bl	8007d80 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a90:	4b4e      	ldr	r3, [pc, #312]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001a92:	4a4f      	ldr	r2, [pc, #316]	; (8001bd0 <_ZL12MX_TIM1_Initv+0x170>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a96:	4b4d      	ldr	r3, [pc, #308]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001a9c:	4b4b      	ldr	r3, [pc, #300]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001a9e:	2220      	movs	r2, #32
 8001aa0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8001aa2:	4b4a      	ldr	r3, [pc, #296]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001aa4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001aa8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b48      	ldr	r3, [pc, #288]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ab0:	4b46      	ldr	r3, [pc, #280]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab6:	4b45      	ldr	r3, [pc, #276]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001abc:	4843      	ldr	r0, [pc, #268]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001abe:	f004 f8e8 	bl	8005c92 <HAL_TIM_PWM_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	bf14      	ite	ne
 8001ac8:	2301      	movne	r3, #1
 8001aca:	2300      	moveq	r3, #0
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8001ad2:	f000 f9cf 	bl	8001e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ade:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4839      	ldr	r0, [pc, #228]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001ae6:	f004 ffeb 	bl	8006ac0 <HAL_TIMEx_MasterConfigSynchronization>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	bf14      	ite	ne
 8001af0:	2301      	movne	r3, #1
 8001af2:	2300      	moveq	r3, #0
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001afa:	f000 f9bb 	bl	8001e74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001afe:	2360      	movs	r3, #96	; 0x60
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b06:	2300      	movs	r3, #0
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b12:	2300      	movs	r3, #0
 8001b14:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1e:	2200      	movs	r2, #0
 8001b20:	4619      	mov	r1, r3
 8001b22:	482a      	ldr	r0, [pc, #168]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001b24:	f004 fb92 	bl	800624c <HAL_TIM_PWM_ConfigChannel>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	bf14      	ite	ne
 8001b2e:	2301      	movne	r3, #1
 8001b30:	2300      	moveq	r3, #0
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8001b38:	f000 f99c 	bl	8001e74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b40:	2204      	movs	r2, #4
 8001b42:	4619      	mov	r1, r3
 8001b44:	4821      	ldr	r0, [pc, #132]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001b46:	f004 fb81 	bl	800624c <HAL_TIM_PWM_ConfigChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	bf14      	ite	ne
 8001b50:	2301      	movne	r3, #1
 8001b52:	2300      	moveq	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8001b5a:	f000 f98b 	bl	8001e74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b62:	2208      	movs	r2, #8
 8001b64:	4619      	mov	r1, r3
 8001b66:	4819      	ldr	r0, [pc, #100]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001b68:	f004 fb70 	bl	800624c <HAL_TIM_PWM_ConfigChannel>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	bf14      	ite	ne
 8001b72:	2301      	movne	r3, #1
 8001b74:	2300      	moveq	r3, #0
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8001b7c:	f000 f97a 	bl	8001e74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 115;
 8001b8c:	2373      	movs	r3, #115	; 0x73
 8001b8e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b98:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480a      	ldr	r0, [pc, #40]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001ba4:	f004 fff8 	bl	8006b98 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	bf14      	ite	ne
 8001bae:	2301      	movne	r3, #1
 8001bb0:	2300      	moveq	r3, #0
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <_ZL12MX_TIM1_Initv+0x15c>
  {
    Error_Handler();
 8001bb8:	f000 f95c 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bbc:	4803      	ldr	r0, [pc, #12]	; (8001bcc <_ZL12MX_TIM1_Initv+0x16c>)
 8001bbe:	f000 fe99 	bl	80028f4 <HAL_TIM_MspPostInit>

}
 8001bc2:	bf00      	nop
 8001bc4:	3748      	adds	r7, #72	; 0x48
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200001d0 	.word	0x200001d0
 8001bd0:	40012c00 	.word	0x40012c00

08001bd4 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	; 0x28
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bda:	f107 0320 	add.w	r3, r7, #32
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
 8001bf0:	611a      	str	r2, [r3, #16]
 8001bf2:	615a      	str	r2, [r3, #20]
 8001bf4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bf6:	4b28      	ldr	r3, [pc, #160]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001bf8:	4a28      	ldr	r2, [pc, #160]	; (8001c9c <_ZL12MX_TIM3_Initv+0xc8>)
 8001bfa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 39;
 8001bfc:	4b26      	ldr	r3, [pc, #152]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001bfe:	2227      	movs	r2, #39	; 0x27
 8001c00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b25      	ldr	r3, [pc, #148]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001c08:	4b23      	ldr	r3, [pc, #140]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c0a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001c0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c16:	4b20      	ldr	r3, [pc, #128]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c18:	2280      	movs	r2, #128	; 0x80
 8001c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001c1c:	481e      	ldr	r0, [pc, #120]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c1e:	f003 ffe9 	bl	8005bf4 <HAL_TIM_OC_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	bf14      	ite	ne
 8001c28:	2301      	movne	r3, #1
 8001c2a:	2300      	moveq	r3, #0
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 8001c32:	f000 f91f 	bl	8001e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c3e:	f107 0320 	add.w	r3, r7, #32
 8001c42:	4619      	mov	r1, r3
 8001c44:	4814      	ldr	r0, [pc, #80]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c46:	f004 ff3b 	bl	8006ac0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	bf14      	ite	ne
 8001c50:	2301      	movne	r3, #1
 8001c52:	2300      	moveq	r3, #0
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 8001c5a:	f000 f90b 	bl	8001e74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2200      	movs	r2, #0
 8001c72:	4619      	mov	r1, r3
 8001c74:	4808      	ldr	r0, [pc, #32]	; (8001c98 <_ZL12MX_TIM3_Initv+0xc4>)
 8001c76:	f004 fa8d 	bl	8006194 <HAL_TIM_OC_ConfigChannel>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	bf14      	ite	ne
 8001c80:	2301      	movne	r3, #1
 8001c82:	2300      	moveq	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 8001c8a:	f000 f8f3 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	3728      	adds	r7, #40	; 0x28
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000218 	.word	0x20000218
 8001c9c:	40000400 	.word	0x40000400

08001ca0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001ca6:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <_ZL19MX_USART3_UART_Initv+0x58>)
 8001ca8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001caa:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb2:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cbe:	4b0d      	ldr	r3, [pc, #52]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cd6:	4807      	ldr	r0, [pc, #28]	; (8001cf4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001cd8:	f004 ffe5 	bl	8006ca6 <HAL_UART_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	bf14      	ite	ne
 8001ce2:	2301      	movne	r3, #1
 8001ce4:	2300      	moveq	r3, #0
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001cec:	f000 f8c2 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000260 	.word	0x20000260
 8001cf8:	40004800 	.word	0x40004800

08001cfc <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d02:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <_ZL11MX_DMA_Initv+0x58>)
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	4a13      	ldr	r2, [pc, #76]	; (8001d54 <_ZL11MX_DMA_Initv+0x58>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6153      	str	r3, [r2, #20]
 8001d0e:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <_ZL11MX_DMA_Initv+0x58>)
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	200b      	movs	r0, #11
 8001d20:	f002 fb95 	bl	800444e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d24:	200b      	movs	r0, #11
 8001d26:	f002 fbae 	bl	8004486 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	200c      	movs	r0, #12
 8001d30:	f002 fb8d 	bl	800444e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001d34:	200c      	movs	r0, #12
 8001d36:	f002 fba6 	bl	8004486 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	200d      	movs	r0, #13
 8001d40:	f002 fb85 	bl	800444e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001d44:	200d      	movs	r0, #13
 8001d46:	f002 fb9e 	bl	8004486 <HAL_NVIC_EnableIRQ>

}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000

08001d58 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5e:	f107 0310 	add.w	r3, r7, #16
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d6c:	4b3d      	ldr	r3, [pc, #244]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a3c      	ldr	r2, [pc, #240]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d72:	f043 0320 	orr.w	r3, r3, #32
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b3a      	ldr	r3, [pc, #232]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0320 	and.w	r3, r3, #32
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d84:	4b37      	ldr	r3, [pc, #220]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a36      	ldr	r2, [pc, #216]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d8a:	f043 0310 	orr.w	r3, r3, #16
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b34      	ldr	r3, [pc, #208]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9c:	4b31      	ldr	r3, [pc, #196]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	4a30      	ldr	r2, [pc, #192]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001da2:	f043 0304 	orr.w	r3, r3, #4
 8001da6:	6193      	str	r3, [r2, #24]
 8001da8:	4b2e      	ldr	r3, [pc, #184]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f003 0304 	and.w	r3, r3, #4
 8001db0:	607b      	str	r3, [r7, #4]
 8001db2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db4:	4b2b      	ldr	r3, [pc, #172]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4a2a      	ldr	r2, [pc, #168]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	6193      	str	r3, [r2, #24]
 8001dc0:	4b28      	ldr	r3, [pc, #160]	; (8001e64 <_ZL12MX_GPIO_Initv+0x10c>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	603b      	str	r3, [r7, #0]
 8001dca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	21c0      	movs	r1, #192	; 0xc0
 8001dd0:	4825      	ldr	r0, [pc, #148]	; (8001e68 <_ZL12MX_GPIO_Initv+0x110>)
 8001dd2:	f003 f9a2 	bl	800511a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_CAN_Pin|enable_holla_Pin, GPIO_PIN_RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001ddc:	4823      	ldr	r0, [pc, #140]	; (8001e6c <_ZL12MX_GPIO_Initv+0x114>)
 8001dde:	f003 f99c 	bl	800511a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, open_out_Pin|fb_open_Pin|fb_close_Pin|close_out_Pin, GPIO_PIN_RESET);
 8001de2:	2200      	movs	r2, #0
 8001de4:	21f0      	movs	r1, #240	; 0xf0
 8001de6:	4822      	ldr	r0, [pc, #136]	; (8001e70 <_ZL12MX_GPIO_Initv+0x118>)
 8001de8:	f003 f997 	bl	800511a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : open_in_Pin close_in_Pin end_in_Pin error_holla_Pin */
  GPIO_InitStruct.Pin = open_in_Pin|close_in_Pin|end_in_Pin|error_holla_Pin;
 8001dec:	23c6      	movs	r3, #198	; 0xc6
 8001dee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df8:	f107 0310 	add.w	r3, r7, #16
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	481b      	ldr	r0, [pc, #108]	; (8001e6c <_ZL12MX_GPIO_Initv+0x114>)
 8001e00:	f002 ffe0 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8001e04:	23c0      	movs	r3, #192	; 0xc0
 8001e06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e10:	2302      	movs	r3, #2
 8001e12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 0310 	add.w	r3, r7, #16
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4813      	ldr	r0, [pc, #76]	; (8001e68 <_ZL12MX_GPIO_Initv+0x110>)
 8001e1c:	f002 ffd2 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_Pin enable_holla_Pin */
  GPIO_InitStruct.Pin = LED_CAN_Pin|enable_holla_Pin;
 8001e20:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001e24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e26:	2301      	movs	r3, #1
 8001e28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e32:	f107 0310 	add.w	r3, r7, #16
 8001e36:	4619      	mov	r1, r3
 8001e38:	480c      	ldr	r0, [pc, #48]	; (8001e6c <_ZL12MX_GPIO_Initv+0x114>)
 8001e3a:	f002 ffc3 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : open_out_Pin fb_open_Pin fb_close_Pin close_out_Pin */
  GPIO_InitStruct.Pin = open_out_Pin|fb_open_Pin|fb_close_Pin|close_out_Pin;
 8001e3e:	23f0      	movs	r3, #240	; 0xf0
 8001e40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e42:	2301      	movs	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4e:	f107 0310 	add.w	r3, r7, #16
 8001e52:	4619      	mov	r1, r3
 8001e54:	4806      	ldr	r0, [pc, #24]	; (8001e70 <_ZL12MX_GPIO_Initv+0x118>)
 8001e56:	f002 ffb5 	bl	8004dc4 <HAL_GPIO_Init>

}
 8001e5a:	bf00      	nop
 8001e5c:	3720      	adds	r7, #32
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010800 	.word	0x40010800
 8001e6c:	40011000 	.word	0x40011000
 8001e70:	40010c00 	.word	0x40010c00

08001e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <Error_Handler+0x8>

08001e7e <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_>:
public:
    Static_vector (){}
    void clear()  {end_i = 0;}
    uint8_t cend  () const {return end_i;}
    size_t size ()  {return end_i;}
    void push_back(T p)
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
 8001e86:	6039      	str	r1, [r7, #0]
    {
        if (end_i < size_)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8c:	2b0b      	cmp	r3, #11
 8001e8e:	d808      	bhi.n	8001ea2 <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_+0x24>
            vector[end_i++] = p;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e94:	1c59      	adds	r1, r3, #1
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6311      	str	r1, [r2, #48]	; 0x30
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6839      	ldr	r1, [r7, #0]
 8001e9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_>:
    void remove (T p)
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
    {
      uint8_t index = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	73fb      	strb	r3, [r7, #15]

      for (uint8_t i = 0; i < end_i; i++) {
 8001eba:	2300      	movs	r3, #0
 8001ebc:	73bb      	strb	r3, [r7, #14]
 8001ebe:	7bba      	ldrb	r2, [r7, #14]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d20d      	bcs.n	8001ee4 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x38>
        if (vector[i] == p) {
 8001ec8:	7bba      	ldrb	r2, [r7, #14]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d102      	bne.n	8001edc <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x30>
          index = i;
 8001ed6:	7bbb      	ldrb	r3, [r7, #14]
 8001ed8:	73fb      	strb	r3, [r7, #15]
          break;
 8001eda:	e003      	b.n	8001ee4 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x38>
      for (uint8_t i = 0; i < end_i; i++) {
 8001edc:	7bbb      	ldrb	r3, [r7, #14]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	73bb      	strb	r3, [r7, #14]
 8001ee2:	e7ec      	b.n	8001ebe <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x12>
        }
      }

      for (uint8_t i = index; i < end_i; i++) {
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
 8001ee6:	737b      	strb	r3, [r7, #13]
 8001ee8:	7b7a      	ldrb	r2, [r7, #13]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d20c      	bcs.n	8001f0c <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x60>
          vector[i] = vector[i+1];
 8001ef2:	7b7b      	ldrb	r3, [r7, #13]
 8001ef4:	1c59      	adds	r1, r3, #1
 8001ef6:	7b7a      	ldrb	r2, [r7, #13]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (uint8_t i = index; i < end_i; i++) {
 8001f04:	7b7b      	ldrb	r3, [r7, #13]
 8001f06:	3301      	adds	r3, #1
 8001f08:	737b      	strb	r3, [r7, #13]
 8001f0a:	e7ed      	b.n	8001ee8 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x3c>
      }
      end_i--;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	1e5a      	subs	r2, r3, #1
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	631a      	str	r2, [r3, #48]	; 0x30
    }
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr

08001f20 <_ZNK13Static_vectorIP10SubscriberLj12EE4cendEv>:
    uint8_t cend  () const {return end_i;}
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>:

    T operator[] (const size_t index) const
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
    {
        return vector[index];
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <_ZN13Static_vectorIP10SubscriberLj12EEC1Ev>:
    Static_vector (){}
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <_ZN10SystemTick13initInterruptILt1000EEEvv>:
#ifndef SYSTICK_H_
#define SYSTICK_H_

class SystemTick {
public:
	template <uint16_t us> void initInterrupt()
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	{
		HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000 / (1000/us) - 1);
 8001f70:	f003 fcac 	bl	80058cc <HAL_RCC_GetHCLKFreq>
 8001f74:	4603      	mov	r3, r0
 8001f76:	4a06      	ldr	r2, [pc, #24]	; (8001f90 <_ZN10SystemTick13initInterruptILt1000EEEvv+0x28>)
 8001f78:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7c:	099b      	lsrs	r3, r3, #6
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	4618      	mov	r0, r3
 8001f82:	f002 fa8e 	bl	80044a2 <HAL_SYSTICK_Config>
	}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	10624dd3 	.word	0x10624dd3

08001f94 <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>:
inline void every_qty_cnt_call(size_t& cnt, size_t qty, Function call)
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
    if (not(cnt++ % qty))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	1c59      	adds	r1, r3, #1
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	6011      	str	r1, [r2, #0]
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	fbb3 f2f2 	udiv	r2, r3, r2
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	fb01 f202 	mul.w	r2, r1, r2
 8001fb6:	1a9b      	subs	r3, r3, r2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_+0x3a>
        call();
 8001fc6:	1d3b      	adds	r3, r7, #4
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe fcbb 	bl	8000944 <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>
}
 8001fce:	bf00      	nop
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <_ZN7ServiceI7In_data8Out_dataEclEv>:
	void operator()(){
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
		outData.current        = k_adc * (adc.current_value() * 30 / 20) * 1000;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe ff4a 	bl	8000e7e <_ZN4ADC_13current_valueEv>
 8001fea:	4603      	mov	r3, r0
 8001fec:	461a      	mov	r2, r3
 8001fee:	4613      	mov	r3, r2
 8001ff0:	011b      	lsls	r3, r3, #4
 8001ff2:	1a9b      	subs	r3, r3, r2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	4a95      	ldr	r2, [pc, #596]	; (800224c <_ZN7ServiceI7In_data8Out_dataEclEv+0x274>)
 8001ff8:	fb82 1203 	smull	r1, r2, r2, r3
 8001ffc:	10d2      	asrs	r2, r2, #3
 8001ffe:	17db      	asrs	r3, r3, #31
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe f9c8 	bl	8000398 <__aeabi_i2f>
 8002008:	4603      	mov	r3, r0
 800200a:	4991      	ldr	r1, [pc, #580]	; (8002250 <_ZN7ServiceI7In_data8Out_dataEclEv+0x278>)
 800200c:	4618      	mov	r0, r3
 800200e:	f7fe fa17 	bl	8000440 <__aeabi_fmul>
 8002012:	4603      	mov	r3, r0
 8002014:	498f      	ldr	r1, [pc, #572]	; (8002254 <_ZN7ServiceI7In_data8Out_dataEclEv+0x27c>)
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fa12 	bl	8000440 <__aeabi_fmul>
 800201c:	4603      	mov	r3, r0
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fb5e 	bl	80006e0 <__aeabi_f2uiz>
 8002024:	4603      	mov	r3, r0
 8002026:	b29a      	uxth	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	86da      	strh	r2, [r3, #54]	; 0x36
		outData.voltage_board  = k_adc * adc[VB] * 100;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2101      	movs	r1, #1
 8002032:	4618      	mov	r0, r3
 8002034:	f7fe ff12 	bl	8000e5c <_ZN4ADC_ixEh>
 8002038:	4603      	mov	r3, r0
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe f9ac 	bl	8000398 <__aeabi_i2f>
 8002040:	4603      	mov	r3, r0
 8002042:	4983      	ldr	r1, [pc, #524]	; (8002250 <_ZN7ServiceI7In_data8Out_dataEclEv+0x278>)
 8002044:	4618      	mov	r0, r3
 8002046:	f7fe f9fb 	bl	8000440 <__aeabi_fmul>
 800204a:	4603      	mov	r3, r0
 800204c:	4982      	ldr	r1, [pc, #520]	; (8002258 <_ZN7ServiceI7In_data8Out_dataEclEv+0x280>)
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe f9f6 	bl	8000440 <__aeabi_fmul>
 8002054:	4603      	mov	r3, r0
 8002056:	4618      	mov	r0, r3
 8002058:	f7fe fb42 	bl	80006e0 <__aeabi_f2uiz>
 800205c:	4603      	mov	r3, r0
 800205e:	b29a      	uxth	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	871a      	strh	r2, [r3, #56]	; 0x38
		outData.voltage_logic  = adc[VL];
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2102      	movs	r1, #2
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fef6 	bl	8000e5c <_ZN4ADC_ixEh>
 8002070:	4603      	mov	r3, r0
 8002072:	461a      	mov	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	875a      	strh	r2, [r3, #58]	; 0x3a
		outData.voltage_drive  = adc[VD];
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2100      	movs	r1, #0
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe feec 	bl	8000e5c <_ZN4ADC_ixEh>
 8002084:	4603      	mov	r3, r0
 8002086:	461a      	mov	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	879a      	strh	r2, [r3, #60]	; 0x3c
		outData.error.current           = (outData.current >= 250);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002090:	2bf9      	cmp	r3, #249	; 0xf9
 8002092:	bf8c      	ite	hi
 8002094:	2301      	movhi	r3, #1
 8002096:	2300      	movls	r3, #0
 8002098:	b2d9      	uxtb	r1, r3
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80020a0:	f361 0300 	bfi	r3, r1, #0, #1
 80020a4:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_board_low = (outData.voltage_board <= 180);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80020ac:	2bb4      	cmp	r3, #180	; 0xb4
 80020ae:	bf94      	ite	ls
 80020b0:	2301      	movls	r3, #1
 80020b2:	2300      	movhi	r3, #0
 80020b4:	b2d9      	uxtb	r1, r3
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80020bc:	f361 0341 	bfi	r3, r1, #1, #1
 80020c0:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_logic_low = (outData.voltage_logic <= 180);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80020c8:	2bb4      	cmp	r3, #180	; 0xb4
 80020ca:	bf94      	ite	ls
 80020cc:	2301      	movls	r3, #1
 80020ce:	2300      	movhi	r3, #0
 80020d0:	b2d9      	uxtb	r1, r3
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80020d8:	f361 0382 	bfi	r3, r1, #2, #1
 80020dc:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_drive_low = (outData.voltage_drive <= 180);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80020e4:	2bb4      	cmp	r3, #180	; 0xb4
 80020e6:	bf94      	ite	ls
 80020e8:	2301      	movls	r3, #1
 80020ea:	2300      	movhi	r3, #0
 80020ec:	b2d9      	uxtb	r1, r3
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80020f4:	f361 03c3 	bfi	r3, r1, #3, #1
 80020f8:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		kolhoz ^= timer.event();
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3310      	adds	r3, #16
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe fc50 	bl	80009a6 <_ZN5Timer5eventEv>
 8002106:	4603      	mov	r3, r0
 8002108:	461a      	mov	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002110:	4053      	eors	r3, r2
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b00      	cmp	r3, #0
 8002116:	bf14      	ite	ne
 8002118:	2301      	movne	r3, #1
 800211a:	2300      	moveq	r3, #0
 800211c:	b2da      	uxtb	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		if (event or kolhoz) {
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800212a:	2b00      	cmp	r3, #0
 800212c:	d105      	bne.n	800213a <_ZN7ServiceI7In_data8Out_dataEclEv+0x162>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 8084 	beq.w	8002242 <_ZN7ServiceI7In_data8Out_dataEclEv+0x26a>
			if(uart.buffer[0] == 4 or kolhoz) {
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	3304      	adds	r3, #4
 8002140:	2100      	movs	r1, #0
 8002142:	4618      	mov	r0, r3
 8002144:	f000 f8e5 	bl	8002312 <_ZN10Net_bufferILh26EEixEi>
 8002148:	4603      	mov	r3, r0
 800214a:	2b04      	cmp	r3, #4
 800214c:	d004      	beq.n	8002158 <_ZN7ServiceI7In_data8Out_dataEclEv+0x180>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <_ZN7ServiceI7In_data8Out_dataEclEv+0x184>
 8002158:	2301      	movs	r3, #1
 800215a:	e000      	b.n	800215e <_ZN7ServiceI7In_data8Out_dataEclEv+0x186>
 800215c:	2300      	movs	r3, #0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d02b      	beq.n	80021ba <_ZN7ServiceI7In_data8Out_dataEclEv+0x1e2>
				uart.buffer.clear();
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	3304      	adds	r3, #4
 8002168:	4618      	mov	r0, r3
 800216a:	f000 f8e1 	bl	8002330 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << outData.current
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	1d1a      	adds	r2, r3, #4
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002178:	4619      	mov	r1, r3
 800217a:	4610      	mov	r0, r2
 800217c:	f000 f8e7 	bl	800234e <_ZN10Net_bufferILh26EElsEt>
 8002180:	4602      	mov	r2, r0
							<< outData.voltage_board
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002186:	4619      	mov	r1, r3
 8002188:	4610      	mov	r0, r2
 800218a:	f000 f8e0 	bl	800234e <_ZN10Net_bufferILh26EElsEt>
 800218e:	4602      	mov	r2, r0
						    << outData.voltage_logic
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002194:	4619      	mov	r1, r3
 8002196:	4610      	mov	r0, r2
 8002198:	f000 f8d9 	bl	800234e <_ZN10Net_bufferILh26EElsEt>
 800219c:	4602      	mov	r2, r0
							<< outData.voltage_drive
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80021a2:	4619      	mov	r1, r3
 80021a4:	4610      	mov	r0, r2
 80021a6:	f000 f8d2 	bl	800234e <_ZN10Net_bufferILh26EElsEt>
 80021aa:	4602      	mov	r2, r0
							<< arOutData[4];
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021b0:	4619      	mov	r1, r3
 80021b2:	4610      	mov	r0, r2
 80021b4:	f000 f8cb 	bl	800234e <_ZN10Net_bufferILh26EElsEt>
 80021b8:	e022      	b.n	8002200 <_ZN7ServiceI7In_data8Out_dataEclEv+0x228>
			} else if(uart.buffer[0] == '+') {
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	3304      	adds	r3, #4
 80021c0:	2100      	movs	r1, #0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 f8a5 	bl	8002312 <_ZN10Net_bufferILh26EEixEi>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b2b      	cmp	r3, #43	; 0x2b
 80021cc:	bf0c      	ite	eq
 80021ce:	2301      	moveq	r3, #1
 80021d0:	2300      	movne	r3, #0
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d013      	beq.n	8002200 <_ZN7ServiceI7In_data8Out_dataEclEv+0x228>
				uart.buffer.clear();
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	3304      	adds	r3, #4
 80021de:	4618      	mov	r0, r3
 80021e0:	f000 f8a6 	bl	8002330 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << 'O';
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	3304      	adds	r3, #4
 80021ea:	214f      	movs	r1, #79	; 0x4f
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 f8cc 	bl	800238a <_ZN10Net_bufferILh26EElsEc>
				uart.buffer << 'K';
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	3304      	adds	r3, #4
 80021f8:	214b      	movs	r1, #75	; 0x4b
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 f8c5 	bl	800238a <_ZN10Net_bufferILh26EElsEc>
			event = false;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			kolhoz = false;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			if(uart.buffer.size())
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	3304      	adds	r3, #4
 8002216:	4618      	mov	r0, r3
 8002218:	f000 f8d4 	bl	80023c4 <_ZN10Net_bufferILh26EE4sizeEv>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	bf14      	ite	ne
 8002222:	2301      	movne	r3, #1
 8002224:	2300      	moveq	r3, #0
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <_ZN7ServiceI7In_data8Out_dataEclEv+0x260>
				uart.transmit();
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4618      	mov	r0, r3
 8002232:	f000 f8d7 	bl	80023e4 <_ZN5UART_ILj26EE8transmitEv>
	}
 8002236:	e004      	b.n	8002242 <_ZN7ServiceI7In_data8Out_dataEclEv+0x26a>
				uart.receive();
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4618      	mov	r0, r3
 800223e:	f000 f8f3 	bl	8002428 <_ZN5UART_ILj26EE7receiveEv>
	}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	66666667 	.word	0x66666667
 8002250:	3a5a2e95 	.word	0x3a5a2e95
 8002254:	447a0000 	.word	0x447a0000
 8002258:	42c80000 	.word	0x42c80000

0800225c <_ZN5UART_ILj26EEC1ER3Pin>:

public:

	Pin& led_red;

	UART_(Pin& led_red) : led_red{led_red}{}
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3304      	adds	r3, #4
 8002270:	4618      	mov	r0, r3
 8002272:	f000 f8f5 	bl	8002460 <_ZN10Net_bufferILh26EEC1Ev>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4618      	mov	r0, r3
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>:
	Service (
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	603b      	str	r3, [r7, #0]
      , arInData { }, arOutData { }, arInDataMin { }, arInDataMax {}
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	3310      	adds	r3, #16
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe fb24 	bl	80008f8 <_ZN5TimerC1Ev>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 2020 	strb.w	r2, [r3, #32]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	3324      	adds	r3, #36	; 0x24
 80022d4:	68f9      	ldr	r1, [r7, #12]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f8ce 	bl	8002478 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	332c      	adds	r3, #44	; 0x2c
 80022e0:	68f9      	ldr	r1, [r7, #12]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 f8e6 	bl	80024b4 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	3336      	adds	r3, #54	; 0x36
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	811a      	strh	r2, [r3, #8]
		uart.receive();
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f897 	bl	8002428 <_ZN5UART_ILj26EE7receiveEv>
		timer.start(2000);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	3310      	adds	r3, #16
 80022fe:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe fb3c 	bl	8000980 <_ZN5Timer5startEm>
	}
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <_ZN10Net_bufferILh26EEixEi>:
    Net_buffer& operator>> (uint16_t&);

    Net_buffer& operator<< (char*);


    uint8_t operator[](int n){return buffer[n];}
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
 800231a:	6039      	str	r1, [r7, #0]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	4413      	add	r3, r2
 8002322:	3302      	adds	r3, #2
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <_ZN10Net_bufferILh26EE5clearEv>:
    void clear() { begin_i = 0; end_i = 0; }
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	705a      	strb	r2, [r3, #1]
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr

0800234e <_ZN10Net_bufferILh26EElsEt>:
        end_i++;
   }
}

template<uint8_t size_>
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 800234e:	b580      	push	{r7, lr}
 8002350:	b084      	sub	sp, #16
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	460b      	mov	r3, r1
 8002358:	807b      	strh	r3, [r7, #2]
{
    uint8_t low, hi;
    to_bytes(v, low, hi);
 800235a:	f107 030e 	add.w	r3, r7, #14
 800235e:	f107 020f 	add.w	r2, r7, #15
 8002362:	8879      	ldrh	r1, [r7, #2]
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f8c3 	bl	80024f0 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>
    *this << hi << low;
 800236a:	7bbb      	ldrb	r3, [r7, #14]
 800236c:	4619      	mov	r1, r3
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 f8d3 	bl	800251a <_ZN10Net_bufferILh26EElsEh>
 8002374:	4602      	mov	r2, r0
 8002376:	7bfb      	ldrb	r3, [r7, #15]
 8002378:	4619      	mov	r1, r3
 800237a:	4610      	mov	r0, r2
 800237c:	f000 f8cd 	bl	800251a <_ZN10Net_bufferILh26EElsEh>
    return *this;
 8002380:	687b      	ldr	r3, [r7, #4]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <_ZN10Net_bufferILh26EElsEc>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (char v)
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	460b      	mov	r3, r1
 8002394:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	785b      	ldrb	r3, [r3, #1]
 800239a:	2b19      	cmp	r3, #25
 800239c:	d80c      	bhi.n	80023b8 <_ZN10Net_bufferILh26EElsEc+0x2e>
      buffer[end_i] = v;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	785b      	ldrb	r3, [r3, #1]
 80023a2:	461a      	mov	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4413      	add	r3, r2
 80023a8:	78fa      	ldrb	r2, [r7, #3]
 80023aa:	709a      	strb	r2, [r3, #2]
      end_i++;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	785b      	ldrb	r3, [r3, #1]
 80023b0:	3301      	adds	r3, #1
 80023b2:	b2da      	uxtb	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	705a      	strb	r2, [r3, #1]
    return *this;
 80023b8:	687b      	ldr	r3, [r7, #4]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr

080023c4 <_ZN10Net_bufferILh26EE4sizeEv>:
    uint8_t size()  { return end_i - begin_i; }
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	785a      	ldrb	r2, [r3, #1]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	4618      	mov	r0, r3
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
	...

080023e4 <_ZN5UART_ILj26EE8transmitEv>:

	Net_buffer<buffer_size> buffer;

	void transmit(){
 80023e4:	b590      	push	{r4, r7, lr}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
//		buffer.set_size(buffer_size - DMA1_Channel3->CNDTR);
		HAL_UART_Transmit_DMA(&huart3, buffer.ptr(), buffer.size());
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3304      	adds	r3, #4
 80023f0:	4618      	mov	r0, r3
 80023f2:	f000 f8af 	bl	8002554 <_ZN10Net_bufferILh26EE3ptrEv>
 80023f6:	4604      	mov	r4, r0
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3304      	adds	r3, #4
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ffe1 	bl	80023c4 <_ZN10Net_bufferILh26EE4sizeEv>
 8002402:	4603      	mov	r3, r0
 8002404:	b29b      	uxth	r3, r3
 8002406:	461a      	mov	r2, r3
 8002408:	4621      	mov	r1, r4
 800240a:	4806      	ldr	r0, [pc, #24]	; (8002424 <_ZN5UART_ILj26EE8transmitEv+0x40>)
 800240c:	f004 fc9c 	bl	8006d48 <HAL_UART_Transmit_DMA>
		led_red = true;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe fb37 	bl	8000a8a <_ZN3PinaSEb>
	}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	bd90      	pop	{r4, r7, pc}
 8002424:	20000260 	.word	0x20000260

08002428 <_ZN5UART_ILj26EE7receiveEv>:

	void receive(){
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, buffer.ptr(), buffer_size);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3304      	adds	r3, #4
 8002434:	4618      	mov	r0, r3
 8002436:	f000 f88d 	bl	8002554 <_ZN10Net_bufferILh26EE3ptrEv>
 800243a:	4603      	mov	r3, r0
 800243c:	221a      	movs	r2, #26
 800243e:	4619      	mov	r1, r3
 8002440:	4806      	ldr	r0, [pc, #24]	; (800245c <_ZN5UART_ILj26EE7receiveEv+0x34>)
 8002442:	f004 fcf1 	bl	8006e28 <HAL_UARTEx_ReceiveToIdle_DMA>
		led_red = false;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe fb1c 	bl	8000a8a <_ZN3PinaSEb>
	}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000260 	.word	0x20000260

08002460 <_ZN10Net_bufferILh26EEC1Ev>:
    Net_buffer() {
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
      clear();
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff ff61 	bl	8002330 <_ZN10Net_bufferILh26EE5clearEv>
    }
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4618      	mov	r0, r3
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>:
		uart_interrupt(Parent &parent) :
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe fbf3 	bl	8000c70 <_ZN12InterruptingC1Ev>
 800248a:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_+0x38>)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	605a      	str	r2, [r3, #4]
			parent.interrupt_usart.subscribe(this);
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	4611      	mov	r1, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f7fe fb14 	bl	8000acc <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	08007e8c 	.word	0x08007e8c

080024b4 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>:
		dma_interrupt(Parent &parent) :
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
				parent(parent) {
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe fbd5 	bl	8000c70 <_ZN12InterruptingC1Ev>
 80024c6:	4a09      	ldr	r2, [pc, #36]	; (80024ec <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_+0x38>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	605a      	str	r2, [r3, #4]
			parent.interrupt_DMA.subscribe(this);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	4611      	mov	r1, r2
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fe faf6 	bl	8000acc <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	08007e80 	.word	0x08007e80

080024f0 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>:
    void to_bytes (uint16_t v, uint8_t& low, uint8_t& hi)
 80024f0:	b480      	push	{r7}
 80024f2:	b087      	sub	sp, #28
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	607a      	str	r2, [r7, #4]
 80024fa:	603b      	str	r3, [r7, #0]
 80024fc:	460b      	mov	r3, r1
 80024fe:	817b      	strh	r3, [r7, #10]
        u.d16 = v;
 8002500:	897b      	ldrh	r3, [r7, #10]
 8002502:	82bb      	strh	r3, [r7, #20]
        low = u.d8[0];
 8002504:	7d3a      	ldrb	r2, [r7, #20]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	701a      	strb	r2, [r3, #0]
        hi = u.d8[1];
 800250a:	7d7a      	ldrb	r2, [r7, #21]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	701a      	strb	r2, [r3, #0]
    }
 8002510:	bf00      	nop
 8002512:	371c      	adds	r7, #28
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr

0800251a <_ZN10Net_bufferILh26EElsEh>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	460b      	mov	r3, r1
 8002524:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	785b      	ldrb	r3, [r3, #1]
 800252a:	2b19      	cmp	r3, #25
 800252c:	d80c      	bhi.n	8002548 <_ZN10Net_bufferILh26EElsEh+0x2e>
      buffer[end_i] = v;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	785b      	ldrb	r3, [r3, #1]
 8002532:	461a      	mov	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4413      	add	r3, r2
 8002538:	78fa      	ldrb	r2, [r7, #3]
 800253a:	709a      	strb	r2, [r3, #2]
      end_i++;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	785b      	ldrb	r3, [r3, #1]
 8002540:	3301      	adds	r3, #1
 8002542:	b2da      	uxtb	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	705a      	strb	r2, [r3, #1]
    return *this;
 8002548:	687b      	ldr	r3, [r7, #4]
}
 800254a:	4618      	mov	r0, r3
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <_ZN10Net_bufferILh26EE3ptrEv>:
    uint8_t* ptr() {return &buffer[0];}
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3302      	adds	r3, #2
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr
	...

0800256c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d107      	bne.n	800258c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002582:	4293      	cmp	r3, r2
 8002584:	d102      	bne.n	800258c <_Z41__static_initialization_and_destruction_0ii+0x20>
} tickUpdater{};
 8002586:	4803      	ldr	r0, [pc, #12]	; (8002594 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8002588:	f7fe f936 	bl	80007f8 <_ZN11TickUpdaterC1Ev>
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20000094 	.word	0x20000094

08002598 <_ZN7ServiceI7In_data8Out_dataE13dma_interrupt9interruptEv>:
		void interrupt() override {
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
			parent.dmaInterrupt();
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f000 f811 	bl	80025cc <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>
		}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <_ZN7ServiceI7In_data8Out_dataE14uart_interrupt9interruptEv>:
		void interrupt() override {
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
			parent.uartInterrupt();
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 f811 	bl	80025e6 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>
		}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>:
	void dmaInterrupt(){
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
		uart.receive();
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff25 	bl	8002428 <_ZN5UART_ILj26EE7receiveEv>
	}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>:
	void uartInterrupt(){
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
		event = true;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		timer.stop();
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3310      	adds	r3, #16
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe f9ed 	bl	80009da <_ZN5Timer4stopEv>
	}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <_GLOBAL__sub_I_systemtick>:
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
 800260c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002610:	2001      	movs	r0, #1
 8002612:	f7ff ffab 	bl	800256c <_Z41__static_initialization_and_destruction_0ii>
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800261e:	4b15      	ldr	r3, [pc, #84]	; (8002674 <HAL_MspInit+0x5c>)
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	4a14      	ldr	r2, [pc, #80]	; (8002674 <HAL_MspInit+0x5c>)
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	6193      	str	r3, [r2, #24]
 800262a:	4b12      	ldr	r3, [pc, #72]	; (8002674 <HAL_MspInit+0x5c>)
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	60bb      	str	r3, [r7, #8]
 8002634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002636:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <HAL_MspInit+0x5c>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	4a0e      	ldr	r2, [pc, #56]	; (8002674 <HAL_MspInit+0x5c>)
 800263c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002640:	61d3      	str	r3, [r2, #28]
 8002642:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <HAL_MspInit+0x5c>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <HAL_MspInit+0x60>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	4a04      	ldr	r2, [pc, #16]	; (8002678 <HAL_MspInit+0x60>)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800266a:	bf00      	nop
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	40021000 	.word	0x40021000
 8002678:	40010000 	.word	0x40010000

0800267c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 0318 	add.w	r3, r7, #24
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a44      	ldr	r2, [pc, #272]	; (80027a8 <HAL_ADC_MspInit+0x12c>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d152      	bne.n	8002742 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800269c:	4b43      	ldr	r3, [pc, #268]	; (80027ac <HAL_ADC_MspInit+0x130>)
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	4a42      	ldr	r2, [pc, #264]	; (80027ac <HAL_ADC_MspInit+0x130>)
 80026a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026a6:	6193      	str	r3, [r2, #24]
 80026a8:	4b40      	ldr	r3, [pc, #256]	; (80027ac <HAL_ADC_MspInit+0x130>)
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b4:	4b3d      	ldr	r3, [pc, #244]	; (80027ac <HAL_ADC_MspInit+0x130>)
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	4a3c      	ldr	r2, [pc, #240]	; (80027ac <HAL_ADC_MspInit+0x130>)
 80026ba:	f043 0304 	orr.w	r3, r3, #4
 80026be:	6193      	str	r3, [r2, #24]
 80026c0:	4b3a      	ldr	r3, [pc, #232]	; (80027ac <HAL_ADC_MspInit+0x130>)
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	613b      	str	r3, [r7, #16]
 80026ca:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80026cc:	2307      	movs	r3, #7
 80026ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026d0:	2303      	movs	r3, #3
 80026d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d4:	f107 0318 	add.w	r3, r7, #24
 80026d8:	4619      	mov	r1, r3
 80026da:	4835      	ldr	r0, [pc, #212]	; (80027b0 <HAL_ADC_MspInit+0x134>)
 80026dc:	f002 fb72 	bl	8004dc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80026e0:	4b34      	ldr	r3, [pc, #208]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 80026e2:	4a35      	ldr	r2, [pc, #212]	; (80027b8 <HAL_ADC_MspInit+0x13c>)
 80026e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026e6:	4b33      	ldr	r3, [pc, #204]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ec:	4b31      	ldr	r3, [pc, #196]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026f2:	4b30      	ldr	r3, [pc, #192]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 80026f4:	2280      	movs	r2, #128	; 0x80
 80026f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026f8:	4b2e      	ldr	r3, [pc, #184]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 80026fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002700:	4b2c      	ldr	r3, [pc, #176]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 8002702:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002706:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002708:	4b2a      	ldr	r3, [pc, #168]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 800270a:	2200      	movs	r2, #0
 800270c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800270e:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 8002710:	2200      	movs	r2, #0
 8002712:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002714:	4827      	ldr	r0, [pc, #156]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 8002716:	f001 fed1 	bl	80044bc <HAL_DMA_Init>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002720:	f7ff fba8 	bl	8001e74 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a23      	ldr	r2, [pc, #140]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 8002728:	621a      	str	r2, [r3, #32]
 800272a:	4a22      	ldr	r2, [pc, #136]	; (80027b4 <HAL_ADC_MspInit+0x138>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002730:	2200      	movs	r2, #0
 8002732:	2100      	movs	r1, #0
 8002734:	2012      	movs	r0, #18
 8002736:	f001 fe8a 	bl	800444e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800273a:	2012      	movs	r0, #18
 800273c:	f001 fea3 	bl	8004486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002740:	e02e      	b.n	80027a0 <HAL_ADC_MspInit+0x124>
  else if(hadc->Instance==ADC2)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a1d      	ldr	r2, [pc, #116]	; (80027bc <HAL_ADC_MspInit+0x140>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d129      	bne.n	80027a0 <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800274c:	4b17      	ldr	r3, [pc, #92]	; (80027ac <HAL_ADC_MspInit+0x130>)
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	4a16      	ldr	r2, [pc, #88]	; (80027ac <HAL_ADC_MspInit+0x130>)
 8002752:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002756:	6193      	str	r3, [r2, #24]
 8002758:	4b14      	ldr	r3, [pc, #80]	; (80027ac <HAL_ADC_MspInit+0x130>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002764:	4b11      	ldr	r3, [pc, #68]	; (80027ac <HAL_ADC_MspInit+0x130>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	4a10      	ldr	r2, [pc, #64]	; (80027ac <HAL_ADC_MspInit+0x130>)
 800276a:	f043 0310 	orr.w	r3, r3, #16
 800276e:	6193      	str	r3, [r2, #24]
 8002770:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <HAL_ADC_MspInit+0x130>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	f003 0310 	and.w	r3, r3, #16
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800277c:	2301      	movs	r3, #1
 800277e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002780:	2303      	movs	r3, #3
 8002782:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002784:	f107 0318 	add.w	r3, r7, #24
 8002788:	4619      	mov	r1, r3
 800278a:	480d      	ldr	r0, [pc, #52]	; (80027c0 <HAL_ADC_MspInit+0x144>)
 800278c:	f002 fb1a 	bl	8004dc4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002790:	2200      	movs	r2, #0
 8002792:	2100      	movs	r1, #0
 8002794:	2012      	movs	r0, #18
 8002796:	f001 fe5a 	bl	800444e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800279a:	2012      	movs	r0, #18
 800279c:	f001 fe73 	bl	8004486 <HAL_NVIC_EnableIRQ>
}
 80027a0:	bf00      	nop
 80027a2:	3728      	adds	r7, #40	; 0x28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40012400 	.word	0x40012400
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40010800 	.word	0x40010800
 80027b4:	20000164 	.word	0x20000164
 80027b8:	40020008 	.word	0x40020008
 80027bc:	40012800 	.word	0x40012800
 80027c0:	40011000 	.word	0x40011000

080027c4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027cc:	f107 0310 	add.w	r3, r7, #16
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a20      	ldr	r2, [pc, #128]	; (8002860 <HAL_CAN_MspInit+0x9c>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d139      	bne.n	8002858 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80027e4:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <HAL_CAN_MspInit+0xa0>)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	4a1e      	ldr	r2, [pc, #120]	; (8002864 <HAL_CAN_MspInit+0xa0>)
 80027ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027ee:	61d3      	str	r3, [r2, #28]
 80027f0:	4b1c      	ldr	r3, [pc, #112]	; (8002864 <HAL_CAN_MspInit+0xa0>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fc:	4b19      	ldr	r3, [pc, #100]	; (8002864 <HAL_CAN_MspInit+0xa0>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	4a18      	ldr	r2, [pc, #96]	; (8002864 <HAL_CAN_MspInit+0xa0>)
 8002802:	f043 0304 	orr.w	r3, r3, #4
 8002806:	6193      	str	r3, [r2, #24]
 8002808:	4b16      	ldr	r3, [pc, #88]	; (8002864 <HAL_CAN_MspInit+0xa0>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002814:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002822:	f107 0310 	add.w	r3, r7, #16
 8002826:	4619      	mov	r1, r3
 8002828:	480f      	ldr	r0, [pc, #60]	; (8002868 <HAL_CAN_MspInit+0xa4>)
 800282a:	f002 facb 	bl	8004dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800282e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002832:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002838:	2303      	movs	r3, #3
 800283a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283c:	f107 0310 	add.w	r3, r7, #16
 8002840:	4619      	mov	r1, r3
 8002842:	4809      	ldr	r0, [pc, #36]	; (8002868 <HAL_CAN_MspInit+0xa4>)
 8002844:	f002 fabe 	bl	8004dc4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8002848:	2200      	movs	r2, #0
 800284a:	2100      	movs	r1, #0
 800284c:	2014      	movs	r0, #20
 800284e:	f001 fdfe 	bl	800444e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8002852:	2014      	movs	r0, #20
 8002854:	f001 fe17 	bl	8004486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002858:	bf00      	nop
 800285a:	3720      	adds	r7, #32
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40006400 	.word	0x40006400
 8002864:	40021000 	.word	0x40021000
 8002868:	40010800 	.word	0x40010800

0800286c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a09      	ldr	r2, [pc, #36]	; (80028a0 <HAL_TIM_PWM_MspInit+0x34>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d10b      	bne.n	8002896 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800287e:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <HAL_TIM_PWM_MspInit+0x38>)
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	4a08      	ldr	r2, [pc, #32]	; (80028a4 <HAL_TIM_PWM_MspInit+0x38>)
 8002884:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002888:	6193      	str	r3, [r2, #24]
 800288a:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <HAL_TIM_PWM_MspInit+0x38>)
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	40012c00 	.word	0x40012c00
 80028a4:	40021000 	.word	0x40021000

080028a8 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0d      	ldr	r2, [pc, #52]	; (80028ec <HAL_TIM_OC_MspInit+0x44>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d113      	bne.n	80028e2 <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028ba:	4b0d      	ldr	r3, [pc, #52]	; (80028f0 <HAL_TIM_OC_MspInit+0x48>)
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	4a0c      	ldr	r2, [pc, #48]	; (80028f0 <HAL_TIM_OC_MspInit+0x48>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	61d3      	str	r3, [r2, #28]
 80028c6:	4b0a      	ldr	r3, [pc, #40]	; (80028f0 <HAL_TIM_OC_MspInit+0x48>)
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80028d2:	2200      	movs	r2, #0
 80028d4:	2102      	movs	r1, #2
 80028d6:	201d      	movs	r0, #29
 80028d8:	f001 fdb9 	bl	800444e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028dc:	201d      	movs	r0, #29
 80028de:	f001 fdd2 	bl	8004486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80028e2:	bf00      	nop
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40021000 	.word	0x40021000

080028f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fc:	f107 0310 	add.w	r3, r7, #16
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1c      	ldr	r2, [pc, #112]	; (8002980 <HAL_TIM_MspPostInit+0x8c>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d131      	bne.n	8002978 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002914:	4b1b      	ldr	r3, [pc, #108]	; (8002984 <HAL_TIM_MspPostInit+0x90>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	4a1a      	ldr	r2, [pc, #104]	; (8002984 <HAL_TIM_MspPostInit+0x90>)
 800291a:	f043 0308 	orr.w	r3, r3, #8
 800291e:	6193      	str	r3, [r2, #24]
 8002920:	4b18      	ldr	r3, [pc, #96]	; (8002984 <HAL_TIM_MspPostInit+0x90>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292c:	4b15      	ldr	r3, [pc, #84]	; (8002984 <HAL_TIM_MspPostInit+0x90>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	4a14      	ldr	r2, [pc, #80]	; (8002984 <HAL_TIM_MspPostInit+0x90>)
 8002932:	f043 0304 	orr.w	r3, r3, #4
 8002936:	6193      	str	r3, [r2, #24]
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <HAL_TIM_MspPostInit+0x90>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	68bb      	ldr	r3, [r7, #8]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002944:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002948:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294a:	2302      	movs	r3, #2
 800294c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2302      	movs	r3, #2
 8002950:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002952:	f107 0310 	add.w	r3, r7, #16
 8002956:	4619      	mov	r1, r3
 8002958:	480b      	ldr	r0, [pc, #44]	; (8002988 <HAL_TIM_MspPostInit+0x94>)
 800295a:	f002 fa33 	bl	8004dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800295e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002962:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002964:	2302      	movs	r3, #2
 8002966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002968:	2302      	movs	r3, #2
 800296a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296c:	f107 0310 	add.w	r3, r7, #16
 8002970:	4619      	mov	r1, r3
 8002972:	4806      	ldr	r0, [pc, #24]	; (800298c <HAL_TIM_MspPostInit+0x98>)
 8002974:	f002 fa26 	bl	8004dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002978:	bf00      	nop
 800297a:	3720      	adds	r7, #32
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40012c00 	.word	0x40012c00
 8002984:	40021000 	.word	0x40021000
 8002988:	40010c00 	.word	0x40010c00
 800298c:	40010800 	.word	0x40010800

08002990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08a      	sub	sp, #40	; 0x28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a50      	ldr	r2, [pc, #320]	; (8002aec <HAL_UART_MspInit+0x15c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	f040 8098 	bne.w	8002ae2 <HAL_UART_MspInit+0x152>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80029b2:	4b4f      	ldr	r3, [pc, #316]	; (8002af0 <HAL_UART_MspInit+0x160>)
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	4a4e      	ldr	r2, [pc, #312]	; (8002af0 <HAL_UART_MspInit+0x160>)
 80029b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029bc:	61d3      	str	r3, [r2, #28]
 80029be:	4b4c      	ldr	r3, [pc, #304]	; (8002af0 <HAL_UART_MspInit+0x160>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ca:	4b49      	ldr	r3, [pc, #292]	; (8002af0 <HAL_UART_MspInit+0x160>)
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	4a48      	ldr	r2, [pc, #288]	; (8002af0 <HAL_UART_MspInit+0x160>)
 80029d0:	f043 0310 	orr.w	r3, r3, #16
 80029d4:	6193      	str	r3, [r2, #24]
 80029d6:	4b46      	ldr	r3, [pc, #280]	; (8002af0 <HAL_UART_MspInit+0x160>)
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f003 0310 	and.w	r3, r3, #16
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e8:	2302      	movs	r3, #2
 80029ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029ec:	2303      	movs	r3, #3
 80029ee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	4619      	mov	r1, r3
 80029f6:	483f      	ldr	r0, [pc, #252]	; (8002af4 <HAL_UART_MspInit+0x164>)
 80029f8:	f002 f9e4 	bl	8004dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80029fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a0a:	f107 0314 	add.w	r3, r7, #20
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4838      	ldr	r0, [pc, #224]	; (8002af4 <HAL_UART_MspInit+0x164>)
 8002a12:	f002 f9d7 	bl	8004dc4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8002a16:	4b38      	ldr	r3, [pc, #224]	; (8002af8 <HAL_UART_MspInit+0x168>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002a22:	627b      	str	r3, [r7, #36]	; 0x24
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2e:	f043 0310 	orr.w	r3, r3, #16
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
 8002a34:	4a30      	ldr	r2, [pc, #192]	; (8002af8 <HAL_UART_MspInit+0x168>)
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	6053      	str	r3, [r2, #4]

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002a3a:	4b30      	ldr	r3, [pc, #192]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a3c:	4a30      	ldr	r2, [pc, #192]	; (8002b00 <HAL_UART_MspInit+0x170>)
 8002a3e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a40:	4b2e      	ldr	r3, [pc, #184]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a42:	2210      	movs	r2, #16
 8002a44:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a46:	4b2d      	ldr	r3, [pc, #180]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a4c:	4b2b      	ldr	r3, [pc, #172]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a4e:	2280      	movs	r2, #128	; 0x80
 8002a50:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a52:	4b2a      	ldr	r3, [pc, #168]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a58:	4b28      	ldr	r3, [pc, #160]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002a5e:	4b27      	ldr	r3, [pc, #156]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a64:	4b25      	ldr	r3, [pc, #148]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002a6a:	4824      	ldr	r0, [pc, #144]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a6c:	f001 fd26 	bl	80044bc <HAL_DMA_Init>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8002a76:	f7ff f9fd 	bl	8001e74 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a1f      	ldr	r2, [pc, #124]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a7e:	639a      	str	r2, [r3, #56]	; 0x38
 8002a80:	4a1e      	ldr	r2, [pc, #120]	; (8002afc <HAL_UART_MspInit+0x16c>)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002a86:	4b1f      	ldr	r3, [pc, #124]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002a88:	4a1f      	ldr	r2, [pc, #124]	; (8002b08 <HAL_UART_MspInit+0x178>)
 8002a8a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a8c:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a92:	4b1c      	ldr	r3, [pc, #112]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a98:	4b1a      	ldr	r3, [pc, #104]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002a9a:	2280      	movs	r2, #128	; 0x80
 8002a9c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a9e:	4b19      	ldr	r3, [pc, #100]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aa4:	4b17      	ldr	r3, [pc, #92]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002aaa:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ab0:	4b14      	ldr	r3, [pc, #80]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002ab6:	4813      	ldr	r0, [pc, #76]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002ab8:	f001 fd00 	bl	80044bc <HAL_DMA_Init>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_UART_MspInit+0x136>
    {
      Error_Handler();
 8002ac2:	f7ff f9d7 	bl	8001e74 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a0e      	ldr	r2, [pc, #56]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002aca:	63da      	str	r2, [r3, #60]	; 0x3c
 8002acc:	4a0d      	ldr	r2, [pc, #52]	; (8002b04 <HAL_UART_MspInit+0x174>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	2027      	movs	r0, #39	; 0x27
 8002ad8:	f001 fcb9 	bl	800444e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002adc:	2027      	movs	r0, #39	; 0x27
 8002ade:	f001 fcd2 	bl	8004486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002ae2:	bf00      	nop
 8002ae4:	3728      	adds	r7, #40	; 0x28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	40004800 	.word	0x40004800
 8002af0:	40021000 	.word	0x40021000
 8002af4:	40011000 	.word	0x40011000
 8002af8:	40010000 	.word	0x40010000
 8002afc:	200002a8 	.word	0x200002a8
 8002b00:	4002001c 	.word	0x4002001c
 8002b04:	200002ec 	.word	0x200002ec
 8002b08:	40020030 	.word	0x40020030

08002b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b10:	e7fe      	b.n	8002b10 <NMI_Handler+0x4>

08002b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b12:	b480      	push	{r7}
 8002b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b16:	e7fe      	b.n	8002b16 <HardFault_Handler+0x4>

08002b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b1c:	e7fe      	b.n	8002b1c <MemManage_Handler+0x4>

08002b1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b22:	e7fe      	b.n	8002b22 <BusFault_Handler+0x4>

08002b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b28:	e7fe      	b.n	8002b28 <UsageFault_Handler+0x4>

08002b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr

08002b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b36:	b480      	push	{r7}
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bc80      	pop	{r7}
 8002b40:	4770      	bx	lr

08002b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b42:	b480      	push	{r7}
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b46:	bf00      	nop
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr

08002b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b52:	f7fd fe75 	bl	8000840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
	...

08002b5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b60:	4802      	ldr	r0, [pc, #8]	; (8002b6c <DMA1_Channel1_IRQHandler+0x10>)
 8002b62:	f001 fec5 	bl	80048f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	20000164 	.word	0x20000164

08002b70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002b74:	4802      	ldr	r0, [pc, #8]	; (8002b80 <DMA1_Channel2_IRQHandler+0x10>)
 8002b76:	f001 febb 	bl	80048f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	200002a8 	.word	0x200002a8

08002b84 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002b88:	4802      	ldr	r0, [pc, #8]	; (8002b94 <DMA1_Channel3_IRQHandler+0x10>)
 8002b8a:	f001 feb1 	bl	80048f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	200002ec 	.word	0x200002ec

08002b98 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b9c:	4803      	ldr	r0, [pc, #12]	; (8002bac <ADC1_2_IRQHandler+0x14>)
 8002b9e:	f000 fad9 	bl	8003154 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002ba2:	4803      	ldr	r0, [pc, #12]	; (8002bb0 <ADC1_2_IRQHandler+0x18>)
 8002ba4:	f000 fad6 	bl	8003154 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	20000104 	.word	0x20000104
 8002bb0:	20000134 	.word	0x20000134

08002bb4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002bb8:	4802      	ldr	r0, [pc, #8]	; (8002bc4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002bba:	f001 f944 	bl	8003e46 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	200001a8 	.word	0x200001a8

08002bc8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002bcc:	4802      	ldr	r0, [pc, #8]	; (8002bd8 <TIM3_IRQHandler+0x10>)
 8002bce:	f003 f9d9 	bl	8005f84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000218 	.word	0x20000218

08002bdc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <USART3_IRQHandler+0x10>)
 8002be2:	f004 f97f 	bl	8006ee4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000260 	.word	0x20000260

08002bf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
	return 1;
 8002bf4:	2301      	movs	r3, #1
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <_kill>:

int _kill(int pid, int sig)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c08:	f005 f882 	bl	8007d10 <__errno>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2216      	movs	r2, #22
 8002c10:	601a      	str	r2, [r3, #0]
	return -1;
 8002c12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <_exit>:

void _exit (int status)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c26:	f04f 31ff 	mov.w	r1, #4294967295
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7ff ffe7 	bl	8002bfe <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c30:	e7fe      	b.n	8002c30 <_exit+0x12>

08002c32 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c36:	bf00      	nop
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr
	...

08002c40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c40:	f7ff fff7 	bl	8002c32 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c44:	480b      	ldr	r0, [pc, #44]	; (8002c74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002c46:	490c      	ldr	r1, [pc, #48]	; (8002c78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002c48:	4a0c      	ldr	r2, [pc, #48]	; (8002c7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c4c:	e002      	b.n	8002c54 <LoopCopyDataInit>

08002c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c52:	3304      	adds	r3, #4

08002c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c58:	d3f9      	bcc.n	8002c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c5a:	4a09      	ldr	r2, [pc, #36]	; (8002c80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002c5c:	4c09      	ldr	r4, [pc, #36]	; (8002c84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c60:	e001      	b.n	8002c66 <LoopFillZerobss>

08002c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c64:	3204      	adds	r2, #4

08002c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c68:	d3fb      	bcc.n	8002c62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c6a:	f005 f857 	bl	8007d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c6e:	f7fe fcab 	bl	80015c8 <main>
  bx lr
 8002c72:	4770      	bx	lr
  ldr r0, =_sdata
 8002c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c78:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002c7c:	08007f28 	.word	0x08007f28
  ldr r2, =_sbss
 8002c80:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002c84:	20000354 	.word	0x20000354

08002c88 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c88:	e7fe      	b.n	8002c88 <ADC3_IRQHandler>
	...

08002c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c90:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <HAL_Init+0x28>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a07      	ldr	r2, [pc, #28]	; (8002cb4 <HAL_Init+0x28>)
 8002c96:	f043 0310 	orr.w	r3, r3, #16
 8002c9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c9c:	2003      	movs	r0, #3
 8002c9e:	f001 fbcb 	bl	8004438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ca2:	2001      	movs	r0, #1
 8002ca4:	f000 f808 	bl	8002cb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ca8:	f7ff fcb6 	bl	8002618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40022000 	.word	0x40022000

08002cb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc0:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <HAL_InitTick+0x54>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_InitTick+0x58>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f001 fbe3 	bl	80044a2 <HAL_SYSTICK_Config>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00e      	b.n	8002d04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b0f      	cmp	r3, #15
 8002cea:	d80a      	bhi.n	8002d02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cec:	2200      	movs	r2, #0
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	f001 fbab 	bl	800444e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf8:	4a06      	ldr	r2, [pc, #24]	; (8002d14 <HAL_InitTick+0x5c>)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	e000      	b.n	8002d04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000000 	.word	0x20000000
 8002d10:	20000008 	.word	0x20000008
 8002d14:	20000004 	.word	0x20000004

08002d18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d1c:	4b02      	ldr	r3, [pc, #8]	; (8002d28 <HAL_GetTick+0x10>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	2000034c 	.word	0x2000034c

08002d2c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e0ce      	b.n	8002eec <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7ff fc86 	bl	800267c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 fc13 	bl	800359c <ADC_ConversionStop_Disable>
 8002d76:	4603      	mov	r3, r0
 8002d78:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f040 80a9 	bne.w	8002eda <HAL_ADC_Init+0x1ae>
 8002d88:	7dfb      	ldrb	r3, [r7, #23]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f040 80a5 	bne.w	8002eda <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d94:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d98:	f023 0302 	bic.w	r3, r3, #2
 8002d9c:	f043 0202 	orr.w	r2, r3, #2
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4951      	ldr	r1, [pc, #324]	; (8002ef4 <HAL_ADC_Init+0x1c8>)
 8002dae:	428b      	cmp	r3, r1
 8002db0:	d10a      	bne.n	8002dc8 <HAL_ADC_Init+0x9c>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002dba:	d002      	beq.n	8002dc2 <HAL_ADC_Init+0x96>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	e004      	b.n	8002dcc <HAL_ADC_Init+0xa0>
 8002dc2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002dc6:	e001      	b.n	8002dcc <HAL_ADC_Init+0xa0>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dcc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	7b1b      	ldrb	r3, [r3, #12]
 8002dd2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002dd4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002de4:	d003      	beq.n	8002dee <HAL_ADC_Init+0xc2>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d102      	bne.n	8002df4 <HAL_ADC_Init+0xc8>
 8002dee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002df2:	e000      	b.n	8002df6 <HAL_ADC_Init+0xca>
 8002df4:	2300      	movs	r3, #0
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	7d1b      	ldrb	r3, [r3, #20]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d119      	bne.n	8002e38 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	7b1b      	ldrb	r3, [r3, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d109      	bne.n	8002e20 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	035a      	lsls	r2, r3, #13
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	e00b      	b.n	8002e38 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e24:	f043 0220 	orr.w	r2, r3, #32
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	4b29      	ldr	r3, [pc, #164]	; (8002ef8 <HAL_ADC_Init+0x1cc>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	68b9      	ldr	r1, [r7, #8]
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e68:	d003      	beq.n	8002e72 <HAL_ADC_Init+0x146>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d104      	bne.n	8002e7c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	051b      	lsls	r3, r3, #20
 8002e7a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e82:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	4b19      	ldr	r3, [pc, #100]	; (8002efc <HAL_ADC_Init+0x1d0>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d10b      	bne.n	8002eb8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eaa:	f023 0303 	bic.w	r3, r3, #3
 8002eae:	f043 0201 	orr.w	r2, r3, #1
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eb6:	e018      	b.n	8002eea <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	f023 0312 	bic.w	r3, r3, #18
 8002ec0:	f043 0210 	orr.w	r2, r3, #16
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ecc:	f043 0201 	orr.w	r2, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ed8:	e007      	b.n	8002eea <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ede:	f043 0210 	orr.w	r2, r3, #16
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40013c00 	.word	0x40013c00
 8002ef8:	ffe1f7fd 	.word	0xffe1f7fd
 8002efc:	ff1f0efe 	.word	0xff1f0efe

08002f00 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a64      	ldr	r2, [pc, #400]	; (80030a8 <HAL_ADC_Start_DMA+0x1a8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_ADC_Start_DMA+0x24>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a63      	ldr	r2, [pc, #396]	; (80030ac <HAL_ADC_Start_DMA+0x1ac>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d106      	bne.n	8002f32 <HAL_ADC_Start_DMA+0x32>
 8002f24:	4b60      	ldr	r3, [pc, #384]	; (80030a8 <HAL_ADC_Start_DMA+0x1a8>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f040 80b3 	bne.w	8003098 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d101      	bne.n	8002f40 <HAL_ADC_Start_DMA+0x40>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e0ae      	b.n	800309e <HAL_ADC_Start_DMA+0x19e>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 facd 	bl	80034e8 <ADC_Enable>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f52:	7dfb      	ldrb	r3, [r7, #23]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f040 809a 	bne.w	800308e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f62:	f023 0301 	bic.w	r3, r3, #1
 8002f66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a4e      	ldr	r2, [pc, #312]	; (80030ac <HAL_ADC_Start_DMA+0x1ac>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d105      	bne.n	8002f84 <HAL_ADC_Start_DMA+0x84>
 8002f78:	4b4b      	ldr	r3, [pc, #300]	; (80030a8 <HAL_ADC_Start_DMA+0x1a8>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d115      	bne.n	8002fb0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d026      	beq.n	8002fec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fa6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fae:	e01d      	b.n	8002fec <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a39      	ldr	r2, [pc, #228]	; (80030a8 <HAL_ADC_Start_DMA+0x1a8>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d004      	beq.n	8002fd0 <HAL_ADC_Start_DMA+0xd0>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a38      	ldr	r2, [pc, #224]	; (80030ac <HAL_ADC_Start_DMA+0x1ac>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d10d      	bne.n	8002fec <HAL_ADC_Start_DMA+0xec>
 8002fd0:	4b35      	ldr	r3, [pc, #212]	; (80030a8 <HAL_ADC_Start_DMA+0x1a8>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d007      	beq.n	8002fec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fe4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d006      	beq.n	8003006 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffc:	f023 0206 	bic.w	r2, r3, #6
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	62da      	str	r2, [r3, #44]	; 0x2c
 8003004:	e002      	b.n	800300c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4a25      	ldr	r2, [pc, #148]	; (80030b0 <HAL_ADC_Start_DMA+0x1b0>)
 800301a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	4a24      	ldr	r2, [pc, #144]	; (80030b4 <HAL_ADC_Start_DMA+0x1b4>)
 8003022:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	4a23      	ldr	r2, [pc, #140]	; (80030b8 <HAL_ADC_Start_DMA+0x1b8>)
 800302a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0202 	mvn.w	r2, #2
 8003034:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003044:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a18      	ldr	r0, [r3, #32]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	334c      	adds	r3, #76	; 0x4c
 8003050:	4619      	mov	r1, r3
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f001 faa7 	bl	80045a8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003064:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003068:	d108      	bne.n	800307c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003078:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800307a:	e00f      	b.n	800309c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800308a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800308c:	e006      	b.n	800309c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003096:	e001      	b.n	800309c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800309c:	7dfb      	ldrb	r3, [r7, #23]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40012400 	.word	0x40012400
 80030ac:	40012800 	.word	0x40012800
 80030b0:	0800361f 	.word	0x0800361f
 80030b4:	0800369b 	.word	0x0800369b
 80030b8:	080036b7 	.word	0x080036b7

080030bc <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_ADC_Stop_DMA+0x1a>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e03a      	b.n	800314c <HAL_ADC_Stop_DMA+0x90>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fa5c 	bl	800359c <ADC_ConversionStop_Disable>
 80030e4:	4603      	mov	r3, r0
 80030e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d129      	bne.n	8003142 <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030fc:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d11a      	bne.n	8003142 <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	4618      	mov	r0, r3
 8003112:	f001 faa9 	bl	8004668 <HAL_DMA_Abort>
 8003116:	4603      	mov	r3, r0
 8003118:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10a      	bne.n	8003136 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003124:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003128:	f023 0301 	bic.w	r3, r3, #1
 800312c:	f043 0201 	orr.w	r2, r3, #1
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	629a      	str	r2, [r3, #40]	; 0x28
 8003134:	e005      	b.n	8003142 <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 800314a:	7bfb      	ldrb	r3, [r7, #15]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	f003 0320 	and.w	r3, r3, #32
 8003172:	2b00      	cmp	r3, #0
 8003174:	d03e      	beq.n	80031f4 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d039      	beq.n	80031f4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	2b00      	cmp	r3, #0
 800318a:	d105      	bne.n	8003198 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003190:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031a2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031a6:	d11d      	bne.n	80031e4 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d119      	bne.n	80031e4 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 0220 	bic.w	r2, r2, #32
 80031be:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d105      	bne.n	80031e4 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031dc:	f043 0201 	orr.w	r2, r3, #1
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f7fd fe99 	bl	8000f1c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f06f 0212 	mvn.w	r2, #18
 80031f2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d04d      	beq.n	800329a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b00      	cmp	r3, #0
 8003206:	d048      	beq.n	800329a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320c:	f003 0310 	and.w	r3, r3, #16
 8003210:	2b00      	cmp	r3, #0
 8003212:	d105      	bne.n	8003220 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003218:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800322a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800322e:	d012      	beq.n	8003256 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800323a:	2b00      	cmp	r3, #0
 800323c:	d125      	bne.n	800328a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003248:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800324c:	d11d      	bne.n	800328a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003252:	2b00      	cmp	r3, #0
 8003254:	d119      	bne.n	800328a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003264:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327a:	2b00      	cmp	r3, #0
 800327c:	d105      	bne.n	800328a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003282:	f043 0201 	orr.w	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7fd fe5a 	bl	8000f44 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 020c 	mvn.w	r2, #12
 8003298:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d012      	beq.n	80032ca <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00d      	beq.n	80032ca <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f7fe f886 	bl	80013cc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f06f 0201 	mvn.w	r2, #1
 80032c8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80032ca:	bf00      	nop
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr

080032e4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr
	...

080032f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003306:	2300      	movs	r3, #0
 8003308:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x20>
 8003314:	2302      	movs	r3, #2
 8003316:	e0dc      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x1da>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	2b06      	cmp	r3, #6
 8003326:	d81c      	bhi.n	8003362 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	3b05      	subs	r3, #5
 800333a:	221f      	movs	r2, #31
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	4019      	ands	r1, r3
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4413      	add	r3, r2
 8003352:	3b05      	subs	r3, #5
 8003354:	fa00 f203 	lsl.w	r2, r0, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	635a      	str	r2, [r3, #52]	; 0x34
 8003360:	e03c      	b.n	80033dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b0c      	cmp	r3, #12
 8003368:	d81c      	bhi.n	80033a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	3b23      	subs	r3, #35	; 0x23
 800337c:	221f      	movs	r2, #31
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	4019      	ands	r1, r3
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	6818      	ldr	r0, [r3, #0]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	4413      	add	r3, r2
 8003394:	3b23      	subs	r3, #35	; 0x23
 8003396:	fa00 f203 	lsl.w	r2, r0, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	631a      	str	r2, [r3, #48]	; 0x30
 80033a2:	e01b      	b.n	80033dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	4613      	mov	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	3b41      	subs	r3, #65	; 0x41
 80033b6:	221f      	movs	r2, #31
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	4019      	ands	r1, r3
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	6818      	ldr	r0, [r3, #0]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	4613      	mov	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	4413      	add	r3, r2
 80033ce:	3b41      	subs	r3, #65	; 0x41
 80033d0:	fa00 f203 	lsl.w	r2, r0, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b09      	cmp	r3, #9
 80033e2:	d91c      	bls.n	800341e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68d9      	ldr	r1, [r3, #12]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4613      	mov	r3, r2
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	4413      	add	r3, r2
 80033f4:	3b1e      	subs	r3, #30
 80033f6:	2207      	movs	r2, #7
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4019      	ands	r1, r3
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	6898      	ldr	r0, [r3, #8]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	4613      	mov	r3, r2
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4413      	add	r3, r2
 800340e:	3b1e      	subs	r3, #30
 8003410:	fa00 f203 	lsl.w	r2, r0, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	60da      	str	r2, [r3, #12]
 800341c:	e019      	b.n	8003452 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6919      	ldr	r1, [r3, #16]
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	4613      	mov	r3, r2
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	4413      	add	r3, r2
 800342e:	2207      	movs	r2, #7
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	4019      	ands	r1, r3
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	6898      	ldr	r0, [r3, #8]
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	4613      	mov	r3, r2
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	4413      	add	r3, r2
 8003446:	fa00 f203 	lsl.w	r2, r0, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b10      	cmp	r3, #16
 8003458:	d003      	beq.n	8003462 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800345e:	2b11      	cmp	r3, #17
 8003460:	d132      	bne.n	80034c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a1d      	ldr	r2, [pc, #116]	; (80034dc <HAL_ADC_ConfigChannel+0x1e4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d125      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d126      	bne.n	80034c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003488:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b10      	cmp	r3, #16
 8003490:	d11a      	bne.n	80034c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003492:	4b13      	ldr	r3, [pc, #76]	; (80034e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a13      	ldr	r2, [pc, #76]	; (80034e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003498:	fba2 2303 	umull	r2, r3, r2, r3
 800349c:	0c9a      	lsrs	r2, r3, #18
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034a8:	e002      	b.n	80034b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f9      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x1b2>
 80034b6:	e007      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034bc:	f043 0220 	orr.w	r2, r3, #32
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3714      	adds	r7, #20
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr
 80034dc:	40012400 	.word	0x40012400
 80034e0:	20000000 	.word	0x20000000
 80034e4:	431bde83 	.word	0x431bde83

080034e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b01      	cmp	r3, #1
 8003504:	d040      	beq.n	8003588 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f042 0201 	orr.w	r2, r2, #1
 8003514:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003516:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <ADC_Enable+0xac>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1f      	ldr	r2, [pc, #124]	; (8003598 <ADC_Enable+0xb0>)
 800351c:	fba2 2303 	umull	r2, r3, r2, r3
 8003520:	0c9b      	lsrs	r3, r3, #18
 8003522:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003524:	e002      	b.n	800352c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	3b01      	subs	r3, #1
 800352a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f9      	bne.n	8003526 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003532:	f7ff fbf1 	bl	8002d18 <HAL_GetTick>
 8003536:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003538:	e01f      	b.n	800357a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800353a:	f7ff fbed 	bl	8002d18 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d918      	bls.n	800357a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b01      	cmp	r3, #1
 8003554:	d011      	beq.n	800357a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	f043 0210 	orr.w	r2, r3, #16
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003566:	f043 0201 	orr.w	r2, r3, #1
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e007      	b.n	800358a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b01      	cmp	r3, #1
 8003586:	d1d8      	bne.n	800353a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	20000000 	.word	0x20000000
 8003598:	431bde83 	.word	0x431bde83

0800359c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d12e      	bne.n	8003614 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0201 	bic.w	r2, r2, #1
 80035c4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035c6:	f7ff fba7 	bl	8002d18 <HAL_GetTick>
 80035ca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035cc:	e01b      	b.n	8003606 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80035ce:	f7ff fba3 	bl	8002d18 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d914      	bls.n	8003606 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d10d      	bne.n	8003606 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ee:	f043 0210 	orr.w	r2, r3, #16
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fa:	f043 0201 	orr.w	r2, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e007      	b.n	8003616 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b01      	cmp	r3, #1
 8003612:	d0dc      	beq.n	80035ce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b084      	sub	sp, #16
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003630:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003634:	2b00      	cmp	r3, #0
 8003636:	d127      	bne.n	8003688 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800363c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800364e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003652:	d115      	bne.n	8003680 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003658:	2b00      	cmp	r3, #0
 800365a:	d111      	bne.n	8003680 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003660:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d105      	bne.n	8003680 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003678:	f043 0201 	orr.w	r2, r3, #1
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f7fd fc4b 	bl	8000f1c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003686:	e004      	b.n	8003692 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	4798      	blx	r3
}
 8003692:	bf00      	nop
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b084      	sub	sp, #16
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f7ff fe12 	bl	80032d2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036ae:	bf00      	nop
 80036b0:	3710      	adds	r7, #16
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b084      	sub	sp, #16
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d4:	f043 0204 	orr.w	r2, r3, #4
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f7ff fe01 	bl	80032e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036e2:	bf00      	nop
 80036e4:	3710      	adds	r7, #16
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
	...

080036ec <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f4:	2300      	movs	r3, #0
 80036f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_ADCEx_InjectedStart_IT+0x1a>
 8003702:	2302      	movs	r3, #2
 8003704:	e078      	b.n	80037f8 <HAL_ADCEx_InjectedStart_IT+0x10c>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff feea 	bl	80034e8 <ADC_Enable>
 8003714:	4603      	mov	r3, r0
 8003716:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d167      	bne.n	80037ee <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003722:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003726:	f023 0301 	bic.w	r3, r3, #1
 800372a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a32      	ldr	r2, [pc, #200]	; (8003800 <HAL_ADCEx_InjectedStart_IT+0x114>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d105      	bne.n	8003748 <HAL_ADCEx_InjectedStart_IT+0x5c>
 800373c:	4b31      	ldr	r3, [pc, #196]	; (8003804 <HAL_ADCEx_InjectedStart_IT+0x118>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d106      	bne.n	8003756 <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	629a      	str	r2, [r3, #40]	; 0x28
 8003754:	e005      	b.n	8003762 <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d102      	bne.n	8003774 <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f06f 0204 	mvn.w	r2, #4
 8003784:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003794:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d128      	bne.n	80037f6 <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80037ae:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80037b2:	d113      	bne.n	80037dc <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80037b8:	4a11      	ldr	r2, [pc, #68]	; (8003800 <HAL_ADCEx_InjectedStart_IT+0x114>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d105      	bne.n	80037ca <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80037be:	4b11      	ldr	r3, [pc, #68]	; (8003804 <HAL_ADCEx_InjectedStart_IT+0x118>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d108      	bne.n	80037dc <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 80037d8:	609a      	str	r2, [r3, #8]
 80037da:	e00c      	b.n	80037f6 <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	e003      	b.n	80037f6 <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	40012800 	.word	0x40012800
 8003804:	40012400 	.word	0x40012400

08003808 <HAL_ADCEx_InjectedStop_IT>:
  *         function HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_ADCEx_InjectedStop_IT+0x1a>
 800381e:	2302      	movs	r3, #2
 8003820:	e038      	b.n	8003894 <HAL_ADCEx_InjectedStop_IT+0x8c>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */ 
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003832:	2b00      	cmp	r3, #0
 8003834:	d121      	bne.n	800387a <HAL_ADCEx_InjectedStop_IT+0x72>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8003840:	2b00      	cmp	r3, #0
 8003842:	d11a      	bne.n	800387a <HAL_ADCEx_InjectedStop_IT+0x72>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f7ff fea9 	bl	800359c <ADC_ConversionStop_Disable>
 800384a:	4603      	mov	r3, r0
 800384c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800384e:	7bfb      	ldrb	r3, [r7, #15]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d11a      	bne.n	800388a <HAL_ADCEx_InjectedStop_IT+0x82>
    {
      /* Disable ADC end of conversion interrupt for injected channels */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003862:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003868:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800386c:	f023 0301 	bic.w	r3, r3, #1
 8003870:	f043 0201 	orr.w	r2, r3, #1
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 8003878:	e007      	b.n	800388a <HAL_ADCEx_InjectedStop_IT+0x82>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387e:	f043 0220 	orr.w	r2, r3, #32
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003892:	7bfb      	ldrb	r3, [r7, #15]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	2b04      	cmp	r3, #4
 80038ae:	d009      	beq.n	80038c4 <HAL_ADCEx_InjectedGetValue+0x28>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d815      	bhi.n	80038e2 <HAL_ADCEx_InjectedGetValue+0x46>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d00d      	beq.n	80038d8 <HAL_ADCEx_InjectedGetValue+0x3c>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	2b03      	cmp	r3, #3
 80038c0:	d005      	beq.n	80038ce <HAL_ADCEx_InjectedGetValue+0x32>
 80038c2:	e00e      	b.n	80038e2 <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ca:	60fb      	str	r3, [r7, #12]
      break;
 80038cc:	e00e      	b.n	80038ec <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d4:	60fb      	str	r3, [r7, #12]
      break;
 80038d6:	e009      	b.n	80038ec <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	60fb      	str	r3, [r7, #12]
      break;
 80038e0:	e004      	b.n	80038ec <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e8:	60fb      	str	r3, [r7, #12]
      break;
 80038ea:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 80038ec:	68fb      	ldr	r3, [r7, #12]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80038f8:	b490      	push	{r4, r7}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003902:	2300      	movs	r3, #0
 8003904:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003910:	2b01      	cmp	r3, #1
 8003912:	d101      	bne.n	8003918 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8003914:	2302      	movs	r3, #2
 8003916:	e18d      	b.n	8003c34 <HAL_ADCEx_InjectedConfigChannel+0x33c>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d119      	bne.n	800395c <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d10c      	bne.n	800394a <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003936:	0d9b      	lsrs	r3, r3, #22
 8003938:	059b      	lsls	r3, r3, #22
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	6812      	ldr	r2, [r2, #0]
 800393e:	03d1      	lsls	r1, r2, #15
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	430b      	orrs	r3, r1
 8003946:	6393      	str	r3, [r2, #56]	; 0x38
 8003948:	e04f      	b.n	80039ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800394e:	f043 0220 	orr.w	r2, r3, #32
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	73fb      	strb	r3, [r7, #15]
 800395a:	e046      	b.n	80039ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	429a      	cmp	r2, r3
 8003966:	d82a      	bhi.n	80039be <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	1ad2      	subs	r2, r2, r3
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	330f      	adds	r3, #15
 8003980:	221f      	movs	r2, #31
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800398a:	43db      	mvns	r3, r3
 800398c:	4019      	ands	r1, r3
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	3b01      	subs	r3, #1
 8003994:	0518      	lsls	r0, r3, #20
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681c      	ldr	r4, [r3, #0]
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	1ad2      	subs	r2, r2, r3
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	330f      	adds	r3, #15
 80039ac:	fa04 f303 	lsl.w	r3, r4, r3
 80039b0:	ea40 0203 	orr.w	r2, r0, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	639a      	str	r2, [r3, #56]	; 0x38
 80039bc:	e015      	b.n	80039ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	1ad2      	subs	r2, r2, r3
 80039ce:	4613      	mov	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4413      	add	r3, r2
 80039d4:	330f      	adds	r3, #15
 80039d6:	221f      	movs	r2, #31
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80039e0:	43da      	mvns	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	400a      	ands	r2, r1
 80039e8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d01c      	beq.n	8003a32 <HAL_ADCEx_InjectedConfigChannel+0x13a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a02:	f023 0301 	bic.w	r3, r3, #1
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	498d      	ldr	r1, [pc, #564]	; (8003c40 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8003a0c:	428a      	cmp	r2, r1
 8003a0e:	d10a      	bne.n	8003a26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	6992      	ldr	r2, [r2, #24]
 8003a14:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8003a18:	d002      	beq.n	8003a20 <HAL_ADCEx_InjectedConfigChannel+0x128>
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	6992      	ldr	r2, [r2, #24]
 8003a1e:	e004      	b.n	8003a2a <HAL_ADCEx_InjectedConfigChannel+0x132>
 8003a20:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a24:	e001      	b.n	8003a2a <HAL_ADCEx_InjectedConfigChannel+0x132>
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	6992      	ldr	r2, [r2, #24]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	6809      	ldr	r1, [r1, #0]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	7d5b      	ldrb	r3, [r3, #21]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d115      	bne.n	8003a66 <HAL_ADCEx_InjectedConfigChannel+0x16e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003a42:	d108      	bne.n	8003a56 <HAL_ADCEx_InjectedConfigChannel+0x15e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a52:	605a      	str	r2, [r3, #4]
 8003a54:	e007      	b.n	8003a66 <HAL_ADCEx_InjectedConfigChannel+0x16e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5a:	f043 0220 	orr.w	r2, r3, #32
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	7d1b      	ldrb	r3, [r3, #20]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d114      	bne.n	8003a98 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	7d5b      	ldrb	r3, [r3, #21]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d108      	bne.n	8003a88 <HAL_ADCEx_InjectedConfigChannel+0x190>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a84:	605a      	str	r2, [r3, #4]
 8003a86:	e007      	b.n	8003a98 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	f043 0220 	orr.w	r2, r3, #32
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b09      	cmp	r3, #9
 8003a9e:	d91c      	bls.n	8003ada <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68d9      	ldr	r1, [r3, #12]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	4413      	add	r3, r2
 8003ab0:	3b1e      	subs	r3, #30
 8003ab2:	2207      	movs	r2, #7
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	4019      	ands	r1, r3
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	6898      	ldr	r0, [r3, #8]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	4413      	add	r3, r2
 8003aca:	3b1e      	subs	r3, #30
 8003acc:	fa00 f203 	lsl.w	r2, r0, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	60da      	str	r2, [r3, #12]
 8003ad8:	e019      	b.n	8003b0e <HAL_ADCEx_InjectedConfigChannel+0x216>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6919      	ldr	r1, [r3, #16]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	4413      	add	r3, r2
 8003aea:	2207      	movs	r2, #7
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	4019      	ands	r1, r3
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6898      	ldr	r0, [r3, #8]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4613      	mov	r3, r2
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	4413      	add	r3, r2
 8003b02:	fa00 f203 	lsl.w	r2, r0, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b10      	cmp	r3, #16
 8003b14:	d003      	beq.n	8003b1e <HAL_ADCEx_InjectedConfigChannel+0x226>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b1a:	2b11      	cmp	r3, #17
 8003b1c:	d107      	bne.n	8003b2e <HAL_ADCEx_InjectedConfigChannel+0x236>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003b2c:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b03      	cmp	r3, #3
 8003b34:	d022      	beq.n	8003b7c <HAL_ADCEx_InjectedConfigChannel+0x284>
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	d82e      	bhi.n	8003b98 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d002      	beq.n	8003b44 <HAL_ADCEx_InjectedConfigChannel+0x24c>
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d00e      	beq.n	8003b60 <HAL_ADCEx_InjectedConfigChannel+0x268>
 8003b42:	e029      	b.n	8003b98 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003b4e:	f023 030f 	bic.w	r3, r3, #15
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	68d1      	ldr	r1, [r2, #12]
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	6812      	ldr	r2, [r2, #0]
 8003b5a:	430b      	orrs	r3, r1
 8003b5c:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8003b5e:	e029      	b.n	8003bb4 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003b6a:	f023 030f 	bic.w	r3, r3, #15
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	68d1      	ldr	r1, [r2, #12]
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6812      	ldr	r2, [r2, #0]
 8003b76:	430b      	orrs	r3, r1
 8003b78:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8003b7a:	e01b      	b.n	8003bb4 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003b86:	f023 030f 	bic.w	r3, r3, #15
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	68d1      	ldr	r1, [r2, #12]
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6812      	ldr	r2, [r2, #0]
 8003b92:	430b      	orrs	r3, r1
 8003b94:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8003b96:	e00d      	b.n	8003bb4 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003ba2:	f023 030f 	bic.w	r3, r3, #15
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	68d1      	ldr	r1, [r2, #12]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6812      	ldr	r2, [r2, #0]
 8003bae:	430b      	orrs	r3, r1
 8003bb0:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8003bb2:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2b10      	cmp	r3, #16
 8003bba:	d003      	beq.n	8003bc4 <HAL_ADCEx_InjectedConfigChannel+0x2cc>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003bc0:	2b11      	cmp	r3, #17
 8003bc2:	d132      	bne.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x332>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a1e      	ldr	r2, [pc, #120]	; (8003c44 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d125      	bne.n	8003c1a <HAL_ADCEx_InjectedConfigChannel+0x322>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d126      	bne.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x332>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003bea:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b10      	cmp	r3, #16
 8003bf2:	d11a      	bne.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x332>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bf4:	4b14      	ldr	r3, [pc, #80]	; (8003c48 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8003bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfe:	0c9a      	lsrs	r2, r3, #18
 8003c00:	4613      	mov	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4413      	add	r3, r2
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c0a:	e002      	b.n	8003c12 <HAL_ADCEx_InjectedConfigChannel+0x31a>
          {
            wait_loop_index--;
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1f9      	bne.n	8003c0c <HAL_ADCEx_InjectedConfigChannel+0x314>
 8003c18:	e007      	b.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x332>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1e:	f043 0220 	orr.w	r2, r3, #32
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc90      	pop	{r4, r7}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40013c00 	.word	0x40013c00
 8003c44:	40012400 	.word	0x40012400
 8003c48:	20000000 	.word	0x20000000
 8003c4c:	431bde83 	.word	0x431bde83

08003c50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e0ed      	b.n	8003e3e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d102      	bne.n	8003c74 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fe fda8 	bl	80027c4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0201 	orr.w	r2, r2, #1
 8003c82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c84:	f7ff f848 	bl	8002d18 <HAL_GetTick>
 8003c88:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c8a:	e012      	b.n	8003cb2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c8c:	f7ff f844 	bl	8002d18 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b0a      	cmp	r3, #10
 8003c98:	d90b      	bls.n	8003cb2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2205      	movs	r2, #5
 8003caa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e0c5      	b.n	8003e3e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0e5      	beq.n	8003c8c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 0202 	bic.w	r2, r2, #2
 8003cce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cd0:	f7ff f822 	bl	8002d18 <HAL_GetTick>
 8003cd4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003cd6:	e012      	b.n	8003cfe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cd8:	f7ff f81e 	bl	8002d18 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b0a      	cmp	r3, #10
 8003ce4:	d90b      	bls.n	8003cfe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2205      	movs	r2, #5
 8003cf6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e09f      	b.n	8003e3e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1e5      	bne.n	8003cd8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	7e1b      	ldrb	r3, [r3, #24]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d108      	bne.n	8003d26 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e007      	b.n	8003d36 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	7e5b      	ldrb	r3, [r3, #25]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d108      	bne.n	8003d50 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	e007      	b.n	8003d60 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	7e9b      	ldrb	r3, [r3, #26]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d108      	bne.n	8003d7a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0220 	orr.w	r2, r2, #32
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e007      	b.n	8003d8a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0220 	bic.w	r2, r2, #32
 8003d88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	7edb      	ldrb	r3, [r3, #27]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d108      	bne.n	8003da4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0210 	bic.w	r2, r2, #16
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e007      	b.n	8003db4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0210 	orr.w	r2, r2, #16
 8003db2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	7f1b      	ldrb	r3, [r3, #28]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d108      	bne.n	8003dce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0208 	orr.w	r2, r2, #8
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	e007      	b.n	8003dde <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0208 	bic.w	r2, r2, #8
 8003ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	7f5b      	ldrb	r3, [r3, #29]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d108      	bne.n	8003df8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0204 	orr.w	r2, r2, #4
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e007      	b.n	8003e08 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0204 	bic.w	r2, r2, #4
 8003e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	ea42 0103 	orr.w	r1, r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	1e5a      	subs	r2, r3, #1
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b08a      	sub	sp, #40	; 0x28
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d07c      	beq.n	8003f86 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d023      	beq.n	8003ede <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 f983 	bl	80041b4 <HAL_CAN_TxMailbox0CompleteCallback>
 8003eae:	e016      	b.n	8003ede <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d004      	beq.n	8003ec4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec2:	e00c      	b.n	8003ede <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d004      	beq.n	8003ed8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ed6:	e002      	b.n	8003ede <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 f986 	bl	80041ea <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d024      	beq.n	8003f32 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ef0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f962 	bl	80041c6 <HAL_CAN_TxMailbox1CompleteCallback>
 8003f02:	e016      	b.n	8003f32 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d004      	beq.n	8003f18 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f14:	627b      	str	r3, [r7, #36]	; 0x24
 8003f16:	e00c      	b.n	8003f32 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d004      	beq.n	8003f2c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f28:	627b      	str	r3, [r7, #36]	; 0x24
 8003f2a:	e002      	b.n	8003f32 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f965 	bl	80041fc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d024      	beq.n	8003f86 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f000 f941 	bl	80041d8 <HAL_CAN_TxMailbox2CompleteCallback>
 8003f56:	e016      	b.n	8003f86 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d004      	beq.n	8003f6c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f68:	627b      	str	r3, [r7, #36]	; 0x24
 8003f6a:	e00c      	b.n	8003f86 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d004      	beq.n	8003f80 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f7e:	e002      	b.n	8003f86 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f944 	bl	800420e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00c      	beq.n	8003faa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	f003 0310 	and.w	r3, r3, #16
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d007      	beq.n	8003faa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fa0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2210      	movs	r2, #16
 8003fa8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003faa:	6a3b      	ldr	r3, [r7, #32]
 8003fac:	f003 0304 	and.w	r3, r3, #4
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00b      	beq.n	8003fcc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d006      	beq.n	8003fcc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2208      	movs	r2, #8
 8003fc4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f933 	bl	8004232 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d009      	beq.n	8003fea <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	f003 0303 	and.w	r3, r3, #3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 f91b 	bl	8004220 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00c      	beq.n	800400e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	f003 0310 	and.w	r3, r3, #16
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d007      	beq.n	800400e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004000:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004004:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2210      	movs	r2, #16
 800400c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800400e:	6a3b      	ldr	r3, [r7, #32]
 8004010:	f003 0320 	and.w	r3, r3, #32
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00b      	beq.n	8004030 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d006      	beq.n	8004030 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2208      	movs	r2, #8
 8004028:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f913 	bl	8004256 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	f003 0310 	and.w	r3, r3, #16
 8004036:	2b00      	cmp	r3, #0
 8004038:	d009      	beq.n	800404e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	f003 0303 	and.w	r3, r3, #3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f8fb 	bl	8004244 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00b      	beq.n	8004070 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f003 0310 	and.w	r3, r3, #16
 800405e:	2b00      	cmp	r3, #0
 8004060:	d006      	beq.n	8004070 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2210      	movs	r2, #16
 8004068:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f8fc 	bl	8004268 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00b      	beq.n	8004092 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	f003 0308 	and.w	r3, r3, #8
 8004080:	2b00      	cmp	r3, #0
 8004082:	d006      	beq.n	8004092 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2208      	movs	r2, #8
 800408a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f8f4 	bl	800427a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d07b      	beq.n	8004194 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f003 0304 	and.w	r3, r3, #4
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d072      	beq.n	800418c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d008      	beq.n	80040c2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80040ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040bc:	f043 0301 	orr.w	r3, r3, #1
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d008      	beq.n	80040de <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80040d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d8:	f043 0302 	orr.w	r3, r3, #2
 80040dc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d008      	beq.n	80040fa <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	f043 0304 	orr.w	r3, r3, #4
 80040f8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80040fa:	6a3b      	ldr	r3, [r7, #32]
 80040fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004100:	2b00      	cmp	r3, #0
 8004102:	d043      	beq.n	800418c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800410a:	2b00      	cmp	r3, #0
 800410c:	d03e      	beq.n	800418c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004114:	2b60      	cmp	r3, #96	; 0x60
 8004116:	d02b      	beq.n	8004170 <HAL_CAN_IRQHandler+0x32a>
 8004118:	2b60      	cmp	r3, #96	; 0x60
 800411a:	d82e      	bhi.n	800417a <HAL_CAN_IRQHandler+0x334>
 800411c:	2b50      	cmp	r3, #80	; 0x50
 800411e:	d022      	beq.n	8004166 <HAL_CAN_IRQHandler+0x320>
 8004120:	2b50      	cmp	r3, #80	; 0x50
 8004122:	d82a      	bhi.n	800417a <HAL_CAN_IRQHandler+0x334>
 8004124:	2b40      	cmp	r3, #64	; 0x40
 8004126:	d019      	beq.n	800415c <HAL_CAN_IRQHandler+0x316>
 8004128:	2b40      	cmp	r3, #64	; 0x40
 800412a:	d826      	bhi.n	800417a <HAL_CAN_IRQHandler+0x334>
 800412c:	2b30      	cmp	r3, #48	; 0x30
 800412e:	d010      	beq.n	8004152 <HAL_CAN_IRQHandler+0x30c>
 8004130:	2b30      	cmp	r3, #48	; 0x30
 8004132:	d822      	bhi.n	800417a <HAL_CAN_IRQHandler+0x334>
 8004134:	2b10      	cmp	r3, #16
 8004136:	d002      	beq.n	800413e <HAL_CAN_IRQHandler+0x2f8>
 8004138:	2b20      	cmp	r3, #32
 800413a:	d005      	beq.n	8004148 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800413c:	e01d      	b.n	800417a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	f043 0308 	orr.w	r3, r3, #8
 8004144:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004146:	e019      	b.n	800417c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	f043 0310 	orr.w	r3, r3, #16
 800414e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004150:	e014      	b.n	800417c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	f043 0320 	orr.w	r3, r3, #32
 8004158:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800415a:	e00f      	b.n	800417c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800415c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004164:	e00a      	b.n	800417c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800416c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800416e:	e005      	b.n	800417c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004176:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004178:	e000      	b.n	800417c <HAL_CAN_IRQHandler+0x336>
            break;
 800417a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699a      	ldr	r2, [r3, #24]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800418a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2204      	movs	r2, #4
 8004192:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	2b00      	cmp	r3, #0
 8004198:	d008      	beq.n	80041ac <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800419e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f870 	bl	800428c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80041ac:	bf00      	nop
 80041ae:	3728      	adds	r7, #40	; 0x28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc80      	pop	{r7}
 80041c4:	4770      	bx	lr

080041c6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b083      	sub	sp, #12
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80041ce:	bf00      	nop
 80041d0:	370c      	adds	r7, #12
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bc80      	pop	{r7}
 80041d6:	4770      	bx	lr

080041d8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr

080041ea <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80041ea:	b480      	push	{r7}
 80041ec:	b083      	sub	sp, #12
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr

080041fc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	bc80      	pop	{r7}
 800420c:	4770      	bx	lr

0800420e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800420e:	b480      	push	{r7}
 8004210:	b083      	sub	sp, #12
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004216:	bf00      	nop
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr

08004220 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	bc80      	pop	{r7}
 8004230:	4770      	bx	lr

08004232 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr

08004244 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr

08004256 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr

08004268 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr

0800427a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	bc80      	pop	{r7}
 800428a:	4770      	bx	lr

0800428c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr
	...

080042a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042b0:	4b0c      	ldr	r3, [pc, #48]	; (80042e4 <__NVIC_SetPriorityGrouping+0x44>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80042bc:	4013      	ands	r3, r2
 80042be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042d2:	4a04      	ldr	r2, [pc, #16]	; (80042e4 <__NVIC_SetPriorityGrouping+0x44>)
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	60d3      	str	r3, [r2, #12]
}
 80042d8:	bf00      	nop
 80042da:	3714      	adds	r7, #20
 80042dc:	46bd      	mov	sp, r7
 80042de:	bc80      	pop	{r7}
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	e000ed00 	.word	0xe000ed00

080042e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042ec:	4b04      	ldr	r3, [pc, #16]	; (8004300 <__NVIC_GetPriorityGrouping+0x18>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	0a1b      	lsrs	r3, r3, #8
 80042f2:	f003 0307 	and.w	r3, r3, #7
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bc80      	pop	{r7}
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	e000ed00 	.word	0xe000ed00

08004304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	4603      	mov	r3, r0
 800430c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800430e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004312:	2b00      	cmp	r3, #0
 8004314:	db0b      	blt.n	800432e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	f003 021f 	and.w	r2, r3, #31
 800431c:	4906      	ldr	r1, [pc, #24]	; (8004338 <__NVIC_EnableIRQ+0x34>)
 800431e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004322:	095b      	lsrs	r3, r3, #5
 8004324:	2001      	movs	r0, #1
 8004326:	fa00 f202 	lsl.w	r2, r0, r2
 800432a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800432e:	bf00      	nop
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	bc80      	pop	{r7}
 8004336:	4770      	bx	lr
 8004338:	e000e100 	.word	0xe000e100

0800433c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	6039      	str	r1, [r7, #0]
 8004346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434c:	2b00      	cmp	r3, #0
 800434e:	db0a      	blt.n	8004366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	490c      	ldr	r1, [pc, #48]	; (8004388 <__NVIC_SetPriority+0x4c>)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	0112      	lsls	r2, r2, #4
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	440b      	add	r3, r1
 8004360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004364:	e00a      	b.n	800437c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	b2da      	uxtb	r2, r3
 800436a:	4908      	ldr	r1, [pc, #32]	; (800438c <__NVIC_SetPriority+0x50>)
 800436c:	79fb      	ldrb	r3, [r7, #7]
 800436e:	f003 030f 	and.w	r3, r3, #15
 8004372:	3b04      	subs	r3, #4
 8004374:	0112      	lsls	r2, r2, #4
 8004376:	b2d2      	uxtb	r2, r2
 8004378:	440b      	add	r3, r1
 800437a:	761a      	strb	r2, [r3, #24]
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	e000e100 	.word	0xe000e100
 800438c:	e000ed00 	.word	0xe000ed00

08004390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004390:	b480      	push	{r7}
 8004392:	b089      	sub	sp, #36	; 0x24
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	f1c3 0307 	rsb	r3, r3, #7
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	bf28      	it	cs
 80043ae:	2304      	movcs	r3, #4
 80043b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	3304      	adds	r3, #4
 80043b6:	2b06      	cmp	r3, #6
 80043b8:	d902      	bls.n	80043c0 <NVIC_EncodePriority+0x30>
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	3b03      	subs	r3, #3
 80043be:	e000      	b.n	80043c2 <NVIC_EncodePriority+0x32>
 80043c0:	2300      	movs	r3, #0
 80043c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043c4:	f04f 32ff 	mov.w	r2, #4294967295
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	fa02 f303 	lsl.w	r3, r2, r3
 80043ce:	43da      	mvns	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	401a      	ands	r2, r3
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043d8:	f04f 31ff 	mov.w	r1, #4294967295
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	fa01 f303 	lsl.w	r3, r1, r3
 80043e2:	43d9      	mvns	r1, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043e8:	4313      	orrs	r3, r2
         );
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3724      	adds	r7, #36	; 0x24
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3b01      	subs	r3, #1
 8004400:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004404:	d301      	bcc.n	800440a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004406:	2301      	movs	r3, #1
 8004408:	e00f      	b.n	800442a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800440a:	4a0a      	ldr	r2, [pc, #40]	; (8004434 <SysTick_Config+0x40>)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3b01      	subs	r3, #1
 8004410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004412:	210f      	movs	r1, #15
 8004414:	f04f 30ff 	mov.w	r0, #4294967295
 8004418:	f7ff ff90 	bl	800433c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800441c:	4b05      	ldr	r3, [pc, #20]	; (8004434 <SysTick_Config+0x40>)
 800441e:	2200      	movs	r2, #0
 8004420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004422:	4b04      	ldr	r3, [pc, #16]	; (8004434 <SysTick_Config+0x40>)
 8004424:	2207      	movs	r2, #7
 8004426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	e000e010 	.word	0xe000e010

08004438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7ff ff2d 	bl	80042a0 <__NVIC_SetPriorityGrouping>
}
 8004446:	bf00      	nop
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800444e:	b580      	push	{r7, lr}
 8004450:	b086      	sub	sp, #24
 8004452:	af00      	add	r7, sp, #0
 8004454:	4603      	mov	r3, r0
 8004456:	60b9      	str	r1, [r7, #8]
 8004458:	607a      	str	r2, [r7, #4]
 800445a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004460:	f7ff ff42 	bl	80042e8 <__NVIC_GetPriorityGrouping>
 8004464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	68b9      	ldr	r1, [r7, #8]
 800446a:	6978      	ldr	r0, [r7, #20]
 800446c:	f7ff ff90 	bl	8004390 <NVIC_EncodePriority>
 8004470:	4602      	mov	r2, r0
 8004472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004476:	4611      	mov	r1, r2
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff ff5f 	bl	800433c <__NVIC_SetPriority>
}
 800447e:	bf00      	nop
 8004480:	3718      	adds	r7, #24
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b082      	sub	sp, #8
 800448a:	af00      	add	r7, sp, #0
 800448c:	4603      	mov	r3, r0
 800448e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004494:	4618      	mov	r0, r3
 8004496:	f7ff ff35 	bl	8004304 <__NVIC_EnableIRQ>
}
 800449a:	bf00      	nop
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b082      	sub	sp, #8
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f7ff ffa2 	bl	80043f4 <SysTick_Config>
 80044b0:	4603      	mov	r3, r0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
	...

080044bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e059      	b.n	8004586 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	4b2d      	ldr	r3, [pc, #180]	; (8004590 <HAL_DMA_Init+0xd4>)
 80044da:	429a      	cmp	r2, r3
 80044dc:	d80f      	bhi.n	80044fe <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	461a      	mov	r2, r3
 80044e4:	4b2b      	ldr	r3, [pc, #172]	; (8004594 <HAL_DMA_Init+0xd8>)
 80044e6:	4413      	add	r3, r2
 80044e8:	4a2b      	ldr	r2, [pc, #172]	; (8004598 <HAL_DMA_Init+0xdc>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	091b      	lsrs	r3, r3, #4
 80044f0:	009a      	lsls	r2, r3, #2
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a28      	ldr	r2, [pc, #160]	; (800459c <HAL_DMA_Init+0xe0>)
 80044fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80044fc:	e00e      	b.n	800451c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	4b26      	ldr	r3, [pc, #152]	; (80045a0 <HAL_DMA_Init+0xe4>)
 8004506:	4413      	add	r3, r2
 8004508:	4a23      	ldr	r2, [pc, #140]	; (8004598 <HAL_DMA_Init+0xdc>)
 800450a:	fba2 2303 	umull	r2, r3, r2, r3
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	009a      	lsls	r2, r3, #2
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a22      	ldr	r2, [pc, #136]	; (80045a4 <HAL_DMA_Init+0xe8>)
 800451a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004532:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004536:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004540:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800454c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004558:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	bc80      	pop	{r7}
 800458e:	4770      	bx	lr
 8004590:	40020407 	.word	0x40020407
 8004594:	bffdfff8 	.word	0xbffdfff8
 8004598:	cccccccd 	.word	0xcccccccd
 800459c:	40020000 	.word	0x40020000
 80045a0:	bffdfbf8 	.word	0xbffdfbf8
 80045a4:	40020400 	.word	0x40020400

080045a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
 80045b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_DMA_Start_IT+0x20>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e04b      	b.n	8004660 <HAL_DMA_Start_IT+0xb8>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d13a      	bne.n	8004652 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2202      	movs	r2, #2
 80045e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	68b9      	ldr	r1, [r7, #8]
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fbb1 	bl	8004d68 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460a:	2b00      	cmp	r3, #0
 800460c:	d008      	beq.n	8004620 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 020e 	orr.w	r2, r2, #14
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	e00f      	b.n	8004640 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0204 	bic.w	r2, r2, #4
 800462e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 020a 	orr.w	r2, r2, #10
 800463e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	e005      	b.n	800465e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800465a:	2302      	movs	r3, #2
 800465c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800465e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004660:	4618      	mov	r0, r3
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d008      	beq.n	8004692 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2204      	movs	r2, #4
 8004684:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e020      	b.n	80046d4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 020e 	bic.w	r2, r2, #14
 80046a0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 0201 	bic.w	r2, r2, #1
 80046b0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ba:	2101      	movs	r1, #1
 80046bc:	fa01 f202 	lsl.w	r2, r1, r2
 80046c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr
	...

080046e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d005      	beq.n	8004704 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2204      	movs	r2, #4
 80046fc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	73fb      	strb	r3, [r7, #15]
 8004702:	e0d6      	b.n	80048b2 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 020e 	bic.w	r2, r2, #14
 8004712:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f022 0201 	bic.w	r2, r2, #1
 8004722:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	461a      	mov	r2, r3
 800472a:	4b64      	ldr	r3, [pc, #400]	; (80048bc <HAL_DMA_Abort_IT+0x1dc>)
 800472c:	429a      	cmp	r2, r3
 800472e:	d958      	bls.n	80047e2 <HAL_DMA_Abort_IT+0x102>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a62      	ldr	r2, [pc, #392]	; (80048c0 <HAL_DMA_Abort_IT+0x1e0>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d04f      	beq.n	80047da <HAL_DMA_Abort_IT+0xfa>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a61      	ldr	r2, [pc, #388]	; (80048c4 <HAL_DMA_Abort_IT+0x1e4>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d048      	beq.n	80047d6 <HAL_DMA_Abort_IT+0xf6>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a5f      	ldr	r2, [pc, #380]	; (80048c8 <HAL_DMA_Abort_IT+0x1e8>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d040      	beq.n	80047d0 <HAL_DMA_Abort_IT+0xf0>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a5e      	ldr	r2, [pc, #376]	; (80048cc <HAL_DMA_Abort_IT+0x1ec>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d038      	beq.n	80047ca <HAL_DMA_Abort_IT+0xea>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a5c      	ldr	r2, [pc, #368]	; (80048d0 <HAL_DMA_Abort_IT+0x1f0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d030      	beq.n	80047c4 <HAL_DMA_Abort_IT+0xe4>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a5b      	ldr	r2, [pc, #364]	; (80048d4 <HAL_DMA_Abort_IT+0x1f4>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d028      	beq.n	80047be <HAL_DMA_Abort_IT+0xde>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a52      	ldr	r2, [pc, #328]	; (80048bc <HAL_DMA_Abort_IT+0x1dc>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d020      	beq.n	80047b8 <HAL_DMA_Abort_IT+0xd8>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a57      	ldr	r2, [pc, #348]	; (80048d8 <HAL_DMA_Abort_IT+0x1f8>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d019      	beq.n	80047b4 <HAL_DMA_Abort_IT+0xd4>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a55      	ldr	r2, [pc, #340]	; (80048dc <HAL_DMA_Abort_IT+0x1fc>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d012      	beq.n	80047b0 <HAL_DMA_Abort_IT+0xd0>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a54      	ldr	r2, [pc, #336]	; (80048e0 <HAL_DMA_Abort_IT+0x200>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d00a      	beq.n	80047aa <HAL_DMA_Abort_IT+0xca>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a52      	ldr	r2, [pc, #328]	; (80048e4 <HAL_DMA_Abort_IT+0x204>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d102      	bne.n	80047a4 <HAL_DMA_Abort_IT+0xc4>
 800479e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047a2:	e01b      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047a8:	e018      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047ae:	e015      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047b0:	2310      	movs	r3, #16
 80047b2:	e013      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047b4:	2301      	movs	r3, #1
 80047b6:	e011      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047bc:	e00e      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80047c2:	e00b      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047c8:	e008      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047ce:	e005      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047d4:	e002      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047d6:	2310      	movs	r3, #16
 80047d8:	e000      	b.n	80047dc <HAL_DMA_Abort_IT+0xfc>
 80047da:	2301      	movs	r3, #1
 80047dc:	4a42      	ldr	r2, [pc, #264]	; (80048e8 <HAL_DMA_Abort_IT+0x208>)
 80047de:	6053      	str	r3, [r2, #4]
 80047e0:	e057      	b.n	8004892 <HAL_DMA_Abort_IT+0x1b2>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a36      	ldr	r2, [pc, #216]	; (80048c0 <HAL_DMA_Abort_IT+0x1e0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d04f      	beq.n	800488c <HAL_DMA_Abort_IT+0x1ac>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a34      	ldr	r2, [pc, #208]	; (80048c4 <HAL_DMA_Abort_IT+0x1e4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d048      	beq.n	8004888 <HAL_DMA_Abort_IT+0x1a8>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a33      	ldr	r2, [pc, #204]	; (80048c8 <HAL_DMA_Abort_IT+0x1e8>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d040      	beq.n	8004882 <HAL_DMA_Abort_IT+0x1a2>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a31      	ldr	r2, [pc, #196]	; (80048cc <HAL_DMA_Abort_IT+0x1ec>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d038      	beq.n	800487c <HAL_DMA_Abort_IT+0x19c>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a30      	ldr	r2, [pc, #192]	; (80048d0 <HAL_DMA_Abort_IT+0x1f0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d030      	beq.n	8004876 <HAL_DMA_Abort_IT+0x196>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a2e      	ldr	r2, [pc, #184]	; (80048d4 <HAL_DMA_Abort_IT+0x1f4>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d028      	beq.n	8004870 <HAL_DMA_Abort_IT+0x190>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a26      	ldr	r2, [pc, #152]	; (80048bc <HAL_DMA_Abort_IT+0x1dc>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d020      	beq.n	800486a <HAL_DMA_Abort_IT+0x18a>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a2a      	ldr	r2, [pc, #168]	; (80048d8 <HAL_DMA_Abort_IT+0x1f8>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d019      	beq.n	8004866 <HAL_DMA_Abort_IT+0x186>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a29      	ldr	r2, [pc, #164]	; (80048dc <HAL_DMA_Abort_IT+0x1fc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d012      	beq.n	8004862 <HAL_DMA_Abort_IT+0x182>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a27      	ldr	r2, [pc, #156]	; (80048e0 <HAL_DMA_Abort_IT+0x200>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00a      	beq.n	800485c <HAL_DMA_Abort_IT+0x17c>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a26      	ldr	r2, [pc, #152]	; (80048e4 <HAL_DMA_Abort_IT+0x204>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d102      	bne.n	8004856 <HAL_DMA_Abort_IT+0x176>
 8004850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004854:	e01b      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004856:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800485a:	e018      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 800485c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004860:	e015      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004862:	2310      	movs	r3, #16
 8004864:	e013      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004866:	2301      	movs	r3, #1
 8004868:	e011      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 800486a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800486e:	e00e      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004870:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004874:	e00b      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004876:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800487a:	e008      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 800487c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004880:	e005      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004886:	e002      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 8004888:	2310      	movs	r3, #16
 800488a:	e000      	b.n	800488e <HAL_DMA_Abort_IT+0x1ae>
 800488c:	2301      	movs	r3, #1
 800488e:	4a17      	ldr	r2, [pc, #92]	; (80048ec <HAL_DMA_Abort_IT+0x20c>)
 8004890:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	4798      	blx	r3
    } 
  }
  return status;
 80048b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3710      	adds	r7, #16
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40020080 	.word	0x40020080
 80048c0:	40020008 	.word	0x40020008
 80048c4:	4002001c 	.word	0x4002001c
 80048c8:	40020030 	.word	0x40020030
 80048cc:	40020044 	.word	0x40020044
 80048d0:	40020058 	.word	0x40020058
 80048d4:	4002006c 	.word	0x4002006c
 80048d8:	40020408 	.word	0x40020408
 80048dc:	4002041c 	.word	0x4002041c
 80048e0:	40020430 	.word	0x40020430
 80048e4:	40020444 	.word	0x40020444
 80048e8:	40020400 	.word	0x40020400
 80048ec:	40020000 	.word	0x40020000

080048f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	2204      	movs	r2, #4
 800490e:	409a      	lsls	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4013      	ands	r3, r2
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80d6 	beq.w	8004ac6 <HAL_DMA_IRQHandler+0x1d6>
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f003 0304 	and.w	r3, r3, #4
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 80d0 	beq.w	8004ac6 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0320 	and.w	r3, r3, #32
 8004930:	2b00      	cmp	r3, #0
 8004932:	d107      	bne.n	8004944 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0204 	bic.w	r2, r2, #4
 8004942:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	461a      	mov	r2, r3
 800494a:	4b9b      	ldr	r3, [pc, #620]	; (8004bb8 <HAL_DMA_IRQHandler+0x2c8>)
 800494c:	429a      	cmp	r2, r3
 800494e:	d958      	bls.n	8004a02 <HAL_DMA_IRQHandler+0x112>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a99      	ldr	r2, [pc, #612]	; (8004bbc <HAL_DMA_IRQHandler+0x2cc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d04f      	beq.n	80049fa <HAL_DMA_IRQHandler+0x10a>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a98      	ldr	r2, [pc, #608]	; (8004bc0 <HAL_DMA_IRQHandler+0x2d0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d048      	beq.n	80049f6 <HAL_DMA_IRQHandler+0x106>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a96      	ldr	r2, [pc, #600]	; (8004bc4 <HAL_DMA_IRQHandler+0x2d4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d040      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x100>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a95      	ldr	r2, [pc, #596]	; (8004bc8 <HAL_DMA_IRQHandler+0x2d8>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d038      	beq.n	80049ea <HAL_DMA_IRQHandler+0xfa>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a93      	ldr	r2, [pc, #588]	; (8004bcc <HAL_DMA_IRQHandler+0x2dc>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d030      	beq.n	80049e4 <HAL_DMA_IRQHandler+0xf4>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a92      	ldr	r2, [pc, #584]	; (8004bd0 <HAL_DMA_IRQHandler+0x2e0>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d028      	beq.n	80049de <HAL_DMA_IRQHandler+0xee>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a89      	ldr	r2, [pc, #548]	; (8004bb8 <HAL_DMA_IRQHandler+0x2c8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d020      	beq.n	80049d8 <HAL_DMA_IRQHandler+0xe8>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a8e      	ldr	r2, [pc, #568]	; (8004bd4 <HAL_DMA_IRQHandler+0x2e4>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d019      	beq.n	80049d4 <HAL_DMA_IRQHandler+0xe4>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a8c      	ldr	r2, [pc, #560]	; (8004bd8 <HAL_DMA_IRQHandler+0x2e8>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d012      	beq.n	80049d0 <HAL_DMA_IRQHandler+0xe0>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a8b      	ldr	r2, [pc, #556]	; (8004bdc <HAL_DMA_IRQHandler+0x2ec>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00a      	beq.n	80049ca <HAL_DMA_IRQHandler+0xda>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a89      	ldr	r2, [pc, #548]	; (8004be0 <HAL_DMA_IRQHandler+0x2f0>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d102      	bne.n	80049c4 <HAL_DMA_IRQHandler+0xd4>
 80049be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049c2:	e01b      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80049c8:	e018      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049ce:	e015      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049d0:	2340      	movs	r3, #64	; 0x40
 80049d2:	e013      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049d4:	2304      	movs	r3, #4
 80049d6:	e011      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049d8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80049dc:	e00e      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80049e2:	e00b      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049e4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80049e8:	e008      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049ee:	e005      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049f4:	e002      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049f6:	2340      	movs	r3, #64	; 0x40
 80049f8:	e000      	b.n	80049fc <HAL_DMA_IRQHandler+0x10c>
 80049fa:	2304      	movs	r3, #4
 80049fc:	4a79      	ldr	r2, [pc, #484]	; (8004be4 <HAL_DMA_IRQHandler+0x2f4>)
 80049fe:	6053      	str	r3, [r2, #4]
 8004a00:	e057      	b.n	8004ab2 <HAL_DMA_IRQHandler+0x1c2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a6d      	ldr	r2, [pc, #436]	; (8004bbc <HAL_DMA_IRQHandler+0x2cc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d04f      	beq.n	8004aac <HAL_DMA_IRQHandler+0x1bc>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a6b      	ldr	r2, [pc, #428]	; (8004bc0 <HAL_DMA_IRQHandler+0x2d0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d048      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x1b8>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a6a      	ldr	r2, [pc, #424]	; (8004bc4 <HAL_DMA_IRQHandler+0x2d4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d040      	beq.n	8004aa2 <HAL_DMA_IRQHandler+0x1b2>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a68      	ldr	r2, [pc, #416]	; (8004bc8 <HAL_DMA_IRQHandler+0x2d8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d038      	beq.n	8004a9c <HAL_DMA_IRQHandler+0x1ac>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a67      	ldr	r2, [pc, #412]	; (8004bcc <HAL_DMA_IRQHandler+0x2dc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d030      	beq.n	8004a96 <HAL_DMA_IRQHandler+0x1a6>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a65      	ldr	r2, [pc, #404]	; (8004bd0 <HAL_DMA_IRQHandler+0x2e0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d028      	beq.n	8004a90 <HAL_DMA_IRQHandler+0x1a0>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a5d      	ldr	r2, [pc, #372]	; (8004bb8 <HAL_DMA_IRQHandler+0x2c8>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d020      	beq.n	8004a8a <HAL_DMA_IRQHandler+0x19a>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a61      	ldr	r2, [pc, #388]	; (8004bd4 <HAL_DMA_IRQHandler+0x2e4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d019      	beq.n	8004a86 <HAL_DMA_IRQHandler+0x196>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a60      	ldr	r2, [pc, #384]	; (8004bd8 <HAL_DMA_IRQHandler+0x2e8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d012      	beq.n	8004a82 <HAL_DMA_IRQHandler+0x192>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a5e      	ldr	r2, [pc, #376]	; (8004bdc <HAL_DMA_IRQHandler+0x2ec>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00a      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x18c>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a5d      	ldr	r2, [pc, #372]	; (8004be0 <HAL_DMA_IRQHandler+0x2f0>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d102      	bne.n	8004a76 <HAL_DMA_IRQHandler+0x186>
 8004a70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004a74:	e01b      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a76:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004a7a:	e018      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a80:	e015      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a82:	2340      	movs	r3, #64	; 0x40
 8004a84:	e013      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a86:	2304      	movs	r3, #4
 8004a88:	e011      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a8a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004a8e:	e00e      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a90:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004a94:	e00b      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a96:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004a9a:	e008      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004a9c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004aa0:	e005      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004aa6:	e002      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004aa8:	2340      	movs	r3, #64	; 0x40
 8004aaa:	e000      	b.n	8004aae <HAL_DMA_IRQHandler+0x1be>
 8004aac:	2304      	movs	r3, #4
 8004aae:	4a4e      	ldr	r2, [pc, #312]	; (8004be8 <HAL_DMA_IRQHandler+0x2f8>)
 8004ab0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 8136 	beq.w	8004d28 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004ac4:	e130      	b.n	8004d28 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aca:	2202      	movs	r2, #2
 8004acc:	409a      	lsls	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 80f8 	beq.w	8004cc8 <HAL_DMA_IRQHandler+0x3d8>
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 80f2 	beq.w	8004cc8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0320 	and.w	r3, r3, #32
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10b      	bne.n	8004b0a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 020a 	bic.w	r2, r2, #10
 8004b00:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4b29      	ldr	r3, [pc, #164]	; (8004bb8 <HAL_DMA_IRQHandler+0x2c8>)
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d973      	bls.n	8004bfe <HAL_DMA_IRQHandler+0x30e>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a28      	ldr	r2, [pc, #160]	; (8004bbc <HAL_DMA_IRQHandler+0x2cc>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d06a      	beq.n	8004bf6 <HAL_DMA_IRQHandler+0x306>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <HAL_DMA_IRQHandler+0x2d0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d063      	beq.n	8004bf2 <HAL_DMA_IRQHandler+0x302>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a25      	ldr	r2, [pc, #148]	; (8004bc4 <HAL_DMA_IRQHandler+0x2d4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d05b      	beq.n	8004bec <HAL_DMA_IRQHandler+0x2fc>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a23      	ldr	r2, [pc, #140]	; (8004bc8 <HAL_DMA_IRQHandler+0x2d8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d038      	beq.n	8004bb0 <HAL_DMA_IRQHandler+0x2c0>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a22      	ldr	r2, [pc, #136]	; (8004bcc <HAL_DMA_IRQHandler+0x2dc>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d030      	beq.n	8004baa <HAL_DMA_IRQHandler+0x2ba>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a20      	ldr	r2, [pc, #128]	; (8004bd0 <HAL_DMA_IRQHandler+0x2e0>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d028      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x2b4>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a18      	ldr	r2, [pc, #96]	; (8004bb8 <HAL_DMA_IRQHandler+0x2c8>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d020      	beq.n	8004b9e <HAL_DMA_IRQHandler+0x2ae>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a1c      	ldr	r2, [pc, #112]	; (8004bd4 <HAL_DMA_IRQHandler+0x2e4>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d019      	beq.n	8004b9a <HAL_DMA_IRQHandler+0x2aa>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a1b      	ldr	r2, [pc, #108]	; (8004bd8 <HAL_DMA_IRQHandler+0x2e8>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d012      	beq.n	8004b96 <HAL_DMA_IRQHandler+0x2a6>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a19      	ldr	r2, [pc, #100]	; (8004bdc <HAL_DMA_IRQHandler+0x2ec>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d00a      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x2a0>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a18      	ldr	r2, [pc, #96]	; (8004be0 <HAL_DMA_IRQHandler+0x2f0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d102      	bne.n	8004b8a <HAL_DMA_IRQHandler+0x29a>
 8004b84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b88:	e036      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004b8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b8e:	e033      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b94:	e030      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004b96:	2320      	movs	r3, #32
 8004b98:	e02e      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	e02c      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004b9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ba2:	e029      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004ba4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004ba8:	e026      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004baa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bae:	e023      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004bb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bb4:	e020      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004bb6:	bf00      	nop
 8004bb8:	40020080 	.word	0x40020080
 8004bbc:	40020008 	.word	0x40020008
 8004bc0:	4002001c 	.word	0x4002001c
 8004bc4:	40020030 	.word	0x40020030
 8004bc8:	40020044 	.word	0x40020044
 8004bcc:	40020058 	.word	0x40020058
 8004bd0:	4002006c 	.word	0x4002006c
 8004bd4:	40020408 	.word	0x40020408
 8004bd8:	4002041c 	.word	0x4002041c
 8004bdc:	40020430 	.word	0x40020430
 8004be0:	40020444 	.word	0x40020444
 8004be4:	40020400 	.word	0x40020400
 8004be8:	40020000 	.word	0x40020000
 8004bec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004bf0:	e002      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004bf2:	2320      	movs	r3, #32
 8004bf4:	e000      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x308>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	4a4e      	ldr	r2, [pc, #312]	; (8004d34 <HAL_DMA_IRQHandler+0x444>)
 8004bfa:	6053      	str	r3, [r2, #4]
 8004bfc:	e057      	b.n	8004cae <HAL_DMA_IRQHandler+0x3be>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a4d      	ldr	r2, [pc, #308]	; (8004d38 <HAL_DMA_IRQHandler+0x448>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d04f      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x3b8>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a4b      	ldr	r2, [pc, #300]	; (8004d3c <HAL_DMA_IRQHandler+0x44c>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d048      	beq.n	8004ca4 <HAL_DMA_IRQHandler+0x3b4>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a4a      	ldr	r2, [pc, #296]	; (8004d40 <HAL_DMA_IRQHandler+0x450>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d040      	beq.n	8004c9e <HAL_DMA_IRQHandler+0x3ae>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a48      	ldr	r2, [pc, #288]	; (8004d44 <HAL_DMA_IRQHandler+0x454>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d038      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x3a8>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a47      	ldr	r2, [pc, #284]	; (8004d48 <HAL_DMA_IRQHandler+0x458>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d030      	beq.n	8004c92 <HAL_DMA_IRQHandler+0x3a2>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a45      	ldr	r2, [pc, #276]	; (8004d4c <HAL_DMA_IRQHandler+0x45c>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d028      	beq.n	8004c8c <HAL_DMA_IRQHandler+0x39c>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a44      	ldr	r2, [pc, #272]	; (8004d50 <HAL_DMA_IRQHandler+0x460>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d020      	beq.n	8004c86 <HAL_DMA_IRQHandler+0x396>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a42      	ldr	r2, [pc, #264]	; (8004d54 <HAL_DMA_IRQHandler+0x464>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d019      	beq.n	8004c82 <HAL_DMA_IRQHandler+0x392>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a41      	ldr	r2, [pc, #260]	; (8004d58 <HAL_DMA_IRQHandler+0x468>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d012      	beq.n	8004c7e <HAL_DMA_IRQHandler+0x38e>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a3f      	ldr	r2, [pc, #252]	; (8004d5c <HAL_DMA_IRQHandler+0x46c>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d00a      	beq.n	8004c78 <HAL_DMA_IRQHandler+0x388>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a3e      	ldr	r2, [pc, #248]	; (8004d60 <HAL_DMA_IRQHandler+0x470>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d102      	bne.n	8004c72 <HAL_DMA_IRQHandler+0x382>
 8004c6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c70:	e01b      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c76:	e018      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c7c:	e015      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c7e:	2320      	movs	r3, #32
 8004c80:	e013      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e011      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c8a:	e00e      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004c90:	e00b      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c96:	e008      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c9c:	e005      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004c9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ca2:	e002      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004ca4:	2320      	movs	r3, #32
 8004ca6:	e000      	b.n	8004caa <HAL_DMA_IRQHandler+0x3ba>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	4a2e      	ldr	r2, [pc, #184]	; (8004d64 <HAL_DMA_IRQHandler+0x474>)
 8004cac:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d034      	beq.n	8004d28 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004cc6:	e02f      	b.n	8004d28 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	2208      	movs	r2, #8
 8004cce:	409a      	lsls	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d028      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x43a>
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d023      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 020e 	bic.w	r2, r2, #14
 8004cf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8004d00:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d004      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	4798      	blx	r3
    }
  }
  return;
 8004d28:	bf00      	nop
 8004d2a:	bf00      	nop
}
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	40020400 	.word	0x40020400
 8004d38:	40020008 	.word	0x40020008
 8004d3c:	4002001c 	.word	0x4002001c
 8004d40:	40020030 	.word	0x40020030
 8004d44:	40020044 	.word	0x40020044
 8004d48:	40020058 	.word	0x40020058
 8004d4c:	4002006c 	.word	0x4002006c
 8004d50:	40020080 	.word	0x40020080
 8004d54:	40020408 	.word	0x40020408
 8004d58:	4002041c 	.word	0x4002041c
 8004d5c:	40020430 	.word	0x40020430
 8004d60:	40020444 	.word	0x40020444
 8004d64:	40020000 	.word	0x40020000

08004d68 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
 8004d74:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7e:	2101      	movs	r1, #1
 8004d80:	fa01 f202 	lsl.w	r2, r1, r2
 8004d84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	683a      	ldr	r2, [r7, #0]
 8004d8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	2b10      	cmp	r3, #16
 8004d94:	d108      	bne.n	8004da8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004da6:	e007      	b.n	8004db8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	60da      	str	r2, [r3, #12]
}
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
	...

08004dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b08b      	sub	sp, #44	; 0x2c
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004dd6:	e179      	b.n	80050cc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004dd8:	2201      	movs	r2, #1
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	69fa      	ldr	r2, [r7, #28]
 8004de8:	4013      	ands	r3, r2
 8004dea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	f040 8168 	bne.w	80050c6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	4aa0      	ldr	r2, [pc, #640]	; (800507c <HAL_GPIO_Init+0x2b8>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d05e      	beq.n	8004ebe <HAL_GPIO_Init+0xfa>
 8004e00:	4a9e      	ldr	r2, [pc, #632]	; (800507c <HAL_GPIO_Init+0x2b8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d875      	bhi.n	8004ef2 <HAL_GPIO_Init+0x12e>
 8004e06:	4a9e      	ldr	r2, [pc, #632]	; (8005080 <HAL_GPIO_Init+0x2bc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d058      	beq.n	8004ebe <HAL_GPIO_Init+0xfa>
 8004e0c:	4a9c      	ldr	r2, [pc, #624]	; (8005080 <HAL_GPIO_Init+0x2bc>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d86f      	bhi.n	8004ef2 <HAL_GPIO_Init+0x12e>
 8004e12:	4a9c      	ldr	r2, [pc, #624]	; (8005084 <HAL_GPIO_Init+0x2c0>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d052      	beq.n	8004ebe <HAL_GPIO_Init+0xfa>
 8004e18:	4a9a      	ldr	r2, [pc, #616]	; (8005084 <HAL_GPIO_Init+0x2c0>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d869      	bhi.n	8004ef2 <HAL_GPIO_Init+0x12e>
 8004e1e:	4a9a      	ldr	r2, [pc, #616]	; (8005088 <HAL_GPIO_Init+0x2c4>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d04c      	beq.n	8004ebe <HAL_GPIO_Init+0xfa>
 8004e24:	4a98      	ldr	r2, [pc, #608]	; (8005088 <HAL_GPIO_Init+0x2c4>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d863      	bhi.n	8004ef2 <HAL_GPIO_Init+0x12e>
 8004e2a:	4a98      	ldr	r2, [pc, #608]	; (800508c <HAL_GPIO_Init+0x2c8>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d046      	beq.n	8004ebe <HAL_GPIO_Init+0xfa>
 8004e30:	4a96      	ldr	r2, [pc, #600]	; (800508c <HAL_GPIO_Init+0x2c8>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d85d      	bhi.n	8004ef2 <HAL_GPIO_Init+0x12e>
 8004e36:	2b12      	cmp	r3, #18
 8004e38:	d82a      	bhi.n	8004e90 <HAL_GPIO_Init+0xcc>
 8004e3a:	2b12      	cmp	r3, #18
 8004e3c:	d859      	bhi.n	8004ef2 <HAL_GPIO_Init+0x12e>
 8004e3e:	a201      	add	r2, pc, #4	; (adr r2, 8004e44 <HAL_GPIO_Init+0x80>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004ebf 	.word	0x08004ebf
 8004e48:	08004e99 	.word	0x08004e99
 8004e4c:	08004eab 	.word	0x08004eab
 8004e50:	08004eed 	.word	0x08004eed
 8004e54:	08004ef3 	.word	0x08004ef3
 8004e58:	08004ef3 	.word	0x08004ef3
 8004e5c:	08004ef3 	.word	0x08004ef3
 8004e60:	08004ef3 	.word	0x08004ef3
 8004e64:	08004ef3 	.word	0x08004ef3
 8004e68:	08004ef3 	.word	0x08004ef3
 8004e6c:	08004ef3 	.word	0x08004ef3
 8004e70:	08004ef3 	.word	0x08004ef3
 8004e74:	08004ef3 	.word	0x08004ef3
 8004e78:	08004ef3 	.word	0x08004ef3
 8004e7c:	08004ef3 	.word	0x08004ef3
 8004e80:	08004ef3 	.word	0x08004ef3
 8004e84:	08004ef3 	.word	0x08004ef3
 8004e88:	08004ea1 	.word	0x08004ea1
 8004e8c:	08004eb5 	.word	0x08004eb5
 8004e90:	4a7f      	ldr	r2, [pc, #508]	; (8005090 <HAL_GPIO_Init+0x2cc>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d013      	beq.n	8004ebe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004e96:	e02c      	b.n	8004ef2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	623b      	str	r3, [r7, #32]
          break;
 8004e9e:	e029      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	623b      	str	r3, [r7, #32]
          break;
 8004ea8:	e024      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	3308      	adds	r3, #8
 8004eb0:	623b      	str	r3, [r7, #32]
          break;
 8004eb2:	e01f      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	330c      	adds	r3, #12
 8004eba:	623b      	str	r3, [r7, #32]
          break;
 8004ebc:	e01a      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d102      	bne.n	8004ecc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004ec6:	2304      	movs	r3, #4
 8004ec8:	623b      	str	r3, [r7, #32]
          break;
 8004eca:	e013      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d105      	bne.n	8004ee0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ed4:	2308      	movs	r3, #8
 8004ed6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	69fa      	ldr	r2, [r7, #28]
 8004edc:	611a      	str	r2, [r3, #16]
          break;
 8004ede:	e009      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ee0:	2308      	movs	r3, #8
 8004ee2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	615a      	str	r2, [r3, #20]
          break;
 8004eea:	e003      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004eec:	2300      	movs	r3, #0
 8004eee:	623b      	str	r3, [r7, #32]
          break;
 8004ef0:	e000      	b.n	8004ef4 <HAL_GPIO_Init+0x130>
          break;
 8004ef2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	2bff      	cmp	r3, #255	; 0xff
 8004ef8:	d801      	bhi.n	8004efe <HAL_GPIO_Init+0x13a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	e001      	b.n	8004f02 <HAL_GPIO_Init+0x13e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3304      	adds	r3, #4
 8004f02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	2bff      	cmp	r3, #255	; 0xff
 8004f08:	d802      	bhi.n	8004f10 <HAL_GPIO_Init+0x14c>
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	e002      	b.n	8004f16 <HAL_GPIO_Init+0x152>
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	3b08      	subs	r3, #8
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	210f      	movs	r1, #15
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	fa01 f303 	lsl.w	r3, r1, r3
 8004f24:	43db      	mvns	r3, r3
 8004f26:	401a      	ands	r2, r3
 8004f28:	6a39      	ldr	r1, [r7, #32]
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f30:	431a      	orrs	r2, r3
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 80c1 	beq.w	80050c6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004f44:	4b53      	ldr	r3, [pc, #332]	; (8005094 <HAL_GPIO_Init+0x2d0>)
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	4a52      	ldr	r2, [pc, #328]	; (8005094 <HAL_GPIO_Init+0x2d0>)
 8004f4a:	f043 0301 	orr.w	r3, r3, #1
 8004f4e:	6193      	str	r3, [r2, #24]
 8004f50:	4b50      	ldr	r3, [pc, #320]	; (8005094 <HAL_GPIO_Init+0x2d0>)
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	60bb      	str	r3, [r7, #8]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004f5c:	4a4e      	ldr	r2, [pc, #312]	; (8005098 <HAL_GPIO_Init+0x2d4>)
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	089b      	lsrs	r3, r3, #2
 8004f62:	3302      	adds	r3, #2
 8004f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	f003 0303 	and.w	r3, r3, #3
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	220f      	movs	r2, #15
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a46      	ldr	r2, [pc, #280]	; (800509c <HAL_GPIO_Init+0x2d8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d01f      	beq.n	8004fc8 <HAL_GPIO_Init+0x204>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a45      	ldr	r2, [pc, #276]	; (80050a0 <HAL_GPIO_Init+0x2dc>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d019      	beq.n	8004fc4 <HAL_GPIO_Init+0x200>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a44      	ldr	r2, [pc, #272]	; (80050a4 <HAL_GPIO_Init+0x2e0>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d013      	beq.n	8004fc0 <HAL_GPIO_Init+0x1fc>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a43      	ldr	r2, [pc, #268]	; (80050a8 <HAL_GPIO_Init+0x2e4>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d00d      	beq.n	8004fbc <HAL_GPIO_Init+0x1f8>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a42      	ldr	r2, [pc, #264]	; (80050ac <HAL_GPIO_Init+0x2e8>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d007      	beq.n	8004fb8 <HAL_GPIO_Init+0x1f4>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a41      	ldr	r2, [pc, #260]	; (80050b0 <HAL_GPIO_Init+0x2ec>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d101      	bne.n	8004fb4 <HAL_GPIO_Init+0x1f0>
 8004fb0:	2305      	movs	r3, #5
 8004fb2:	e00a      	b.n	8004fca <HAL_GPIO_Init+0x206>
 8004fb4:	2306      	movs	r3, #6
 8004fb6:	e008      	b.n	8004fca <HAL_GPIO_Init+0x206>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	e006      	b.n	8004fca <HAL_GPIO_Init+0x206>
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e004      	b.n	8004fca <HAL_GPIO_Init+0x206>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	e002      	b.n	8004fca <HAL_GPIO_Init+0x206>
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e000      	b.n	8004fca <HAL_GPIO_Init+0x206>
 8004fc8:	2300      	movs	r3, #0
 8004fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fcc:	f002 0203 	and.w	r2, r2, #3
 8004fd0:	0092      	lsls	r2, r2, #2
 8004fd2:	4093      	lsls	r3, r2
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004fda:	492f      	ldr	r1, [pc, #188]	; (8005098 <HAL_GPIO_Init+0x2d4>)
 8004fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fde:	089b      	lsrs	r3, r3, #2
 8004fe0:	3302      	adds	r3, #2
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d006      	beq.n	8005002 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ff4:	4b2f      	ldr	r3, [pc, #188]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	492e      	ldr	r1, [pc, #184]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	608b      	str	r3, [r1, #8]
 8005000:	e006      	b.n	8005010 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005002:	4b2c      	ldr	r3, [pc, #176]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	43db      	mvns	r3, r3
 800500a:	492a      	ldr	r1, [pc, #168]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 800500c:	4013      	ands	r3, r2
 800500e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d006      	beq.n	800502a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800501c:	4b25      	ldr	r3, [pc, #148]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 800501e:	68da      	ldr	r2, [r3, #12]
 8005020:	4924      	ldr	r1, [pc, #144]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	4313      	orrs	r3, r2
 8005026:	60cb      	str	r3, [r1, #12]
 8005028:	e006      	b.n	8005038 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800502a:	4b22      	ldr	r3, [pc, #136]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	43db      	mvns	r3, r3
 8005032:	4920      	ldr	r1, [pc, #128]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8005034:	4013      	ands	r3, r2
 8005036:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d006      	beq.n	8005052 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005044:	4b1b      	ldr	r3, [pc, #108]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	491a      	ldr	r1, [pc, #104]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	4313      	orrs	r3, r2
 800504e:	604b      	str	r3, [r1, #4]
 8005050:	e006      	b.n	8005060 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005052:	4b18      	ldr	r3, [pc, #96]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	43db      	mvns	r3, r3
 800505a:	4916      	ldr	r1, [pc, #88]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 800505c:	4013      	ands	r3, r2
 800505e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d025      	beq.n	80050b8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800506c:	4b11      	ldr	r3, [pc, #68]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4910      	ldr	r1, [pc, #64]	; (80050b4 <HAL_GPIO_Init+0x2f0>)
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	4313      	orrs	r3, r2
 8005076:	600b      	str	r3, [r1, #0]
 8005078:	e025      	b.n	80050c6 <HAL_GPIO_Init+0x302>
 800507a:	bf00      	nop
 800507c:	10320000 	.word	0x10320000
 8005080:	10310000 	.word	0x10310000
 8005084:	10220000 	.word	0x10220000
 8005088:	10210000 	.word	0x10210000
 800508c:	10120000 	.word	0x10120000
 8005090:	10110000 	.word	0x10110000
 8005094:	40021000 	.word	0x40021000
 8005098:	40010000 	.word	0x40010000
 800509c:	40010800 	.word	0x40010800
 80050a0:	40010c00 	.word	0x40010c00
 80050a4:	40011000 	.word	0x40011000
 80050a8:	40011400 	.word	0x40011400
 80050ac:	40011800 	.word	0x40011800
 80050b0:	40011c00 	.word	0x40011c00
 80050b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80050b8:	4b0b      	ldr	r3, [pc, #44]	; (80050e8 <HAL_GPIO_Init+0x324>)
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	43db      	mvns	r3, r3
 80050c0:	4909      	ldr	r1, [pc, #36]	; (80050e8 <HAL_GPIO_Init+0x324>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80050c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c8:	3301      	adds	r3, #1
 80050ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d2:	fa22 f303 	lsr.w	r3, r2, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f47f ae7e 	bne.w	8004dd8 <HAL_GPIO_Init+0x14>
  }
}
 80050dc:	bf00      	nop
 80050de:	bf00      	nop
 80050e0:	372c      	adds	r7, #44	; 0x2c
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr
 80050e8:	40010400 	.word	0x40010400

080050ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	460b      	mov	r3, r1
 80050f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	887b      	ldrh	r3, [r7, #2]
 80050fe:	4013      	ands	r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d002      	beq.n	800510a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005104:	2301      	movs	r3, #1
 8005106:	73fb      	strb	r3, [r7, #15]
 8005108:	e001      	b.n	800510e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800510a:	2300      	movs	r3, #0
 800510c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800510e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3714      	adds	r7, #20
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr

0800511a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800511a:	b480      	push	{r7}
 800511c:	b083      	sub	sp, #12
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
 8005122:	460b      	mov	r3, r1
 8005124:	807b      	strh	r3, [r7, #2]
 8005126:	4613      	mov	r3, r2
 8005128:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800512a:	787b      	ldrb	r3, [r7, #1]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005130:	887a      	ldrh	r2, [r7, #2]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005136:	e003      	b.n	8005140 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005138:	887b      	ldrh	r3, [r7, #2]
 800513a:	041a      	lsls	r2, r3, #16
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	611a      	str	r2, [r3, #16]
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	bc80      	pop	{r7}
 8005148:	4770      	bx	lr
	...

0800514c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b086      	sub	sp, #24
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e26c      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 8087 	beq.w	800527a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800516c:	4b92      	ldr	r3, [pc, #584]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f003 030c 	and.w	r3, r3, #12
 8005174:	2b04      	cmp	r3, #4
 8005176:	d00c      	beq.n	8005192 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005178:	4b8f      	ldr	r3, [pc, #572]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	f003 030c 	and.w	r3, r3, #12
 8005180:	2b08      	cmp	r3, #8
 8005182:	d112      	bne.n	80051aa <HAL_RCC_OscConfig+0x5e>
 8005184:	4b8c      	ldr	r3, [pc, #560]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800518c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005190:	d10b      	bne.n	80051aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005192:	4b89      	ldr	r3, [pc, #548]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d06c      	beq.n	8005278 <HAL_RCC_OscConfig+0x12c>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d168      	bne.n	8005278 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e246      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051b2:	d106      	bne.n	80051c2 <HAL_RCC_OscConfig+0x76>
 80051b4:	4b80      	ldr	r3, [pc, #512]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a7f      	ldr	r2, [pc, #508]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051be:	6013      	str	r3, [r2, #0]
 80051c0:	e02e      	b.n	8005220 <HAL_RCC_OscConfig+0xd4>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10c      	bne.n	80051e4 <HAL_RCC_OscConfig+0x98>
 80051ca:	4b7b      	ldr	r3, [pc, #492]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a7a      	ldr	r2, [pc, #488]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051d4:	6013      	str	r3, [r2, #0]
 80051d6:	4b78      	ldr	r3, [pc, #480]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a77      	ldr	r2, [pc, #476]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	e01d      	b.n	8005220 <HAL_RCC_OscConfig+0xd4>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051ec:	d10c      	bne.n	8005208 <HAL_RCC_OscConfig+0xbc>
 80051ee:	4b72      	ldr	r3, [pc, #456]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a71      	ldr	r2, [pc, #452]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051f8:	6013      	str	r3, [r2, #0]
 80051fa:	4b6f      	ldr	r3, [pc, #444]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a6e      	ldr	r2, [pc, #440]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005204:	6013      	str	r3, [r2, #0]
 8005206:	e00b      	b.n	8005220 <HAL_RCC_OscConfig+0xd4>
 8005208:	4b6b      	ldr	r3, [pc, #428]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a6a      	ldr	r2, [pc, #424]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800520e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005212:	6013      	str	r3, [r2, #0]
 8005214:	4b68      	ldr	r3, [pc, #416]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a67      	ldr	r2, [pc, #412]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800521a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800521e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d013      	beq.n	8005250 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005228:	f7fd fd76 	bl	8002d18 <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005230:	f7fd fd72 	bl	8002d18 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b64      	cmp	r3, #100	; 0x64
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e1fa      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005242:	4b5d      	ldr	r3, [pc, #372]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0f0      	beq.n	8005230 <HAL_RCC_OscConfig+0xe4>
 800524e:	e014      	b.n	800527a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005250:	f7fd fd62 	bl	8002d18 <HAL_GetTick>
 8005254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005256:	e008      	b.n	800526a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005258:	f7fd fd5e 	bl	8002d18 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b64      	cmp	r3, #100	; 0x64
 8005264:	d901      	bls.n	800526a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e1e6      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800526a:	4b53      	ldr	r3, [pc, #332]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1f0      	bne.n	8005258 <HAL_RCC_OscConfig+0x10c>
 8005276:	e000      	b.n	800527a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005278:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d063      	beq.n	800534e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005286:	4b4c      	ldr	r3, [pc, #304]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00b      	beq.n	80052aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005292:	4b49      	ldr	r3, [pc, #292]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f003 030c 	and.w	r3, r3, #12
 800529a:	2b08      	cmp	r3, #8
 800529c:	d11c      	bne.n	80052d8 <HAL_RCC_OscConfig+0x18c>
 800529e:	4b46      	ldr	r3, [pc, #280]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d116      	bne.n	80052d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052aa:	4b43      	ldr	r3, [pc, #268]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d005      	beq.n	80052c2 <HAL_RCC_OscConfig+0x176>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d001      	beq.n	80052c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e1ba      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c2:	4b3d      	ldr	r3, [pc, #244]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	00db      	lsls	r3, r3, #3
 80052d0:	4939      	ldr	r1, [pc, #228]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052d6:	e03a      	b.n	800534e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d020      	beq.n	8005322 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052e0:	4b36      	ldr	r3, [pc, #216]	; (80053bc <HAL_RCC_OscConfig+0x270>)
 80052e2:	2201      	movs	r2, #1
 80052e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e6:	f7fd fd17 	bl	8002d18 <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ec:	e008      	b.n	8005300 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052ee:	f7fd fd13 	bl	8002d18 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d901      	bls.n	8005300 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e19b      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005300:	4b2d      	ldr	r3, [pc, #180]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0f0      	beq.n	80052ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800530c:	4b2a      	ldr	r3, [pc, #168]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	4927      	ldr	r1, [pc, #156]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 800531c:	4313      	orrs	r3, r2
 800531e:	600b      	str	r3, [r1, #0]
 8005320:	e015      	b.n	800534e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005322:	4b26      	ldr	r3, [pc, #152]	; (80053bc <HAL_RCC_OscConfig+0x270>)
 8005324:	2200      	movs	r2, #0
 8005326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005328:	f7fd fcf6 	bl	8002d18 <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005330:	f7fd fcf2 	bl	8002d18 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d901      	bls.n	8005342 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e17a      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005342:	4b1d      	ldr	r3, [pc, #116]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1f0      	bne.n	8005330 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0308 	and.w	r3, r3, #8
 8005356:	2b00      	cmp	r3, #0
 8005358:	d03a      	beq.n	80053d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d019      	beq.n	8005396 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005362:	4b17      	ldr	r3, [pc, #92]	; (80053c0 <HAL_RCC_OscConfig+0x274>)
 8005364:	2201      	movs	r2, #1
 8005366:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005368:	f7fd fcd6 	bl	8002d18 <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005370:	f7fd fcd2 	bl	8002d18 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e15a      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005382:	4b0d      	ldr	r3, [pc, #52]	; (80053b8 <HAL_RCC_OscConfig+0x26c>)
 8005384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0f0      	beq.n	8005370 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800538e:	2001      	movs	r0, #1
 8005390:	f000 face 	bl	8005930 <RCC_Delay>
 8005394:	e01c      	b.n	80053d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005396:	4b0a      	ldr	r3, [pc, #40]	; (80053c0 <HAL_RCC_OscConfig+0x274>)
 8005398:	2200      	movs	r2, #0
 800539a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800539c:	f7fd fcbc 	bl	8002d18 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053a2:	e00f      	b.n	80053c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053a4:	f7fd fcb8 	bl	8002d18 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d908      	bls.n	80053c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e140      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
 80053b6:	bf00      	nop
 80053b8:	40021000 	.word	0x40021000
 80053bc:	42420000 	.word	0x42420000
 80053c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053c4:	4b9e      	ldr	r3, [pc, #632]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80053c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e9      	bne.n	80053a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0304 	and.w	r3, r3, #4
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 80a6 	beq.w	800552a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053de:	2300      	movs	r3, #0
 80053e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053e2:	4b97      	ldr	r3, [pc, #604]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10d      	bne.n	800540a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ee:	4b94      	ldr	r3, [pc, #592]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	4a93      	ldr	r2, [pc, #588]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80053f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053f8:	61d3      	str	r3, [r2, #28]
 80053fa:	4b91      	ldr	r3, [pc, #580]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005406:	2301      	movs	r3, #1
 8005408:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800540a:	4b8e      	ldr	r3, [pc, #568]	; (8005644 <HAL_RCC_OscConfig+0x4f8>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005412:	2b00      	cmp	r3, #0
 8005414:	d118      	bne.n	8005448 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005416:	4b8b      	ldr	r3, [pc, #556]	; (8005644 <HAL_RCC_OscConfig+0x4f8>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a8a      	ldr	r2, [pc, #552]	; (8005644 <HAL_RCC_OscConfig+0x4f8>)
 800541c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005422:	f7fd fc79 	bl	8002d18 <HAL_GetTick>
 8005426:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005428:	e008      	b.n	800543c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800542a:	f7fd fc75 	bl	8002d18 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b64      	cmp	r3, #100	; 0x64
 8005436:	d901      	bls.n	800543c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e0fd      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800543c:	4b81      	ldr	r3, [pc, #516]	; (8005644 <HAL_RCC_OscConfig+0x4f8>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005444:	2b00      	cmp	r3, #0
 8005446:	d0f0      	beq.n	800542a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	2b01      	cmp	r3, #1
 800544e:	d106      	bne.n	800545e <HAL_RCC_OscConfig+0x312>
 8005450:	4b7b      	ldr	r3, [pc, #492]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	4a7a      	ldr	r2, [pc, #488]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005456:	f043 0301 	orr.w	r3, r3, #1
 800545a:	6213      	str	r3, [r2, #32]
 800545c:	e02d      	b.n	80054ba <HAL_RCC_OscConfig+0x36e>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10c      	bne.n	8005480 <HAL_RCC_OscConfig+0x334>
 8005466:	4b76      	ldr	r3, [pc, #472]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	4a75      	ldr	r2, [pc, #468]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800546c:	f023 0301 	bic.w	r3, r3, #1
 8005470:	6213      	str	r3, [r2, #32]
 8005472:	4b73      	ldr	r3, [pc, #460]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	4a72      	ldr	r2, [pc, #456]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005478:	f023 0304 	bic.w	r3, r3, #4
 800547c:	6213      	str	r3, [r2, #32]
 800547e:	e01c      	b.n	80054ba <HAL_RCC_OscConfig+0x36e>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	2b05      	cmp	r3, #5
 8005486:	d10c      	bne.n	80054a2 <HAL_RCC_OscConfig+0x356>
 8005488:	4b6d      	ldr	r3, [pc, #436]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	4a6c      	ldr	r2, [pc, #432]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800548e:	f043 0304 	orr.w	r3, r3, #4
 8005492:	6213      	str	r3, [r2, #32]
 8005494:	4b6a      	ldr	r3, [pc, #424]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	4a69      	ldr	r2, [pc, #420]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	6213      	str	r3, [r2, #32]
 80054a0:	e00b      	b.n	80054ba <HAL_RCC_OscConfig+0x36e>
 80054a2:	4b67      	ldr	r3, [pc, #412]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	4a66      	ldr	r2, [pc, #408]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80054a8:	f023 0301 	bic.w	r3, r3, #1
 80054ac:	6213      	str	r3, [r2, #32]
 80054ae:	4b64      	ldr	r3, [pc, #400]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	4a63      	ldr	r2, [pc, #396]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80054b4:	f023 0304 	bic.w	r3, r3, #4
 80054b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d015      	beq.n	80054ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054c2:	f7fd fc29 	bl	8002d18 <HAL_GetTick>
 80054c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054c8:	e00a      	b.n	80054e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ca:	f7fd fc25 	bl	8002d18 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054d8:	4293      	cmp	r3, r2
 80054da:	d901      	bls.n	80054e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e0ab      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054e0:	4b57      	ldr	r3, [pc, #348]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0ee      	beq.n	80054ca <HAL_RCC_OscConfig+0x37e>
 80054ec:	e014      	b.n	8005518 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ee:	f7fd fc13 	bl	8002d18 <HAL_GetTick>
 80054f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054f4:	e00a      	b.n	800550c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054f6:	f7fd fc0f 	bl	8002d18 <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	f241 3288 	movw	r2, #5000	; 0x1388
 8005504:	4293      	cmp	r3, r2
 8005506:	d901      	bls.n	800550c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e095      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800550c:	4b4c      	ldr	r3, [pc, #304]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800550e:	6a1b      	ldr	r3, [r3, #32]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1ee      	bne.n	80054f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005518:	7dfb      	ldrb	r3, [r7, #23]
 800551a:	2b01      	cmp	r3, #1
 800551c:	d105      	bne.n	800552a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800551e:	4b48      	ldr	r3, [pc, #288]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005520:	69db      	ldr	r3, [r3, #28]
 8005522:	4a47      	ldr	r2, [pc, #284]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005524:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005528:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	69db      	ldr	r3, [r3, #28]
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 8081 	beq.w	8005636 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005534:	4b42      	ldr	r3, [pc, #264]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f003 030c 	and.w	r3, r3, #12
 800553c:	2b08      	cmp	r3, #8
 800553e:	d061      	beq.n	8005604 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	69db      	ldr	r3, [r3, #28]
 8005544:	2b02      	cmp	r3, #2
 8005546:	d146      	bne.n	80055d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005548:	4b3f      	ldr	r3, [pc, #252]	; (8005648 <HAL_RCC_OscConfig+0x4fc>)
 800554a:	2200      	movs	r2, #0
 800554c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800554e:	f7fd fbe3 	bl	8002d18 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005556:	f7fd fbdf 	bl	8002d18 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e067      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005568:	4b35      	ldr	r3, [pc, #212]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1f0      	bne.n	8005556 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a1b      	ldr	r3, [r3, #32]
 8005578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800557c:	d108      	bne.n	8005590 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800557e:	4b30      	ldr	r3, [pc, #192]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	492d      	ldr	r1, [pc, #180]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 800558c:	4313      	orrs	r3, r2
 800558e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005590:	4b2b      	ldr	r3, [pc, #172]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a19      	ldr	r1, [r3, #32]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a0:	430b      	orrs	r3, r1
 80055a2:	4927      	ldr	r1, [pc, #156]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055a8:	4b27      	ldr	r3, [pc, #156]	; (8005648 <HAL_RCC_OscConfig+0x4fc>)
 80055aa:	2201      	movs	r2, #1
 80055ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ae:	f7fd fbb3 	bl	8002d18 <HAL_GetTick>
 80055b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055b6:	f7fd fbaf 	bl	8002d18 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e037      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055c8:	4b1d      	ldr	r3, [pc, #116]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0f0      	beq.n	80055b6 <HAL_RCC_OscConfig+0x46a>
 80055d4:	e02f      	b.n	8005636 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055d6:	4b1c      	ldr	r3, [pc, #112]	; (8005648 <HAL_RCC_OscConfig+0x4fc>)
 80055d8:	2200      	movs	r2, #0
 80055da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055dc:	f7fd fb9c 	bl	8002d18 <HAL_GetTick>
 80055e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055e2:	e008      	b.n	80055f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055e4:	f7fd fb98 	bl	8002d18 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e020      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055f6:	4b12      	ldr	r3, [pc, #72]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f0      	bne.n	80055e4 <HAL_RCC_OscConfig+0x498>
 8005602:	e018      	b.n	8005636 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	69db      	ldr	r3, [r3, #28]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d101      	bne.n	8005610 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e013      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005610:	4b0b      	ldr	r3, [pc, #44]	; (8005640 <HAL_RCC_OscConfig+0x4f4>)
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	429a      	cmp	r2, r3
 8005622:	d106      	bne.n	8005632 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800562e:	429a      	cmp	r2, r3
 8005630:	d001      	beq.n	8005636 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e000      	b.n	8005638 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	40021000 	.word	0x40021000
 8005644:	40007000 	.word	0x40007000
 8005648:	42420060 	.word	0x42420060

0800564c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e0d0      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005660:	4b6a      	ldr	r3, [pc, #424]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d910      	bls.n	8005690 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800566e:	4b67      	ldr	r3, [pc, #412]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f023 0207 	bic.w	r2, r3, #7
 8005676:	4965      	ldr	r1, [pc, #404]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	4313      	orrs	r3, r2
 800567c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800567e:	4b63      	ldr	r3, [pc, #396]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	429a      	cmp	r2, r3
 800568a:	d001      	beq.n	8005690 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e0b8      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b00      	cmp	r3, #0
 800569a:	d020      	beq.n	80056de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d005      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056a8:	4b59      	ldr	r3, [pc, #356]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	4a58      	ldr	r2, [pc, #352]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80056b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d005      	beq.n	80056cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056c0:	4b53      	ldr	r3, [pc, #332]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	4a52      	ldr	r2, [pc, #328]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80056ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056cc:	4b50      	ldr	r3, [pc, #320]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	494d      	ldr	r1, [pc, #308]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d040      	beq.n	800576c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d107      	bne.n	8005702 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056f2:	4b47      	ldr	r3, [pc, #284]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d115      	bne.n	800572a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e07f      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	2b02      	cmp	r3, #2
 8005708:	d107      	bne.n	800571a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800570a:	4b41      	ldr	r3, [pc, #260]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d109      	bne.n	800572a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e073      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800571a:	4b3d      	ldr	r3, [pc, #244]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0302 	and.w	r3, r3, #2
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e06b      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800572a:	4b39      	ldr	r3, [pc, #228]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f023 0203 	bic.w	r2, r3, #3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	4936      	ldr	r1, [pc, #216]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 8005738:	4313      	orrs	r3, r2
 800573a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800573c:	f7fd faec 	bl	8002d18 <HAL_GetTick>
 8005740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005742:	e00a      	b.n	800575a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005744:	f7fd fae8 	bl	8002d18 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005752:	4293      	cmp	r3, r2
 8005754:	d901      	bls.n	800575a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e053      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575a:	4b2d      	ldr	r3, [pc, #180]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f003 020c 	and.w	r2, r3, #12
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	429a      	cmp	r2, r3
 800576a:	d1eb      	bne.n	8005744 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800576c:	4b27      	ldr	r3, [pc, #156]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0307 	and.w	r3, r3, #7
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	429a      	cmp	r2, r3
 8005778:	d210      	bcs.n	800579c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800577a:	4b24      	ldr	r3, [pc, #144]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f023 0207 	bic.w	r2, r3, #7
 8005782:	4922      	ldr	r1, [pc, #136]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	4313      	orrs	r3, r2
 8005788:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800578a:	4b20      	ldr	r3, [pc, #128]	; (800580c <HAL_RCC_ClockConfig+0x1c0>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0307 	and.w	r3, r3, #7
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	429a      	cmp	r2, r3
 8005796:	d001      	beq.n	800579c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e032      	b.n	8005802 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d008      	beq.n	80057ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057a8:	4b19      	ldr	r3, [pc, #100]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	4916      	ldr	r1, [pc, #88]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0308 	and.w	r3, r3, #8
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d009      	beq.n	80057da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80057c6:	4b12      	ldr	r3, [pc, #72]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	00db      	lsls	r3, r3, #3
 80057d4:	490e      	ldr	r1, [pc, #56]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057da:	f000 f821 	bl	8005820 <HAL_RCC_GetSysClockFreq>
 80057de:	4602      	mov	r2, r0
 80057e0:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <HAL_RCC_ClockConfig+0x1c4>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	091b      	lsrs	r3, r3, #4
 80057e6:	f003 030f 	and.w	r3, r3, #15
 80057ea:	490a      	ldr	r1, [pc, #40]	; (8005814 <HAL_RCC_ClockConfig+0x1c8>)
 80057ec:	5ccb      	ldrb	r3, [r1, r3]
 80057ee:	fa22 f303 	lsr.w	r3, r2, r3
 80057f2:	4a09      	ldr	r2, [pc, #36]	; (8005818 <HAL_RCC_ClockConfig+0x1cc>)
 80057f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057f6:	4b09      	ldr	r3, [pc, #36]	; (800581c <HAL_RCC_ClockConfig+0x1d0>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fd fa5c 	bl	8002cb8 <HAL_InitTick>

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	40022000 	.word	0x40022000
 8005810:	40021000 	.word	0x40021000
 8005814:	08007ef0 	.word	0x08007ef0
 8005818:	20000000 	.word	0x20000000
 800581c:	20000004 	.word	0x20000004

08005820 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	2300      	movs	r3, #0
 800582c:	60bb      	str	r3, [r7, #8]
 800582e:	2300      	movs	r3, #0
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	2300      	movs	r3, #0
 8005834:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800583a:	4b1e      	ldr	r3, [pc, #120]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f003 030c 	and.w	r3, r3, #12
 8005846:	2b04      	cmp	r3, #4
 8005848:	d002      	beq.n	8005850 <HAL_RCC_GetSysClockFreq+0x30>
 800584a:	2b08      	cmp	r3, #8
 800584c:	d003      	beq.n	8005856 <HAL_RCC_GetSysClockFreq+0x36>
 800584e:	e027      	b.n	80058a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005850:	4b19      	ldr	r3, [pc, #100]	; (80058b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005852:	613b      	str	r3, [r7, #16]
      break;
 8005854:	e027      	b.n	80058a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	0c9b      	lsrs	r3, r3, #18
 800585a:	f003 030f 	and.w	r3, r3, #15
 800585e:	4a17      	ldr	r2, [pc, #92]	; (80058bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8005860:	5cd3      	ldrb	r3, [r2, r3]
 8005862:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d010      	beq.n	8005890 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800586e:	4b11      	ldr	r3, [pc, #68]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	0c5b      	lsrs	r3, r3, #17
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	4a11      	ldr	r2, [pc, #68]	; (80058c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800587a:	5cd3      	ldrb	r3, [r2, r3]
 800587c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a0d      	ldr	r2, [pc, #52]	; (80058b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005882:	fb02 f203 	mul.w	r2, r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	fbb2 f3f3 	udiv	r3, r2, r3
 800588c:	617b      	str	r3, [r7, #20]
 800588e:	e004      	b.n	800589a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a0c      	ldr	r2, [pc, #48]	; (80058c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005894:	fb02 f303 	mul.w	r3, r2, r3
 8005898:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	613b      	str	r3, [r7, #16]
      break;
 800589e:	e002      	b.n	80058a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80058a0:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80058a2:	613b      	str	r3, [r7, #16]
      break;
 80058a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058a6:	693b      	ldr	r3, [r7, #16]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	371c      	adds	r7, #28
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bc80      	pop	{r7}
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40021000 	.word	0x40021000
 80058b8:	00f42400 	.word	0x00f42400
 80058bc:	08007f08 	.word	0x08007f08
 80058c0:	08007f18 	.word	0x08007f18
 80058c4:	003d0900 	.word	0x003d0900
 80058c8:	007a1200 	.word	0x007a1200

080058cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058d0:	4b02      	ldr	r3, [pc, #8]	; (80058dc <HAL_RCC_GetHCLKFreq+0x10>)
 80058d2:	681b      	ldr	r3, [r3, #0]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr
 80058dc:	20000000 	.word	0x20000000

080058e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058e4:	f7ff fff2 	bl	80058cc <HAL_RCC_GetHCLKFreq>
 80058e8:	4602      	mov	r2, r0
 80058ea:	4b05      	ldr	r3, [pc, #20]	; (8005900 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	0a1b      	lsrs	r3, r3, #8
 80058f0:	f003 0307 	and.w	r3, r3, #7
 80058f4:	4903      	ldr	r1, [pc, #12]	; (8005904 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058f6:	5ccb      	ldrb	r3, [r1, r3]
 80058f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	40021000 	.word	0x40021000
 8005904:	08007f00 	.word	0x08007f00

08005908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800590c:	f7ff ffde 	bl	80058cc <HAL_RCC_GetHCLKFreq>
 8005910:	4602      	mov	r2, r0
 8005912:	4b05      	ldr	r3, [pc, #20]	; (8005928 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	0adb      	lsrs	r3, r3, #11
 8005918:	f003 0307 	and.w	r3, r3, #7
 800591c:	4903      	ldr	r1, [pc, #12]	; (800592c <HAL_RCC_GetPCLK2Freq+0x24>)
 800591e:	5ccb      	ldrb	r3, [r1, r3]
 8005920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005924:	4618      	mov	r0, r3
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40021000 	.word	0x40021000
 800592c:	08007f00 	.word	0x08007f00

08005930 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005938:	4b0a      	ldr	r3, [pc, #40]	; (8005964 <RCC_Delay+0x34>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a0a      	ldr	r2, [pc, #40]	; (8005968 <RCC_Delay+0x38>)
 800593e:	fba2 2303 	umull	r2, r3, r2, r3
 8005942:	0a5b      	lsrs	r3, r3, #9
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	fb02 f303 	mul.w	r3, r2, r3
 800594a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800594c:	bf00      	nop
  }
  while (Delay --);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	1e5a      	subs	r2, r3, #1
 8005952:	60fa      	str	r2, [r7, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1f9      	bne.n	800594c <RCC_Delay+0x1c>
}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	bc80      	pop	{r7}
 8005962:	4770      	bx	lr
 8005964:	20000000 	.word	0x20000000
 8005968:	10624dd3 	.word	0x10624dd3

0800596c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005974:	2300      	movs	r3, #0
 8005976:	613b      	str	r3, [r7, #16]
 8005978:	2300      	movs	r3, #0
 800597a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	d07d      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005988:	2300      	movs	r3, #0
 800598a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800598c:	4b4f      	ldr	r3, [pc, #316]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10d      	bne.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005998:	4b4c      	ldr	r3, [pc, #304]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800599a:	69db      	ldr	r3, [r3, #28]
 800599c:	4a4b      	ldr	r2, [pc, #300]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800599e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059a2:	61d3      	str	r3, [r2, #28]
 80059a4:	4b49      	ldr	r3, [pc, #292]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059a6:	69db      	ldr	r3, [r3, #28]
 80059a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ac:	60bb      	str	r3, [r7, #8]
 80059ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059b0:	2301      	movs	r3, #1
 80059b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b4:	4b46      	ldr	r3, [pc, #280]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d118      	bne.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059c0:	4b43      	ldr	r3, [pc, #268]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a42      	ldr	r2, [pc, #264]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059cc:	f7fd f9a4 	bl	8002d18 <HAL_GetTick>
 80059d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059d2:	e008      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059d4:	f7fd f9a0 	bl	8002d18 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b64      	cmp	r3, #100	; 0x64
 80059e0:	d901      	bls.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e06d      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059e6:	4b3a      	ldr	r3, [pc, #232]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0f0      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059f2:	4b36      	ldr	r3, [pc, #216]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d02e      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d027      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a10:	4b2e      	ldr	r3, [pc, #184]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a1a:	4b2e      	ldr	r3, [pc, #184]	; (8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a20:	4b2c      	ldr	r3, [pc, #176]	; (8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a26:	4a29      	ldr	r2, [pc, #164]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d014      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a36:	f7fd f96f 	bl	8002d18 <HAL_GetTick>
 8005a3a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a3c:	e00a      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a3e:	f7fd f96b 	bl	8002d18 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d901      	bls.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e036      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a54:	4b1d      	ldr	r3, [pc, #116]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0ee      	beq.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a60:	4b1a      	ldr	r3, [pc, #104]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	4917      	ldr	r1, [pc, #92]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d105      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a78:	4b14      	ldr	r3, [pc, #80]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	4a13      	ldr	r2, [pc, #76]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d008      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a90:	4b0e      	ldr	r3, [pc, #56]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	490b      	ldr	r1, [pc, #44]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0310 	and.w	r3, r3, #16
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d008      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005aae:	4b07      	ldr	r3, [pc, #28]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	4904      	ldr	r1, [pc, #16]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3718      	adds	r7, #24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	40007000 	.word	0x40007000
 8005ad4:	42420440 	.word	0x42420440

08005ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d001      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e044      	b.n	8005b7a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f042 0201 	orr.w	r2, r2, #1
 8005b06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1d      	ldr	r2, [pc, #116]	; (8005b84 <HAL_TIM_Base_Start_IT+0xac>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d018      	beq.n	8005b44 <HAL_TIM_Base_Start_IT+0x6c>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1c      	ldr	r2, [pc, #112]	; (8005b88 <HAL_TIM_Base_Start_IT+0xb0>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d013      	beq.n	8005b44 <HAL_TIM_Base_Start_IT+0x6c>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b24:	d00e      	beq.n	8005b44 <HAL_TIM_Base_Start_IT+0x6c>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a18      	ldr	r2, [pc, #96]	; (8005b8c <HAL_TIM_Base_Start_IT+0xb4>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d009      	beq.n	8005b44 <HAL_TIM_Base_Start_IT+0x6c>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a16      	ldr	r2, [pc, #88]	; (8005b90 <HAL_TIM_Base_Start_IT+0xb8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d004      	beq.n	8005b44 <HAL_TIM_Base_Start_IT+0x6c>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a15      	ldr	r2, [pc, #84]	; (8005b94 <HAL_TIM_Base_Start_IT+0xbc>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d111      	bne.n	8005b68 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 0307 	and.w	r3, r3, #7
 8005b4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b06      	cmp	r3, #6
 8005b54:	d010      	beq.n	8005b78 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f042 0201 	orr.w	r2, r2, #1
 8005b64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b66:	e007      	b.n	8005b78 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0201 	orr.w	r2, r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3714      	adds	r7, #20
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bc80      	pop	{r7}
 8005b82:	4770      	bx	lr
 8005b84:	40012c00 	.word	0x40012c00
 8005b88:	40013400 	.word	0x40013400
 8005b8c:	40000400 	.word	0x40000400
 8005b90:	40000800 	.word	0x40000800
 8005b94:	40000c00 	.word	0x40000c00

08005b98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68da      	ldr	r2, [r3, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0201 	bic.w	r2, r2, #1
 8005bae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6a1a      	ldr	r2, [r3, #32]
 8005bb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8005bba:	4013      	ands	r3, r2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d10f      	bne.n	8005be0 <HAL_TIM_Base_Stop_IT+0x48>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6a1a      	ldr	r2, [r3, #32]
 8005bc6:	f240 4344 	movw	r3, #1092	; 0x444
 8005bca:	4013      	ands	r3, r2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d107      	bne.n	8005be0 <HAL_TIM_Base_Stop_IT+0x48>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0201 	bic.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d101      	bne.n	8005c06 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e041      	b.n	8005c8a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d106      	bne.n	8005c20 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7fc fe44 	bl	80028a8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	3304      	adds	r3, #4
 8005c30:	4619      	mov	r1, r3
 8005c32:	4610      	mov	r0, r2
 8005c34:	f000 fbf0 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b082      	sub	sp, #8
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d101      	bne.n	8005ca4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e041      	b.n	8005d28 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d106      	bne.n	8005cbe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f7fc fdd7 	bl	800286c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	3304      	adds	r3, #4
 8005cce:	4619      	mov	r1, r3
 8005cd0:	4610      	mov	r0, r2
 8005cd2:	f000 fba1 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3708      	adds	r7, #8
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d109      	bne.n	8005d54 <HAL_TIM_PWM_Start+0x24>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	bf14      	ite	ne
 8005d4c:	2301      	movne	r3, #1
 8005d4e:	2300      	moveq	r3, #0
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	e022      	b.n	8005d9a <HAL_TIM_PWM_Start+0x6a>
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d109      	bne.n	8005d6e <HAL_TIM_PWM_Start+0x3e>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	bf14      	ite	ne
 8005d66:	2301      	movne	r3, #1
 8005d68:	2300      	moveq	r3, #0
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	e015      	b.n	8005d9a <HAL_TIM_PWM_Start+0x6a>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d109      	bne.n	8005d88 <HAL_TIM_PWM_Start+0x58>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	bf14      	ite	ne
 8005d80:	2301      	movne	r3, #1
 8005d82:	2300      	moveq	r3, #0
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	e008      	b.n	8005d9a <HAL_TIM_PWM_Start+0x6a>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	bf14      	ite	ne
 8005d94:	2301      	movne	r3, #1
 8005d96:	2300      	moveq	r3, #0
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e072      	b.n	8005e88 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d104      	bne.n	8005db2 <HAL_TIM_PWM_Start+0x82>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2202      	movs	r2, #2
 8005dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db0:	e013      	b.n	8005dda <HAL_TIM_PWM_Start+0xaa>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b04      	cmp	r3, #4
 8005db6:	d104      	bne.n	8005dc2 <HAL_TIM_PWM_Start+0x92>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dc0:	e00b      	b.n	8005dda <HAL_TIM_PWM_Start+0xaa>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d104      	bne.n	8005dd2 <HAL_TIM_PWM_Start+0xa2>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dd0:	e003      	b.n	8005dda <HAL_TIM_PWM_Start+0xaa>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2201      	movs	r2, #1
 8005de0:	6839      	ldr	r1, [r7, #0]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 fd3e 	bl	8006864 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a28      	ldr	r2, [pc, #160]	; (8005e90 <HAL_TIM_PWM_Start+0x160>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d004      	beq.n	8005dfc <HAL_TIM_PWM_Start+0xcc>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a27      	ldr	r2, [pc, #156]	; (8005e94 <HAL_TIM_PWM_Start+0x164>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d101      	bne.n	8005e00 <HAL_TIM_PWM_Start+0xd0>
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e000      	b.n	8005e02 <HAL_TIM_PWM_Start+0xd2>
 8005e00:	2300      	movs	r3, #0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d007      	beq.n	8005e16 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a1d      	ldr	r2, [pc, #116]	; (8005e90 <HAL_TIM_PWM_Start+0x160>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d018      	beq.n	8005e52 <HAL_TIM_PWM_Start+0x122>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a1b      	ldr	r2, [pc, #108]	; (8005e94 <HAL_TIM_PWM_Start+0x164>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d013      	beq.n	8005e52 <HAL_TIM_PWM_Start+0x122>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e32:	d00e      	beq.n	8005e52 <HAL_TIM_PWM_Start+0x122>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a17      	ldr	r2, [pc, #92]	; (8005e98 <HAL_TIM_PWM_Start+0x168>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d009      	beq.n	8005e52 <HAL_TIM_PWM_Start+0x122>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a16      	ldr	r2, [pc, #88]	; (8005e9c <HAL_TIM_PWM_Start+0x16c>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d004      	beq.n	8005e52 <HAL_TIM_PWM_Start+0x122>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a14      	ldr	r2, [pc, #80]	; (8005ea0 <HAL_TIM_PWM_Start+0x170>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d111      	bne.n	8005e76 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f003 0307 	and.w	r3, r3, #7
 8005e5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2b06      	cmp	r3, #6
 8005e62:	d010      	beq.n	8005e86 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f042 0201 	orr.w	r2, r2, #1
 8005e72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e74:	e007      	b.n	8005e86 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f042 0201 	orr.w	r2, r2, #1
 8005e84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40012c00 	.word	0x40012c00
 8005e94:	40013400 	.word	0x40013400
 8005e98:	40000400 	.word	0x40000400
 8005e9c:	40000800 	.word	0x40000800
 8005ea0:	40000c00 	.word	0x40000c00

08005ea4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	6839      	ldr	r1, [r7, #0]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 fcd4 	bl	8006864 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a2e      	ldr	r2, [pc, #184]	; (8005f7c <HAL_TIM_PWM_Stop+0xd8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d004      	beq.n	8005ed0 <HAL_TIM_PWM_Stop+0x2c>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a2d      	ldr	r2, [pc, #180]	; (8005f80 <HAL_TIM_PWM_Stop+0xdc>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d101      	bne.n	8005ed4 <HAL_TIM_PWM_Stop+0x30>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e000      	b.n	8005ed6 <HAL_TIM_PWM_Stop+0x32>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d017      	beq.n	8005f0a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	6a1a      	ldr	r2, [r3, #32]
 8005ee0:	f241 1311 	movw	r3, #4369	; 0x1111
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10f      	bne.n	8005f0a <HAL_TIM_PWM_Stop+0x66>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6a1a      	ldr	r2, [r3, #32]
 8005ef0:	f240 4344 	movw	r3, #1092	; 0x444
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d107      	bne.n	8005f0a <HAL_TIM_PWM_Stop+0x66>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	6a1a      	ldr	r2, [r3, #32]
 8005f10:	f241 1311 	movw	r3, #4369	; 0x1111
 8005f14:	4013      	ands	r3, r2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10f      	bne.n	8005f3a <HAL_TIM_PWM_Stop+0x96>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6a1a      	ldr	r2, [r3, #32]
 8005f20:	f240 4344 	movw	r3, #1092	; 0x444
 8005f24:	4013      	ands	r3, r2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d107      	bne.n	8005f3a <HAL_TIM_PWM_Stop+0x96>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0201 	bic.w	r2, r2, #1
 8005f38:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d104      	bne.n	8005f4a <HAL_TIM_PWM_Stop+0xa6>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f48:	e013      	b.n	8005f72 <HAL_TIM_PWM_Stop+0xce>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b04      	cmp	r3, #4
 8005f4e:	d104      	bne.n	8005f5a <HAL_TIM_PWM_Stop+0xb6>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f58:	e00b      	b.n	8005f72 <HAL_TIM_PWM_Stop+0xce>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d104      	bne.n	8005f6a <HAL_TIM_PWM_Stop+0xc6>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f68:	e003      	b.n	8005f72 <HAL_TIM_PWM_Stop+0xce>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3708      	adds	r7, #8
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	40012c00 	.word	0x40012c00
 8005f80:	40013400 	.word	0x40013400

08005f84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	691b      	ldr	r3, [r3, #16]
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d122      	bne.n	8005fe0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d11b      	bne.n	8005fe0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0202 	mvn.w	r2, #2
 8005fb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fa0b 	bl	80063e2 <HAL_TIM_IC_CaptureCallback>
 8005fcc:	e005      	b.n	8005fda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f9fe 	bl	80063d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fa0d 	bl	80063f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	f003 0304 	and.w	r3, r3, #4
 8005fea:	2b04      	cmp	r3, #4
 8005fec:	d122      	bne.n	8006034 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b04      	cmp	r3, #4
 8005ffa:	d11b      	bne.n	8006034 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f06f 0204 	mvn.w	r2, #4
 8006004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2202      	movs	r2, #2
 800600a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f9e1 	bl	80063e2 <HAL_TIM_IC_CaptureCallback>
 8006020:	e005      	b.n	800602e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f9d4 	bl	80063d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f9e3 	bl	80063f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	f003 0308 	and.w	r3, r3, #8
 800603e:	2b08      	cmp	r3, #8
 8006040:	d122      	bne.n	8006088 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	f003 0308 	and.w	r3, r3, #8
 800604c:	2b08      	cmp	r3, #8
 800604e:	d11b      	bne.n	8006088 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f06f 0208 	mvn.w	r2, #8
 8006058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2204      	movs	r2, #4
 800605e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	f003 0303 	and.w	r3, r3, #3
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f9b7 	bl	80063e2 <HAL_TIM_IC_CaptureCallback>
 8006074:	e005      	b.n	8006082 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f9aa 	bl	80063d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 f9b9 	bl	80063f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	f003 0310 	and.w	r3, r3, #16
 8006092:	2b10      	cmp	r3, #16
 8006094:	d122      	bne.n	80060dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	f003 0310 	and.w	r3, r3, #16
 80060a0:	2b10      	cmp	r3, #16
 80060a2:	d11b      	bne.n	80060dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f06f 0210 	mvn.w	r2, #16
 80060ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2208      	movs	r2, #8
 80060b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	69db      	ldr	r3, [r3, #28]
 80060ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 f98d 	bl	80063e2 <HAL_TIM_IC_CaptureCallback>
 80060c8:	e005      	b.n	80060d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 f980 	bl	80063d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 f98f 	bl	80063f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	691b      	ldr	r3, [r3, #16]
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d10e      	bne.n	8006108 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d107      	bne.n	8006108 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0201 	mvn.w	r2, #1
 8006100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fb f94e 	bl	80013a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006112:	2b80      	cmp	r3, #128	; 0x80
 8006114:	d10e      	bne.n	8006134 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006120:	2b80      	cmp	r3, #128	; 0x80
 8006122:	d107      	bne.n	8006134 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800612c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fd8c 	bl	8006c4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800613e:	2b40      	cmp	r3, #64	; 0x40
 8006140:	d10e      	bne.n	8006160 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800614c:	2b40      	cmp	r3, #64	; 0x40
 800614e:	d107      	bne.n	8006160 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f953 	bl	8006406 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b20      	cmp	r3, #32
 800616c:	d10e      	bne.n	800618c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f003 0320 	and.w	r3, r3, #32
 8006178:	2b20      	cmp	r3, #32
 800617a:	d107      	bne.n	800618c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f06f 0220 	mvn.w	r2, #32
 8006184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 fd57 	bl	8006c3a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800618c:	bf00      	nop
 800618e:	3708      	adds	r7, #8
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061a0:	2300      	movs	r3, #0
 80061a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80061ae:	2302      	movs	r3, #2
 80061b0:	e048      	b.n	8006244 <HAL_TIM_OC_ConfigChannel+0xb0>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2b0c      	cmp	r3, #12
 80061be:	d839      	bhi.n	8006234 <HAL_TIM_OC_ConfigChannel+0xa0>
 80061c0:	a201      	add	r2, pc, #4	; (adr r2, 80061c8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80061c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c6:	bf00      	nop
 80061c8:	080061fd 	.word	0x080061fd
 80061cc:	08006235 	.word	0x08006235
 80061d0:	08006235 	.word	0x08006235
 80061d4:	08006235 	.word	0x08006235
 80061d8:	0800620b 	.word	0x0800620b
 80061dc:	08006235 	.word	0x08006235
 80061e0:	08006235 	.word	0x08006235
 80061e4:	08006235 	.word	0x08006235
 80061e8:	08006219 	.word	0x08006219
 80061ec:	08006235 	.word	0x08006235
 80061f0:	08006235 	.word	0x08006235
 80061f4:	08006235 	.word	0x08006235
 80061f8:	08006227 	.word	0x08006227
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68b9      	ldr	r1, [r7, #8]
 8006202:	4618      	mov	r0, r3
 8006204:	f000 f982 	bl	800650c <TIM_OC1_SetConfig>
      break;
 8006208:	e017      	b.n	800623a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68b9      	ldr	r1, [r7, #8]
 8006210:	4618      	mov	r0, r3
 8006212:	f000 f9eb 	bl	80065ec <TIM_OC2_SetConfig>
      break;
 8006216:	e010      	b.n	800623a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68b9      	ldr	r1, [r7, #8]
 800621e:	4618      	mov	r0, r3
 8006220:	f000 fa58 	bl	80066d4 <TIM_OC3_SetConfig>
      break;
 8006224:	e009      	b.n	800623a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fac5 	bl	80067bc <TIM_OC4_SetConfig>
      break;
 8006232:	e002      	b.n	800623a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	75fb      	strb	r3, [r7, #23]
      break;
 8006238:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006242:	7dfb      	ldrb	r3, [r7, #23]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3718      	adds	r7, #24
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006258:	2300      	movs	r3, #0
 800625a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006262:	2b01      	cmp	r3, #1
 8006264:	d101      	bne.n	800626a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006266:	2302      	movs	r3, #2
 8006268:	e0ae      	b.n	80063c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b0c      	cmp	r3, #12
 8006276:	f200 809f 	bhi.w	80063b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800627a:	a201      	add	r2, pc, #4	; (adr r2, 8006280 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800627c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006280:	080062b5 	.word	0x080062b5
 8006284:	080063b9 	.word	0x080063b9
 8006288:	080063b9 	.word	0x080063b9
 800628c:	080063b9 	.word	0x080063b9
 8006290:	080062f5 	.word	0x080062f5
 8006294:	080063b9 	.word	0x080063b9
 8006298:	080063b9 	.word	0x080063b9
 800629c:	080063b9 	.word	0x080063b9
 80062a0:	08006337 	.word	0x08006337
 80062a4:	080063b9 	.word	0x080063b9
 80062a8:	080063b9 	.word	0x080063b9
 80062ac:	080063b9 	.word	0x080063b9
 80062b0:	08006377 	.word	0x08006377
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68b9      	ldr	r1, [r7, #8]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f000 f926 	bl	800650c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	699a      	ldr	r2, [r3, #24]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f042 0208 	orr.w	r2, r2, #8
 80062ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	699a      	ldr	r2, [r3, #24]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 0204 	bic.w	r2, r2, #4
 80062de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6999      	ldr	r1, [r3, #24]
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	691a      	ldr	r2, [r3, #16]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	619a      	str	r2, [r3, #24]
      break;
 80062f2:	e064      	b.n	80063be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68b9      	ldr	r1, [r7, #8]
 80062fa:	4618      	mov	r0, r3
 80062fc:	f000 f976 	bl	80065ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	699a      	ldr	r2, [r3, #24]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800630e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699a      	ldr	r2, [r3, #24]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800631e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	6999      	ldr	r1, [r3, #24]
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	021a      	lsls	r2, r3, #8
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	430a      	orrs	r2, r1
 8006332:	619a      	str	r2, [r3, #24]
      break;
 8006334:	e043      	b.n	80063be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68b9      	ldr	r1, [r7, #8]
 800633c:	4618      	mov	r0, r3
 800633e:	f000 f9c9 	bl	80066d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	69da      	ldr	r2, [r3, #28]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0208 	orr.w	r2, r2, #8
 8006350:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69da      	ldr	r2, [r3, #28]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0204 	bic.w	r2, r2, #4
 8006360:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	69d9      	ldr	r1, [r3, #28]
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	691a      	ldr	r2, [r3, #16]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	430a      	orrs	r2, r1
 8006372:	61da      	str	r2, [r3, #28]
      break;
 8006374:	e023      	b.n	80063be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68b9      	ldr	r1, [r7, #8]
 800637c:	4618      	mov	r0, r3
 800637e:	f000 fa1d 	bl	80067bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69da      	ldr	r2, [r3, #28]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006390:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	69da      	ldr	r2, [r3, #28]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69d9      	ldr	r1, [r3, #28]
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	021a      	lsls	r2, r3, #8
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	61da      	str	r2, [r3, #28]
      break;
 80063b6:	e002      	b.n	80063be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	75fb      	strb	r3, [r7, #23]
      break;
 80063bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80063c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3718      	adds	r7, #24
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	bc80      	pop	{r7}
 80063e0:	4770      	bx	lr

080063e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80063e2:	b480      	push	{r7}
 80063e4:	b083      	sub	sp, #12
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063ea:	bf00      	nop
 80063ec:	370c      	adds	r7, #12
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bc80      	pop	{r7}
 80063f2:	4770      	bx	lr

080063f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	bc80      	pop	{r7}
 8006404:	4770      	bx	lr

08006406 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006406:	b480      	push	{r7}
 8006408:	b083      	sub	sp, #12
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800640e:	bf00      	nop
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	bc80      	pop	{r7}
 8006416:	4770      	bx	lr

08006418 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a33      	ldr	r2, [pc, #204]	; (80064f8 <TIM_Base_SetConfig+0xe0>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d013      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a32      	ldr	r2, [pc, #200]	; (80064fc <TIM_Base_SetConfig+0xe4>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d00f      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800643e:	d00b      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a2f      	ldr	r2, [pc, #188]	; (8006500 <TIM_Base_SetConfig+0xe8>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d007      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a2e      	ldr	r2, [pc, #184]	; (8006504 <TIM_Base_SetConfig+0xec>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d003      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a2d      	ldr	r2, [pc, #180]	; (8006508 <TIM_Base_SetConfig+0xf0>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d108      	bne.n	800646a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a22      	ldr	r2, [pc, #136]	; (80064f8 <TIM_Base_SetConfig+0xe0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d013      	beq.n	800649a <TIM_Base_SetConfig+0x82>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a21      	ldr	r2, [pc, #132]	; (80064fc <TIM_Base_SetConfig+0xe4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d00f      	beq.n	800649a <TIM_Base_SetConfig+0x82>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006480:	d00b      	beq.n	800649a <TIM_Base_SetConfig+0x82>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a1e      	ldr	r2, [pc, #120]	; (8006500 <TIM_Base_SetConfig+0xe8>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d007      	beq.n	800649a <TIM_Base_SetConfig+0x82>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a1d      	ldr	r2, [pc, #116]	; (8006504 <TIM_Base_SetConfig+0xec>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d003      	beq.n	800649a <TIM_Base_SetConfig+0x82>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a1c      	ldr	r2, [pc, #112]	; (8006508 <TIM_Base_SetConfig+0xf0>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d108      	bne.n	80064ac <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	689a      	ldr	r2, [r3, #8]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a09      	ldr	r2, [pc, #36]	; (80064f8 <TIM_Base_SetConfig+0xe0>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d003      	beq.n	80064e0 <TIM_Base_SetConfig+0xc8>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a08      	ldr	r2, [pc, #32]	; (80064fc <TIM_Base_SetConfig+0xe4>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d103      	bne.n	80064e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	691a      	ldr	r2, [r3, #16]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	615a      	str	r2, [r3, #20]
}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr
 80064f8:	40012c00 	.word	0x40012c00
 80064fc:	40013400 	.word	0x40013400
 8006500:	40000400 	.word	0x40000400
 8006504:	40000800 	.word	0x40000800
 8006508:	40000c00 	.word	0x40000c00

0800650c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	f023 0201 	bic.w	r2, r3, #1
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800653a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0303 	bic.w	r3, r3, #3
 8006542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f023 0302 	bic.w	r3, r3, #2
 8006554:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	4313      	orrs	r3, r2
 800655e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a20      	ldr	r2, [pc, #128]	; (80065e4 <TIM_OC1_SetConfig+0xd8>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d003      	beq.n	8006570 <TIM_OC1_SetConfig+0x64>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a1f      	ldr	r2, [pc, #124]	; (80065e8 <TIM_OC1_SetConfig+0xdc>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d10c      	bne.n	800658a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f023 0308 	bic.w	r3, r3, #8
 8006576:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	697a      	ldr	r2, [r7, #20]
 800657e:	4313      	orrs	r3, r2
 8006580:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f023 0304 	bic.w	r3, r3, #4
 8006588:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a15      	ldr	r2, [pc, #84]	; (80065e4 <TIM_OC1_SetConfig+0xd8>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d003      	beq.n	800659a <TIM_OC1_SetConfig+0x8e>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a14      	ldr	r2, [pc, #80]	; (80065e8 <TIM_OC1_SetConfig+0xdc>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d111      	bne.n	80065be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	693a      	ldr	r2, [r7, #16]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	621a      	str	r2, [r3, #32]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	bc80      	pop	{r7}
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	40012c00 	.word	0x40012c00
 80065e8:	40013400 	.word	0x40013400

080065ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b087      	sub	sp, #28
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	f023 0210 	bic.w	r2, r3, #16
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800661a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006622:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	021b      	lsls	r3, r3, #8
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	4313      	orrs	r3, r2
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f023 0320 	bic.w	r3, r3, #32
 8006636:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	011b      	lsls	r3, r3, #4
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	4313      	orrs	r3, r2
 8006642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a21      	ldr	r2, [pc, #132]	; (80066cc <TIM_OC2_SetConfig+0xe0>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d003      	beq.n	8006654 <TIM_OC2_SetConfig+0x68>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a20      	ldr	r2, [pc, #128]	; (80066d0 <TIM_OC2_SetConfig+0xe4>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d10d      	bne.n	8006670 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800665a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	011b      	lsls	r3, r3, #4
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800666e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a16      	ldr	r2, [pc, #88]	; (80066cc <TIM_OC2_SetConfig+0xe0>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d003      	beq.n	8006680 <TIM_OC2_SetConfig+0x94>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a15      	ldr	r2, [pc, #84]	; (80066d0 <TIM_OC2_SetConfig+0xe4>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d113      	bne.n	80066a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006686:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800668e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	4313      	orrs	r3, r2
 800669a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	693a      	ldr	r2, [r7, #16]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	621a      	str	r2, [r3, #32]
}
 80066c2:	bf00      	nop
 80066c4:	371c      	adds	r7, #28
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bc80      	pop	{r7}
 80066ca:	4770      	bx	lr
 80066cc:	40012c00 	.word	0x40012c00
 80066d0:	40013400 	.word	0x40013400

080066d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b087      	sub	sp, #28
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a1b      	ldr	r3, [r3, #32]
 80066e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	69db      	ldr	r3, [r3, #28]
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4313      	orrs	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800671c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	4313      	orrs	r3, r2
 8006728:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a21      	ldr	r2, [pc, #132]	; (80067b4 <TIM_OC3_SetConfig+0xe0>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d003      	beq.n	800673a <TIM_OC3_SetConfig+0x66>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a20      	ldr	r2, [pc, #128]	; (80067b8 <TIM_OC3_SetConfig+0xe4>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d10d      	bne.n	8006756 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006740:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	021b      	lsls	r3, r3, #8
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	4313      	orrs	r3, r2
 800674c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a16      	ldr	r2, [pc, #88]	; (80067b4 <TIM_OC3_SetConfig+0xe0>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d003      	beq.n	8006766 <TIM_OC3_SetConfig+0x92>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a15      	ldr	r2, [pc, #84]	; (80067b8 <TIM_OC3_SetConfig+0xe4>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d113      	bne.n	800678e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800676c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	621a      	str	r2, [r3, #32]
}
 80067a8:	bf00      	nop
 80067aa:	371c      	adds	r7, #28
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	40012c00 	.word	0x40012c00
 80067b8:	40013400 	.word	0x40013400

080067bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067bc:	b480      	push	{r7}
 80067be:	b087      	sub	sp, #28
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	021b      	lsls	r3, r3, #8
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	031b      	lsls	r3, r3, #12
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a11      	ldr	r2, [pc, #68]	; (800685c <TIM_OC4_SetConfig+0xa0>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_OC4_SetConfig+0x68>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a10      	ldr	r2, [pc, #64]	; (8006860 <TIM_OC4_SetConfig+0xa4>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d109      	bne.n	8006838 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800682a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	019b      	lsls	r3, r3, #6
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	693a      	ldr	r2, [r7, #16]
 8006850:	621a      	str	r2, [r3, #32]
}
 8006852:	bf00      	nop
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	bc80      	pop	{r7}
 800685a:	4770      	bx	lr
 800685c:	40012c00 	.word	0x40012c00
 8006860:	40013400 	.word	0x40013400

08006864 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	f003 031f 	and.w	r3, r3, #31
 8006876:	2201      	movs	r2, #1
 8006878:	fa02 f303 	lsl.w	r3, r2, r3
 800687c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6a1a      	ldr	r2, [r3, #32]
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	43db      	mvns	r3, r3
 8006886:	401a      	ands	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6a1a      	ldr	r2, [r3, #32]
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f003 031f 	and.w	r3, r3, #31
 8006896:	6879      	ldr	r1, [r7, #4]
 8006898:	fa01 f303 	lsl.w	r3, r1, r3
 800689c:	431a      	orrs	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	621a      	str	r2, [r3, #32]
}
 80068a2:	bf00      	nop
 80068a4:	371c      	adds	r7, #28
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bc80      	pop	{r7}
 80068aa:	4770      	bx	lr

080068ac <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d109      	bne.n	80068d0 <HAL_TIMEx_PWMN_Start+0x24>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	bf14      	ite	ne
 80068c8:	2301      	movne	r3, #1
 80068ca:	2300      	moveq	r3, #0
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	e022      	b.n	8006916 <HAL_TIMEx_PWMN_Start+0x6a>
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	2b04      	cmp	r3, #4
 80068d4:	d109      	bne.n	80068ea <HAL_TIMEx_PWMN_Start+0x3e>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b01      	cmp	r3, #1
 80068e0:	bf14      	ite	ne
 80068e2:	2301      	movne	r3, #1
 80068e4:	2300      	moveq	r3, #0
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	e015      	b.n	8006916 <HAL_TIMEx_PWMN_Start+0x6a>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	d109      	bne.n	8006904 <HAL_TIMEx_PWMN_Start+0x58>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	bf14      	ite	ne
 80068fc:	2301      	movne	r3, #1
 80068fe:	2300      	moveq	r3, #0
 8006900:	b2db      	uxtb	r3, r3
 8006902:	e008      	b.n	8006916 <HAL_TIMEx_PWMN_Start+0x6a>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800690a:	b2db      	uxtb	r3, r3
 800690c:	2b01      	cmp	r3, #1
 800690e:	bf14      	ite	ne
 8006910:	2301      	movne	r3, #1
 8006912:	2300      	moveq	r3, #0
 8006914:	b2db      	uxtb	r3, r3
 8006916:	2b00      	cmp	r3, #0
 8006918:	d001      	beq.n	800691e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e063      	b.n	80069e6 <HAL_TIMEx_PWMN_Start+0x13a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d104      	bne.n	800692e <HAL_TIMEx_PWMN_Start+0x82>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2202      	movs	r2, #2
 8006928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800692c:	e013      	b.n	8006956 <HAL_TIMEx_PWMN_Start+0xaa>
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	2b04      	cmp	r3, #4
 8006932:	d104      	bne.n	800693e <HAL_TIMEx_PWMN_Start+0x92>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800693c:	e00b      	b.n	8006956 <HAL_TIMEx_PWMN_Start+0xaa>
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	2b08      	cmp	r3, #8
 8006942:	d104      	bne.n	800694e <HAL_TIMEx_PWMN_Start+0xa2>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2202      	movs	r2, #2
 8006948:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800694c:	e003      	b.n	8006956 <HAL_TIMEx_PWMN_Start+0xaa>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2202      	movs	r2, #2
 8006952:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2204      	movs	r2, #4
 800695c:	6839      	ldr	r1, [r7, #0]
 800695e:	4618      	mov	r0, r3
 8006960:	f000 f97d 	bl	8006c5e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006972:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a1d      	ldr	r2, [pc, #116]	; (80069f0 <HAL_TIMEx_PWMN_Start+0x144>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d018      	beq.n	80069b0 <HAL_TIMEx_PWMN_Start+0x104>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a1c      	ldr	r2, [pc, #112]	; (80069f4 <HAL_TIMEx_PWMN_Start+0x148>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d013      	beq.n	80069b0 <HAL_TIMEx_PWMN_Start+0x104>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006990:	d00e      	beq.n	80069b0 <HAL_TIMEx_PWMN_Start+0x104>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a18      	ldr	r2, [pc, #96]	; (80069f8 <HAL_TIMEx_PWMN_Start+0x14c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d009      	beq.n	80069b0 <HAL_TIMEx_PWMN_Start+0x104>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a16      	ldr	r2, [pc, #88]	; (80069fc <HAL_TIMEx_PWMN_Start+0x150>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d004      	beq.n	80069b0 <HAL_TIMEx_PWMN_Start+0x104>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a15      	ldr	r2, [pc, #84]	; (8006a00 <HAL_TIMEx_PWMN_Start+0x154>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d111      	bne.n	80069d4 <HAL_TIMEx_PWMN_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 0307 	and.w	r3, r3, #7
 80069ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2b06      	cmp	r3, #6
 80069c0:	d010      	beq.n	80069e4 <HAL_TIMEx_PWMN_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f042 0201 	orr.w	r2, r2, #1
 80069d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069d2:	e007      	b.n	80069e4 <HAL_TIMEx_PWMN_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f042 0201 	orr.w	r2, r2, #1
 80069e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	40012c00 	.word	0x40012c00
 80069f4:	40013400 	.word	0x40013400
 80069f8:	40000400 	.word	0x40000400
 80069fc:	40000800 	.word	0x40000800
 8006a00:	40000c00 	.word	0x40000c00

08006a04 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2200      	movs	r2, #0
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 f921 	bl	8006c5e <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6a1a      	ldr	r2, [r3, #32]
 8006a22:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a26:	4013      	ands	r3, r2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10f      	bne.n	8006a4c <HAL_TIMEx_PWMN_Stop+0x48>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6a1a      	ldr	r2, [r3, #32]
 8006a32:	f240 4344 	movw	r3, #1092	; 0x444
 8006a36:	4013      	ands	r3, r2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d107      	bne.n	8006a4c <HAL_TIMEx_PWMN_Stop+0x48>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a4a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6a1a      	ldr	r2, [r3, #32]
 8006a52:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a56:	4013      	ands	r3, r2
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10f      	bne.n	8006a7c <HAL_TIMEx_PWMN_Stop+0x78>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6a1a      	ldr	r2, [r3, #32]
 8006a62:	f240 4344 	movw	r3, #1092	; 0x444
 8006a66:	4013      	ands	r3, r2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d107      	bne.n	8006a7c <HAL_TIMEx_PWMN_Stop+0x78>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0201 	bic.w	r2, r2, #1
 8006a7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d104      	bne.n	8006a8c <HAL_TIMEx_PWMN_Stop+0x88>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a8a:	e013      	b.n	8006ab4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	d104      	bne.n	8006a9c <HAL_TIMEx_PWMN_Stop+0x98>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a9a:	e00b      	b.n	8006ab4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	2b08      	cmp	r3, #8
 8006aa0:	d104      	bne.n	8006aac <HAL_TIMEx_PWMN_Stop+0xa8>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006aaa:	e003      	b.n	8006ab4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
	...

08006ac0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d101      	bne.n	8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ad4:	2302      	movs	r3, #2
 8006ad6:	e050      	b.n	8006b7a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2201      	movs	r2, #1
 8006adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006afe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a1b      	ldr	r2, [pc, #108]	; (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d018      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a19      	ldr	r2, [pc, #100]	; (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d013      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b2e:	d00e      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a15      	ldr	r2, [pc, #84]	; (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d009      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a14      	ldr	r2, [pc, #80]	; (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d004      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a12      	ldr	r2, [pc, #72]	; (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d10c      	bne.n	8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b78:	2300      	movs	r3, #0
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bc80      	pop	{r7}
 8006b82:	4770      	bx	lr
 8006b84:	40012c00 	.word	0x40012c00
 8006b88:	40013400 	.word	0x40013400
 8006b8c:	40000400 	.word	0x40000400
 8006b90:	40000800 	.word	0x40000800
 8006b94:	40000c00 	.word	0x40000c00

08006b98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d101      	bne.n	8006bb4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	e03d      	b.n	8006c30 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3714      	adds	r7, #20
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr

08006c3a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c42:	bf00      	nop
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bc80      	pop	{r7}
 8006c4a:	4770      	bx	lr

08006c4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c54:	bf00      	nop
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bc80      	pop	{r7}
 8006c5c:	4770      	bx	lr

08006c5e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b087      	sub	sp, #28
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	60f8      	str	r0, [r7, #12]
 8006c66:	60b9      	str	r1, [r7, #8]
 8006c68:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	f003 031f 	and.w	r3, r3, #31
 8006c70:	2204      	movs	r2, #4
 8006c72:	fa02 f303 	lsl.w	r3, r2, r3
 8006c76:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a1a      	ldr	r2, [r3, #32]
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	43db      	mvns	r3, r3
 8006c80:	401a      	ands	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6a1a      	ldr	r2, [r3, #32]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f003 031f 	and.w	r3, r3, #31
 8006c90:	6879      	ldr	r1, [r7, #4]
 8006c92:	fa01 f303 	lsl.w	r3, r1, r3
 8006c96:	431a      	orrs	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	621a      	str	r2, [r3, #32]
}
 8006c9c:	bf00      	nop
 8006c9e:	371c      	adds	r7, #28
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bc80      	pop	{r7}
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b082      	sub	sp, #8
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e042      	b.n	8006d3e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d106      	bne.n	8006cd2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f7fb fe5f 	bl	8002990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2224      	movs	r2, #36	; 0x24
 8006cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68da      	ldr	r2, [r3, #12]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ce8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 ff66 	bl	8007bbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cfe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	695a      	ldr	r2, [r3, #20]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d0e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68da      	ldr	r2, [r3, #12]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d1e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2220      	movs	r2, #32
 8006d2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2220      	movs	r2, #32
 8006d32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3708      	adds	r7, #8
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
	...

08006d48 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08c      	sub	sp, #48	; 0x30
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	4613      	mov	r3, r2
 8006d54:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b20      	cmp	r3, #32
 8006d60:	d156      	bne.n	8006e10 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_UART_Transmit_DMA+0x26>
 8006d68:	88fb      	ldrh	r3, [r7, #6]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e04f      	b.n	8006e12 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8006d72:	68ba      	ldr	r2, [r7, #8]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	88fa      	ldrh	r2, [r7, #6]
 8006d7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	88fa      	ldrh	r2, [r7, #6]
 8006d82:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2200      	movs	r2, #0
 8006d88:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2221      	movs	r2, #33	; 0x21
 8006d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d96:	4a21      	ldr	r2, [pc, #132]	; (8006e1c <HAL_UART_Transmit_DMA+0xd4>)
 8006d98:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9e:	4a20      	ldr	r2, [pc, #128]	; (8006e20 <HAL_UART_Transmit_DMA+0xd8>)
 8006da0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da6:	4a1f      	ldr	r2, [pc, #124]	; (8006e24 <HAL_UART_Transmit_DMA+0xdc>)
 8006da8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dae:	2200      	movs	r2, #0
 8006db0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8006db2:	f107 0308 	add.w	r3, r7, #8
 8006db6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dbe:	6819      	ldr	r1, [r3, #0]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	88fb      	ldrh	r3, [r7, #6]
 8006dca:	f7fd fbed 	bl	80045a8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006dd6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	3314      	adds	r3, #20
 8006dde:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	e853 3f00 	ldrex	r3, [r3]
 8006de6:	617b      	str	r3, [r7, #20]
   return(result);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dee:	62bb      	str	r3, [r7, #40]	; 0x28
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3314      	adds	r3, #20
 8006df6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006df8:	627a      	str	r2, [r7, #36]	; 0x24
 8006dfa:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfc:	6a39      	ldr	r1, [r7, #32]
 8006dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e00:	e841 2300 	strex	r3, r2, [r1]
 8006e04:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1e5      	bne.n	8006dd8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	e000      	b.n	8006e12 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006e10:	2302      	movs	r3, #2
  }
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3730      	adds	r7, #48	; 0x30
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	08007451 	.word	0x08007451
 8006e20:	080074eb 	.word	0x080074eb
 8006e24:	0800766f 	.word	0x0800766f

08006e28 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08c      	sub	sp, #48	; 0x30
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	4613      	mov	r3, r2
 8006e34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	d14a      	bne.n	8006ed8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d002      	beq.n	8006e4e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006e48:	88fb      	ldrh	r3, [r7, #6]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d101      	bne.n	8006e52 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e043      	b.n	8006eda <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2201      	movs	r2, #1
 8006e56:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006e5e:	88fb      	ldrh	r3, [r7, #6]
 8006e60:	461a      	mov	r2, r3
 8006e62:	68b9      	ldr	r1, [r7, #8]
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f000 fc4d 	bl	8007704 <UART_Start_Receive_DMA>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006e70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d12c      	bne.n	8006ed2 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d125      	bne.n	8006ecc <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e80:	2300      	movs	r3, #0
 8006e82:	613b      	str	r3, [r7, #16]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	613b      	str	r3, [r7, #16]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	613b      	str	r3, [r7, #16]
 8006e94:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	330c      	adds	r3, #12
 8006e9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	e853 3f00 	ldrex	r3, [r3]
 8006ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f043 0310 	orr.w	r3, r3, #16
 8006eac:	62bb      	str	r3, [r7, #40]	; 0x28
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	330c      	adds	r3, #12
 8006eb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006eb6:	627a      	str	r2, [r7, #36]	; 0x24
 8006eb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eba:	6a39      	ldr	r1, [r7, #32]
 8006ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ebe:	e841 2300 	strex	r3, r2, [r1]
 8006ec2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1e5      	bne.n	8006e96 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8006eca:	e002      	b.n	8006ed2 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006ed2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ed6:	e000      	b.n	8006eda <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006ed8:	2302      	movs	r3, #2
  }
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3730      	adds	r7, #48	; 0x30
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b0ba      	sub	sp, #232	; 0xe8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006f10:	2300      	movs	r3, #0
 8006f12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006f22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10f      	bne.n	8006f4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f2e:	f003 0320 	and.w	r3, r3, #32
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d009      	beq.n	8006f4a <HAL_UART_IRQHandler+0x66>
 8006f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f3a:	f003 0320 	and.w	r3, r3, #32
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 fd7c 	bl	8007a40 <UART_Receive_IT>
      return;
 8006f48:	e25b      	b.n	8007402 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 80de 	beq.w	8007110 <HAL_UART_IRQHandler+0x22c>
 8006f54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d106      	bne.n	8006f6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f64:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 80d1 	beq.w	8007110 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00b      	beq.n	8006f92 <HAL_UART_IRQHandler+0xae>
 8006f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d005      	beq.n	8006f92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f8a:	f043 0201 	orr.w	r2, r3, #1
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f96:	f003 0304 	and.w	r3, r3, #4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00b      	beq.n	8006fb6 <HAL_UART_IRQHandler+0xd2>
 8006f9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d005      	beq.n	8006fb6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fae:	f043 0202 	orr.w	r2, r3, #2
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d00b      	beq.n	8006fda <HAL_UART_IRQHandler+0xf6>
 8006fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d005      	beq.n	8006fda <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fd2:	f043 0204 	orr.w	r2, r3, #4
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fde:	f003 0308 	and.w	r3, r3, #8
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d011      	beq.n	800700a <HAL_UART_IRQHandler+0x126>
 8006fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fea:	f003 0320 	and.w	r3, r3, #32
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d105      	bne.n	8006ffe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ff2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ff6:	f003 0301 	and.w	r3, r3, #1
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d005      	beq.n	800700a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007002:	f043 0208 	orr.w	r2, r3, #8
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800700e:	2b00      	cmp	r3, #0
 8007010:	f000 81f2 	beq.w	80073f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007018:	f003 0320 	and.w	r3, r3, #32
 800701c:	2b00      	cmp	r3, #0
 800701e:	d008      	beq.n	8007032 <HAL_UART_IRQHandler+0x14e>
 8007020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007024:	f003 0320 	and.w	r3, r3, #32
 8007028:	2b00      	cmp	r3, #0
 800702a:	d002      	beq.n	8007032 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 fd07 	bl	8007a40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	695b      	ldr	r3, [r3, #20]
 8007038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	bf14      	ite	ne
 8007040:	2301      	movne	r3, #1
 8007042:	2300      	moveq	r3, #0
 8007044:	b2db      	uxtb	r3, r3
 8007046:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800704e:	f003 0308 	and.w	r3, r3, #8
 8007052:	2b00      	cmp	r3, #0
 8007054:	d103      	bne.n	800705e <HAL_UART_IRQHandler+0x17a>
 8007056:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800705a:	2b00      	cmp	r3, #0
 800705c:	d04f      	beq.n	80070fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fc11 	bl	8007886 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800706e:	2b00      	cmp	r3, #0
 8007070:	d041      	beq.n	80070f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	3314      	adds	r3, #20
 8007078:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007088:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800708c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007090:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	3314      	adds	r3, #20
 800709a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800709e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80070a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80070aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80070ae:	e841 2300 	strex	r3, r2, [r1]
 80070b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80070b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1d9      	bne.n	8007072 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d013      	beq.n	80070ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ca:	4a7e      	ldr	r2, [pc, #504]	; (80072c4 <HAL_UART_IRQHandler+0x3e0>)
 80070cc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7fd fb04 	bl	80046e0 <HAL_DMA_Abort_IT>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d016      	beq.n	800710c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80070e8:	4610      	mov	r0, r2
 80070ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ec:	e00e      	b.n	800710c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f9a5 	bl	800743e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f4:	e00a      	b.n	800710c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 f9a1 	bl	800743e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070fc:	e006      	b.n	800710c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f99d 	bl	800743e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800710a:	e175      	b.n	80073f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800710c:	bf00      	nop
    return;
 800710e:	e173      	b.n	80073f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007114:	2b01      	cmp	r3, #1
 8007116:	f040 814f 	bne.w	80073b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800711a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800711e:	f003 0310 	and.w	r3, r3, #16
 8007122:	2b00      	cmp	r3, #0
 8007124:	f000 8148 	beq.w	80073b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800712c:	f003 0310 	and.w	r3, r3, #16
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 8141 	beq.w	80073b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007136:	2300      	movs	r3, #0
 8007138:	60bb      	str	r3, [r7, #8]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	60bb      	str	r3, [r7, #8]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	60bb      	str	r3, [r7, #8]
 800714a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007156:	2b00      	cmp	r3, #0
 8007158:	f000 80b6 	beq.w	80072c8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007168:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 8145 	beq.w	80073fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007176:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800717a:	429a      	cmp	r2, r3
 800717c:	f080 813e 	bcs.w	80073fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007186:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	2b20      	cmp	r3, #32
 8007190:	f000 8088 	beq.w	80072a4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80071a2:	e853 3f00 	ldrex	r3, [r3]
 80071a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80071aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	330c      	adds	r3, #12
 80071bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80071c0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80071c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80071cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80071d0:	e841 2300 	strex	r3, r2, [r1]
 80071d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80071d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1d9      	bne.n	8007194 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	3314      	adds	r3, #20
 80071e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071ea:	e853 3f00 	ldrex	r3, [r3]
 80071ee:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80071f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80071f2:	f023 0301 	bic.w	r3, r3, #1
 80071f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3314      	adds	r3, #20
 8007200:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007204:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007208:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800720c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007210:	e841 2300 	strex	r3, r2, [r1]
 8007214:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007216:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1e1      	bne.n	80071e0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3314      	adds	r3, #20
 8007222:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007224:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007226:	e853 3f00 	ldrex	r3, [r3]
 800722a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800722c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800722e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007232:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3314      	adds	r3, #20
 800723c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007240:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007242:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007244:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007246:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007248:	e841 2300 	strex	r3, r2, [r1]
 800724c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800724e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1e3      	bne.n	800721c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2220      	movs	r2, #32
 8007258:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	330c      	adds	r3, #12
 8007268:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800726c:	e853 3f00 	ldrex	r3, [r3]
 8007270:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007274:	f023 0310 	bic.w	r3, r3, #16
 8007278:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	330c      	adds	r3, #12
 8007282:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007286:	65ba      	str	r2, [r7, #88]	; 0x58
 8007288:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800728c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800728e:	e841 2300 	strex	r3, r2, [r1]
 8007292:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007294:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1e3      	bne.n	8007262 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800729e:	4618      	mov	r0, r3
 80072a0:	f7fd f9e2 	bl	8004668 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2202      	movs	r2, #2
 80072a8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	4619      	mov	r1, r3
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7f9 fe6a 	bl	8000f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80072c0:	e09c      	b.n	80073fc <HAL_UART_IRQHandler+0x518>
 80072c2:	bf00      	nop
 80072c4:	0800794b 	.word	0x0800794b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072dc:	b29b      	uxth	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 808e 	beq.w	8007400 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80072e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f000 8089 	beq.w	8007400 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	330c      	adds	r3, #12
 80072f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f8:	e853 3f00 	ldrex	r3, [r3]
 80072fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80072fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007300:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007304:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	330c      	adds	r3, #12
 800730e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007312:	647a      	str	r2, [r7, #68]	; 0x44
 8007314:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007316:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007318:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800731a:	e841 2300 	strex	r3, r2, [r1]
 800731e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007320:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1e3      	bne.n	80072ee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3314      	adds	r3, #20
 800732c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007330:	e853 3f00 	ldrex	r3, [r3]
 8007334:	623b      	str	r3, [r7, #32]
   return(result);
 8007336:	6a3b      	ldr	r3, [r7, #32]
 8007338:	f023 0301 	bic.w	r3, r3, #1
 800733c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	3314      	adds	r3, #20
 8007346:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800734a:	633a      	str	r2, [r7, #48]	; 0x30
 800734c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007350:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007352:	e841 2300 	strex	r3, r2, [r1]
 8007356:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1e3      	bne.n	8007326 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2220      	movs	r2, #32
 8007362:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	330c      	adds	r3, #12
 8007372:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	e853 3f00 	ldrex	r3, [r3]
 800737a:	60fb      	str	r3, [r7, #12]
   return(result);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f023 0310 	bic.w	r3, r3, #16
 8007382:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	330c      	adds	r3, #12
 800738c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007390:	61fa      	str	r2, [r7, #28]
 8007392:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	69b9      	ldr	r1, [r7, #24]
 8007396:	69fa      	ldr	r2, [r7, #28]
 8007398:	e841 2300 	strex	r3, r2, [r1]
 800739c:	617b      	str	r3, [r7, #20]
   return(result);
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1e3      	bne.n	800736c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2202      	movs	r2, #2
 80073a8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80073ae:	4619      	mov	r1, r3
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7f9 fdef 	bl	8000f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80073b6:	e023      	b.n	8007400 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d009      	beq.n	80073d8 <HAL_UART_IRQHandler+0x4f4>
 80073c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 face 	bl	8007972 <UART_Transmit_IT>
    return;
 80073d6:	e014      	b.n	8007402 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d00e      	beq.n	8007402 <HAL_UART_IRQHandler+0x51e>
 80073e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d008      	beq.n	8007402 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 fb0d 	bl	8007a10 <UART_EndTransmit_IT>
    return;
 80073f6:	e004      	b.n	8007402 <HAL_UART_IRQHandler+0x51e>
    return;
 80073f8:	bf00      	nop
 80073fa:	e002      	b.n	8007402 <HAL_UART_IRQHandler+0x51e>
      return;
 80073fc:	bf00      	nop
 80073fe:	e000      	b.n	8007402 <HAL_UART_IRQHandler+0x51e>
      return;
 8007400:	bf00      	nop
  }
}
 8007402:	37e8      	adds	r7, #232	; 0xe8
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}

08007408 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	bc80      	pop	{r7}
 8007418:	4770      	bx	lr

0800741a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800741a:	b480      	push	{r7}
 800741c:	b083      	sub	sp, #12
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007422:	bf00      	nop
 8007424:	370c      	adds	r7, #12
 8007426:	46bd      	mov	sp, r7
 8007428:	bc80      	pop	{r7}
 800742a:	4770      	bx	lr

0800742c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	bc80      	pop	{r7}
 800743c:	4770      	bx	lr

0800743e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800743e:	b480      	push	{r7}
 8007440:	b083      	sub	sp, #12
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007446:	bf00      	nop
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	bc80      	pop	{r7}
 800744e:	4770      	bx	lr

08007450 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b090      	sub	sp, #64	; 0x40
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0320 	and.w	r3, r3, #32
 8007468:	2b00      	cmp	r3, #0
 800746a:	d137      	bne.n	80074dc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800746c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800746e:	2200      	movs	r2, #0
 8007470:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	3314      	adds	r3, #20
 8007478:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747c:	e853 3f00 	ldrex	r3, [r3]
 8007480:	623b      	str	r3, [r7, #32]
   return(result);
 8007482:	6a3b      	ldr	r3, [r7, #32]
 8007484:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007488:	63bb      	str	r3, [r7, #56]	; 0x38
 800748a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3314      	adds	r3, #20
 8007490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007492:	633a      	str	r2, [r7, #48]	; 0x30
 8007494:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007496:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007498:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e5      	bne.n	8007472 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	330c      	adds	r3, #12
 80074ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	e853 3f00 	ldrex	r3, [r3]
 80074b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074bc:	637b      	str	r3, [r7, #52]	; 0x34
 80074be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	330c      	adds	r3, #12
 80074c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074c6:	61fa      	str	r2, [r7, #28]
 80074c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ca:	69b9      	ldr	r1, [r7, #24]
 80074cc:	69fa      	ldr	r2, [r7, #28]
 80074ce:	e841 2300 	strex	r3, r2, [r1]
 80074d2:	617b      	str	r3, [r7, #20]
   return(result);
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d1e5      	bne.n	80074a6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074da:	e002      	b.n	80074e2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80074dc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80074de:	f7f9 fd45 	bl	8000f6c <HAL_UART_TxCpltCallback>
}
 80074e2:	bf00      	nop
 80074e4:	3740      	adds	r7, #64	; 0x40
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80074f8:	68f8      	ldr	r0, [r7, #12]
 80074fa:	f7ff ff85 	bl	8007408 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074fe:	bf00      	nop
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007506:	b580      	push	{r7, lr}
 8007508:	b09c      	sub	sp, #112	; 0x70
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007512:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0320 	and.w	r3, r3, #32
 800751e:	2b00      	cmp	r3, #0
 8007520:	d172      	bne.n	8007608 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007524:	2200      	movs	r2, #0
 8007526:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	330c      	adds	r3, #12
 800752e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007530:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007532:	e853 3f00 	ldrex	r3, [r3]
 8007536:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007538:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800753a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800753e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	330c      	adds	r3, #12
 8007546:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007548:	65ba      	str	r2, [r7, #88]	; 0x58
 800754a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800754e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007550:	e841 2300 	strex	r3, r2, [r1]
 8007554:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1e5      	bne.n	8007528 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3314      	adds	r3, #20
 8007562:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007566:	e853 3f00 	ldrex	r3, [r3]
 800756a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800756c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800756e:	f023 0301 	bic.w	r3, r3, #1
 8007572:	667b      	str	r3, [r7, #100]	; 0x64
 8007574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3314      	adds	r3, #20
 800757a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800757c:	647a      	str	r2, [r7, #68]	; 0x44
 800757e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007580:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007582:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007584:	e841 2300 	strex	r3, r2, [r1]
 8007588:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800758a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1e5      	bne.n	800755c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	3314      	adds	r3, #20
 8007596:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759a:	e853 3f00 	ldrex	r3, [r3]
 800759e:	623b      	str	r3, [r7, #32]
   return(result);
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075a6:	663b      	str	r3, [r7, #96]	; 0x60
 80075a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3314      	adds	r3, #20
 80075ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80075b0:	633a      	str	r2, [r7, #48]	; 0x30
 80075b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075b8:	e841 2300 	strex	r3, r2, [r1]
 80075bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1e5      	bne.n	8007590 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075c6:	2220      	movs	r2, #32
 80075c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d119      	bne.n	8007608 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	330c      	adds	r3, #12
 80075da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	e853 3f00 	ldrex	r3, [r3]
 80075e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f023 0310 	bic.w	r3, r3, #16
 80075ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	330c      	adds	r3, #12
 80075f2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80075f4:	61fa      	str	r2, [r7, #28]
 80075f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	69b9      	ldr	r1, [r7, #24]
 80075fa:	69fa      	ldr	r2, [r7, #28]
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	617b      	str	r3, [r7, #20]
   return(result);
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e5      	bne.n	80075d4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007608:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800760a:	2200      	movs	r2, #0
 800760c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800760e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007612:	2b01      	cmp	r3, #1
 8007614:	d106      	bne.n	8007624 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007616:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007618:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800761a:	4619      	mov	r1, r3
 800761c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800761e:	f7f9 fcb9 	bl	8000f94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007622:	e002      	b.n	800762a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007624:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007626:	f7ff fef8 	bl	800741a <HAL_UART_RxCpltCallback>
}
 800762a:	bf00      	nop
 800762c:	3770      	adds	r7, #112	; 0x70
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b084      	sub	sp, #16
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2201      	movs	r2, #1
 8007644:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800764a:	2b01      	cmp	r3, #1
 800764c:	d108      	bne.n	8007660 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007652:	085b      	lsrs	r3, r3, #1
 8007654:	b29b      	uxth	r3, r3
 8007656:	4619      	mov	r1, r3
 8007658:	68f8      	ldr	r0, [r7, #12]
 800765a:	f7f9 fc9b 	bl	8000f94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800765e:	e002      	b.n	8007666 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f7ff fee3 	bl	800742c <HAL_UART_RxHalfCpltCallback>
}
 8007666:	bf00      	nop
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007676:	2300      	movs	r3, #0
 8007678:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800768a:	2b00      	cmp	r3, #0
 800768c:	bf14      	ite	ne
 800768e:	2301      	movne	r3, #1
 8007690:	2300      	moveq	r3, #0
 8007692:	b2db      	uxtb	r3, r3
 8007694:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b21      	cmp	r3, #33	; 0x21
 80076a0:	d108      	bne.n	80076b4 <UART_DMAError+0x46>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d005      	beq.n	80076b4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	2200      	movs	r2, #0
 80076ac:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80076ae:	68b8      	ldr	r0, [r7, #8]
 80076b0:	f000 f8c2 	bl	8007838 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076be:	2b00      	cmp	r3, #0
 80076c0:	bf14      	ite	ne
 80076c2:	2301      	movne	r3, #1
 80076c4:	2300      	moveq	r3, #0
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	2b22      	cmp	r3, #34	; 0x22
 80076d4:	d108      	bne.n	80076e8 <UART_DMAError+0x7a>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d005      	beq.n	80076e8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	2200      	movs	r2, #0
 80076e0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80076e2:	68b8      	ldr	r0, [r7, #8]
 80076e4:	f000 f8cf 	bl	8007886 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ec:	f043 0210 	orr.w	r2, r3, #16
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80076f4:	68b8      	ldr	r0, [r7, #8]
 80076f6:	f7ff fea2 	bl	800743e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076fa:	bf00      	nop
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
	...

08007704 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b098      	sub	sp, #96	; 0x60
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	4613      	mov	r3, r2
 8007710:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007712:	68ba      	ldr	r2, [r7, #8]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	88fa      	ldrh	r2, [r7, #6]
 800771c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2222      	movs	r2, #34	; 0x22
 8007728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007730:	4a3e      	ldr	r2, [pc, #248]	; (800782c <UART_Start_Receive_DMA+0x128>)
 8007732:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007738:	4a3d      	ldr	r2, [pc, #244]	; (8007830 <UART_Start_Receive_DMA+0x12c>)
 800773a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007740:	4a3c      	ldr	r2, [pc, #240]	; (8007834 <UART_Start_Receive_DMA+0x130>)
 8007742:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007748:	2200      	movs	r2, #0
 800774a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800774c:	f107 0308 	add.w	r3, r7, #8
 8007750:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3304      	adds	r3, #4
 800775c:	4619      	mov	r1, r3
 800775e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	88fb      	ldrh	r3, [r7, #6]
 8007764:	f7fc ff20 	bl	80045a8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007768:	2300      	movs	r3, #0
 800776a:	613b      	str	r3, [r7, #16]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	613b      	str	r3, [r7, #16]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	613b      	str	r3, [r7, #16]
 800777c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d019      	beq.n	80077ba <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	330c      	adds	r3, #12
 800778c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007790:	e853 3f00 	ldrex	r3, [r3]
 8007794:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800779c:	65bb      	str	r3, [r7, #88]	; 0x58
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	330c      	adds	r3, #12
 80077a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80077a6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80077a8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077aa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80077ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80077ae:	e841 2300 	strex	r3, r2, [r1]
 80077b2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80077b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1e5      	bne.n	8007786 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	3314      	adds	r3, #20
 80077c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c4:	e853 3f00 	ldrex	r3, [r3]
 80077c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077cc:	f043 0301 	orr.w	r3, r3, #1
 80077d0:	657b      	str	r3, [r7, #84]	; 0x54
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	3314      	adds	r3, #20
 80077d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80077da:	63ba      	str	r2, [r7, #56]	; 0x38
 80077dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077de:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80077e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077e2:	e841 2300 	strex	r3, r2, [r1]
 80077e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1e5      	bne.n	80077ba <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3314      	adds	r3, #20
 80077f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	e853 3f00 	ldrex	r3, [r3]
 80077fc:	617b      	str	r3, [r7, #20]
   return(result);
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007804:	653b      	str	r3, [r7, #80]	; 0x50
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	3314      	adds	r3, #20
 800780c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800780e:	627a      	str	r2, [r7, #36]	; 0x24
 8007810:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007812:	6a39      	ldr	r1, [r7, #32]
 8007814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007816:	e841 2300 	strex	r3, r2, [r1]
 800781a:	61fb      	str	r3, [r7, #28]
   return(result);
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1e5      	bne.n	80077ee <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	3760      	adds	r7, #96	; 0x60
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	08007507 	.word	0x08007507
 8007830:	08007633 	.word	0x08007633
 8007834:	0800766f 	.word	0x0800766f

08007838 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007838:	b480      	push	{r7}
 800783a:	b089      	sub	sp, #36	; 0x24
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	330c      	adds	r3, #12
 8007846:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	e853 3f00 	ldrex	r3, [r3]
 800784e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007856:	61fb      	str	r3, [r7, #28]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	330c      	adds	r3, #12
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	61ba      	str	r2, [r7, #24]
 8007862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007864:	6979      	ldr	r1, [r7, #20]
 8007866:	69ba      	ldr	r2, [r7, #24]
 8007868:	e841 2300 	strex	r3, r2, [r1]
 800786c:	613b      	str	r3, [r7, #16]
   return(result);
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d1e5      	bne.n	8007840 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2220      	movs	r2, #32
 8007878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800787c:	bf00      	nop
 800787e:	3724      	adds	r7, #36	; 0x24
 8007880:	46bd      	mov	sp, r7
 8007882:	bc80      	pop	{r7}
 8007884:	4770      	bx	lr

08007886 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007886:	b480      	push	{r7}
 8007888:	b095      	sub	sp, #84	; 0x54
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	330c      	adds	r3, #12
 8007894:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800789e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80078a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	330c      	adds	r3, #12
 80078ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80078ae:	643a      	str	r2, [r7, #64]	; 0x40
 80078b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80078b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80078bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e5      	bne.n	800788e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3314      	adds	r3, #20
 80078c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6a3b      	ldr	r3, [r7, #32]
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	f023 0301 	bic.w	r3, r3, #1
 80078d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	3314      	adds	r3, #20
 80078e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e5      	bne.n	80078c2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d119      	bne.n	8007932 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	330c      	adds	r3, #12
 8007904:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	60bb      	str	r3, [r7, #8]
   return(result);
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f023 0310 	bic.w	r3, r3, #16
 8007914:	647b      	str	r3, [r7, #68]	; 0x44
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	330c      	adds	r3, #12
 800791c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800791e:	61ba      	str	r2, [r7, #24]
 8007920:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007922:	6979      	ldr	r1, [r7, #20]
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	e841 2300 	strex	r3, r2, [r1]
 800792a:	613b      	str	r3, [r7, #16]
   return(result);
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1e5      	bne.n	80078fe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2220      	movs	r2, #32
 8007936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007940:	bf00      	nop
 8007942:	3754      	adds	r7, #84	; 0x54
 8007944:	46bd      	mov	sp, r7
 8007946:	bc80      	pop	{r7}
 8007948:	4770      	bx	lr

0800794a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800794a:	b580      	push	{r7, lr}
 800794c:	b084      	sub	sp, #16
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007956:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f7ff fd6a 	bl	800743e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800796a:	bf00      	nop
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007972:	b480      	push	{r7}
 8007974:	b085      	sub	sp, #20
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007980:	b2db      	uxtb	r3, r3
 8007982:	2b21      	cmp	r3, #33	; 0x21
 8007984:	d13e      	bne.n	8007a04 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800798e:	d114      	bne.n	80079ba <UART_Transmit_IT+0x48>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d110      	bne.n	80079ba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a1b      	ldr	r3, [r3, #32]
 800799c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	881b      	ldrh	r3, [r3, #0]
 80079a2:	461a      	mov	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079ac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	1c9a      	adds	r2, r3, #2
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	621a      	str	r2, [r3, #32]
 80079b8:	e008      	b.n	80079cc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	1c59      	adds	r1, r3, #1
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	6211      	str	r1, [r2, #32]
 80079c4:	781a      	ldrb	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	3b01      	subs	r3, #1
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	4619      	mov	r1, r3
 80079da:	84d1      	strh	r1, [r2, #38]	; 0x26
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d10f      	bne.n	8007a00 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	68da      	ldr	r2, [r3, #12]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079ee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68da      	ldr	r2, [r3, #12]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a00:	2300      	movs	r3, #0
 8007a02:	e000      	b.n	8007a06 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a04:	2302      	movs	r3, #2
  }
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3714      	adds	r7, #20
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bc80      	pop	{r7}
 8007a0e:	4770      	bx	lr

08007a10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68da      	ldr	r2, [r3, #12]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2220      	movs	r2, #32
 8007a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7f9 fa9b 	bl	8000f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b08c      	sub	sp, #48	; 0x30
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b22      	cmp	r3, #34	; 0x22
 8007a52:	f040 80ae 	bne.w	8007bb2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5e:	d117      	bne.n	8007a90 <UART_Receive_IT+0x50>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d113      	bne.n	8007a90 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a70:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a7e:	b29a      	uxth	r2, r3
 8007a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a88:	1c9a      	adds	r2, r3, #2
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	629a      	str	r2, [r3, #40]	; 0x28
 8007a8e:	e026      	b.n	8007ade <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007a96:	2300      	movs	r3, #0
 8007a98:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aa2:	d007      	beq.n	8007ab4 <UART_Receive_IT+0x74>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d10a      	bne.n	8007ac2 <UART_Receive_IT+0x82>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d106      	bne.n	8007ac2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007abe:	701a      	strb	r2, [r3, #0]
 8007ac0:	e008      	b.n	8007ad4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ace:	b2da      	uxtb	r2, r3
 8007ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ad8:	1c5a      	adds	r2, r3, #1
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	4619      	mov	r1, r3
 8007aec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d15d      	bne.n	8007bae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68da      	ldr	r2, [r3, #12]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0220 	bic.w	r2, r2, #32
 8007b00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	68da      	ldr	r2, [r3, #12]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	695a      	ldr	r2, [r3, #20]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f022 0201 	bic.w	r2, r2, #1
 8007b20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2220      	movs	r2, #32
 8007b26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d135      	bne.n	8007ba4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	330c      	adds	r3, #12
 8007b44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	e853 3f00 	ldrex	r3, [r3]
 8007b4c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	f023 0310 	bic.w	r3, r3, #16
 8007b54:	627b      	str	r3, [r7, #36]	; 0x24
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	330c      	adds	r3, #12
 8007b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b5e:	623a      	str	r2, [r7, #32]
 8007b60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	69f9      	ldr	r1, [r7, #28]
 8007b64:	6a3a      	ldr	r2, [r7, #32]
 8007b66:	e841 2300 	strex	r3, r2, [r1]
 8007b6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1e5      	bne.n	8007b3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 0310 	and.w	r3, r3, #16
 8007b7c:	2b10      	cmp	r3, #16
 8007b7e:	d10a      	bne.n	8007b96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b80:	2300      	movs	r3, #0
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	60fb      	str	r3, [r7, #12]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	60fb      	str	r3, [r7, #12]
 8007b94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f7f9 f9f9 	bl	8000f94 <HAL_UARTEx_RxEventCallback>
 8007ba2:	e002      	b.n	8007baa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f7ff fc38 	bl	800741a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	e002      	b.n	8007bb4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	e000      	b.n	8007bb4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007bb2:	2302      	movs	r3, #2
  }
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3730      	adds	r7, #48	; 0x30
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}

08007bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68da      	ldr	r2, [r3, #12]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	689a      	ldr	r2, [r3, #8]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	431a      	orrs	r2, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	695b      	ldr	r3, [r3, #20]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007bf6:	f023 030c 	bic.w	r3, r3, #12
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	6812      	ldr	r2, [r2, #0]
 8007bfe:	68b9      	ldr	r1, [r7, #8]
 8007c00:	430b      	orrs	r3, r1
 8007c02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	699a      	ldr	r2, [r3, #24]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	430a      	orrs	r2, r1
 8007c18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a2c      	ldr	r2, [pc, #176]	; (8007cd0 <UART_SetConfig+0x114>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d103      	bne.n	8007c2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007c24:	f7fd fe70 	bl	8005908 <HAL_RCC_GetPCLK2Freq>
 8007c28:	60f8      	str	r0, [r7, #12]
 8007c2a:	e002      	b.n	8007c32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c2c:	f7fd fe58 	bl	80058e0 <HAL_RCC_GetPCLK1Freq>
 8007c30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	4613      	mov	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	4413      	add	r3, r2
 8007c3a:	009a      	lsls	r2, r3, #2
 8007c3c:	441a      	add	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c48:	4a22      	ldr	r2, [pc, #136]	; (8007cd4 <UART_SetConfig+0x118>)
 8007c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4e:	095b      	lsrs	r3, r3, #5
 8007c50:	0119      	lsls	r1, r3, #4
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4613      	mov	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	4413      	add	r3, r2
 8007c5a:	009a      	lsls	r2, r3, #2
 8007c5c:	441a      	add	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c68:	4b1a      	ldr	r3, [pc, #104]	; (8007cd4 <UART_SetConfig+0x118>)
 8007c6a:	fba3 0302 	umull	r0, r3, r3, r2
 8007c6e:	095b      	lsrs	r3, r3, #5
 8007c70:	2064      	movs	r0, #100	; 0x64
 8007c72:	fb00 f303 	mul.w	r3, r0, r3
 8007c76:	1ad3      	subs	r3, r2, r3
 8007c78:	011b      	lsls	r3, r3, #4
 8007c7a:	3332      	adds	r3, #50	; 0x32
 8007c7c:	4a15      	ldr	r2, [pc, #84]	; (8007cd4 <UART_SetConfig+0x118>)
 8007c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c82:	095b      	lsrs	r3, r3, #5
 8007c84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c88:	4419      	add	r1, r3
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	4413      	add	r3, r2
 8007c92:	009a      	lsls	r2, r3, #2
 8007c94:	441a      	add	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ca0:	4b0c      	ldr	r3, [pc, #48]	; (8007cd4 <UART_SetConfig+0x118>)
 8007ca2:	fba3 0302 	umull	r0, r3, r3, r2
 8007ca6:	095b      	lsrs	r3, r3, #5
 8007ca8:	2064      	movs	r0, #100	; 0x64
 8007caa:	fb00 f303 	mul.w	r3, r0, r3
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	011b      	lsls	r3, r3, #4
 8007cb2:	3332      	adds	r3, #50	; 0x32
 8007cb4:	4a07      	ldr	r2, [pc, #28]	; (8007cd4 <UART_SetConfig+0x118>)
 8007cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8007cba:	095b      	lsrs	r3, r3, #5
 8007cbc:	f003 020f 	and.w	r2, r3, #15
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	440a      	add	r2, r1
 8007cc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007cc8:	bf00      	nop
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	40013800 	.word	0x40013800
 8007cd4:	51eb851f 	.word	0x51eb851f

08007cd8 <__cxa_pure_virtual>:
 8007cd8:	b508      	push	{r3, lr}
 8007cda:	f000 f80d 	bl	8007cf8 <_ZSt9terminatev>

08007cde <_ZN10__cxxabiv111__terminateEPFvvE>:
 8007cde:	b508      	push	{r3, lr}
 8007ce0:	4780      	blx	r0
 8007ce2:	f000 f80e 	bl	8007d02 <abort>
	...

08007ce8 <_ZSt13get_terminatev>:
 8007ce8:	4b02      	ldr	r3, [pc, #8]	; (8007cf4 <_ZSt13get_terminatev+0xc>)
 8007cea:	6818      	ldr	r0, [r3, #0]
 8007cec:	f3bf 8f5b 	dmb	ish
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	2000000c 	.word	0x2000000c

08007cf8 <_ZSt9terminatev>:
 8007cf8:	b508      	push	{r3, lr}
 8007cfa:	f7ff fff5 	bl	8007ce8 <_ZSt13get_terminatev>
 8007cfe:	f7ff ffee 	bl	8007cde <_ZN10__cxxabiv111__terminateEPFvvE>

08007d02 <abort>:
 8007d02:	2006      	movs	r0, #6
 8007d04:	b508      	push	{r3, lr}
 8007d06:	f000 f86b 	bl	8007de0 <raise>
 8007d0a:	2001      	movs	r0, #1
 8007d0c:	f7fa ff87 	bl	8002c1e <_exit>

08007d10 <__errno>:
 8007d10:	4b01      	ldr	r3, [pc, #4]	; (8007d18 <__errno+0x8>)
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	20000010 	.word	0x20000010

08007d1c <__libc_init_array>:
 8007d1c:	b570      	push	{r4, r5, r6, lr}
 8007d1e:	2600      	movs	r6, #0
 8007d20:	4d0c      	ldr	r5, [pc, #48]	; (8007d54 <__libc_init_array+0x38>)
 8007d22:	4c0d      	ldr	r4, [pc, #52]	; (8007d58 <__libc_init_array+0x3c>)
 8007d24:	1b64      	subs	r4, r4, r5
 8007d26:	10a4      	asrs	r4, r4, #2
 8007d28:	42a6      	cmp	r6, r4
 8007d2a:	d109      	bne.n	8007d40 <__libc_init_array+0x24>
 8007d2c:	f000 f874 	bl	8007e18 <_init>
 8007d30:	2600      	movs	r6, #0
 8007d32:	4d0a      	ldr	r5, [pc, #40]	; (8007d5c <__libc_init_array+0x40>)
 8007d34:	4c0a      	ldr	r4, [pc, #40]	; (8007d60 <__libc_init_array+0x44>)
 8007d36:	1b64      	subs	r4, r4, r5
 8007d38:	10a4      	asrs	r4, r4, #2
 8007d3a:	42a6      	cmp	r6, r4
 8007d3c:	d105      	bne.n	8007d4a <__libc_init_array+0x2e>
 8007d3e:	bd70      	pop	{r4, r5, r6, pc}
 8007d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d44:	4798      	blx	r3
 8007d46:	3601      	adds	r6, #1
 8007d48:	e7ee      	b.n	8007d28 <__libc_init_array+0xc>
 8007d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4e:	4798      	blx	r3
 8007d50:	3601      	adds	r6, #1
 8007d52:	e7f2      	b.n	8007d3a <__libc_init_array+0x1e>
 8007d54:	08007f1c 	.word	0x08007f1c
 8007d58:	08007f1c 	.word	0x08007f1c
 8007d5c:	08007f1c 	.word	0x08007f1c
 8007d60:	08007f24 	.word	0x08007f24

08007d64 <memcpy>:
 8007d64:	440a      	add	r2, r1
 8007d66:	4291      	cmp	r1, r2
 8007d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d6c:	d100      	bne.n	8007d70 <memcpy+0xc>
 8007d6e:	4770      	bx	lr
 8007d70:	b510      	push	{r4, lr}
 8007d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d76:	4291      	cmp	r1, r2
 8007d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d7c:	d1f9      	bne.n	8007d72 <memcpy+0xe>
 8007d7e:	bd10      	pop	{r4, pc}

08007d80 <memset>:
 8007d80:	4603      	mov	r3, r0
 8007d82:	4402      	add	r2, r0
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d100      	bne.n	8007d8a <memset+0xa>
 8007d88:	4770      	bx	lr
 8007d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d8e:	e7f9      	b.n	8007d84 <memset+0x4>

08007d90 <_raise_r>:
 8007d90:	291f      	cmp	r1, #31
 8007d92:	b538      	push	{r3, r4, r5, lr}
 8007d94:	4604      	mov	r4, r0
 8007d96:	460d      	mov	r5, r1
 8007d98:	d904      	bls.n	8007da4 <_raise_r+0x14>
 8007d9a:	2316      	movs	r3, #22
 8007d9c:	6003      	str	r3, [r0, #0]
 8007d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007da2:	bd38      	pop	{r3, r4, r5, pc}
 8007da4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007da6:	b112      	cbz	r2, 8007dae <_raise_r+0x1e>
 8007da8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007dac:	b94b      	cbnz	r3, 8007dc2 <_raise_r+0x32>
 8007dae:	4620      	mov	r0, r4
 8007db0:	f000 f830 	bl	8007e14 <_getpid_r>
 8007db4:	462a      	mov	r2, r5
 8007db6:	4601      	mov	r1, r0
 8007db8:	4620      	mov	r0, r4
 8007dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dbe:	f000 b817 	b.w	8007df0 <_kill_r>
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d00a      	beq.n	8007ddc <_raise_r+0x4c>
 8007dc6:	1c59      	adds	r1, r3, #1
 8007dc8:	d103      	bne.n	8007dd2 <_raise_r+0x42>
 8007dca:	2316      	movs	r3, #22
 8007dcc:	6003      	str	r3, [r0, #0]
 8007dce:	2001      	movs	r0, #1
 8007dd0:	e7e7      	b.n	8007da2 <_raise_r+0x12>
 8007dd2:	2400      	movs	r4, #0
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007dda:	4798      	blx	r3
 8007ddc:	2000      	movs	r0, #0
 8007dde:	e7e0      	b.n	8007da2 <_raise_r+0x12>

08007de0 <raise>:
 8007de0:	4b02      	ldr	r3, [pc, #8]	; (8007dec <raise+0xc>)
 8007de2:	4601      	mov	r1, r0
 8007de4:	6818      	ldr	r0, [r3, #0]
 8007de6:	f7ff bfd3 	b.w	8007d90 <_raise_r>
 8007dea:	bf00      	nop
 8007dec:	20000010 	.word	0x20000010

08007df0 <_kill_r>:
 8007df0:	b538      	push	{r3, r4, r5, lr}
 8007df2:	2300      	movs	r3, #0
 8007df4:	4d06      	ldr	r5, [pc, #24]	; (8007e10 <_kill_r+0x20>)
 8007df6:	4604      	mov	r4, r0
 8007df8:	4608      	mov	r0, r1
 8007dfa:	4611      	mov	r1, r2
 8007dfc:	602b      	str	r3, [r5, #0]
 8007dfe:	f7fa fefe 	bl	8002bfe <_kill>
 8007e02:	1c43      	adds	r3, r0, #1
 8007e04:	d102      	bne.n	8007e0c <_kill_r+0x1c>
 8007e06:	682b      	ldr	r3, [r5, #0]
 8007e08:	b103      	cbz	r3, 8007e0c <_kill_r+0x1c>
 8007e0a:	6023      	str	r3, [r4, #0]
 8007e0c:	bd38      	pop	{r3, r4, r5, pc}
 8007e0e:	bf00      	nop
 8007e10:	20000350 	.word	0x20000350

08007e14 <_getpid_r>:
 8007e14:	f7fa beec 	b.w	8002bf0 <_getpid>

08007e18 <_init>:
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	bf00      	nop
 8007e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1e:	bc08      	pop	{r3}
 8007e20:	469e      	mov	lr, r3
 8007e22:	4770      	bx	lr

08007e24 <_fini>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	bf00      	nop
 8007e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e2a:	bc08      	pop	{r3}
 8007e2c:	469e      	mov	lr, r3
 8007e2e:	4770      	bx	lr
