Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 23:56:35 2024
| Host         : LAPTOP-9UV26ATG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 544 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0                66276        0.070        0.000                      0                66276        4.500        0.000                       0                 33295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.247        0.000                      0                33508        0.070        0.000                      0                33508        4.500        0.000                       0                 33295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.662        0.000                      0                32768        0.929        0.000                      0                32768  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][0]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][1]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][2]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][3]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][4]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][5]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][6]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][6]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3608][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.715ns (7.809%)  route 8.441ns (92.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.808     5.329    tsg/clk_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  tsg/cur_x_reg_reg[3]_rep__9/Q
                         net (fo=116, routed)         7.344    13.092    tsg/set_pul/ram_reg[2171][7]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.296    13.388 r  tsg/set_pul/ram[3608][7]_i_1/O
                         net (fo=8, routed)           1.097    14.486    tsg/dp_ram/ram_reg[3608][7]_0[0]
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.452    14.793    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X53Y5          FDCE                                         r  tsg/dp_ram/ram_reg[3608][7]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.733    tsg/dp_ram/ram_reg[3608][7]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 2.596ns (27.015%)  route 7.014ns (72.985%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  tsg/a_rom/addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  tsg/a_rom/addr_reg_reg[10]/Q
                         net (fo=369, routed)         2.877     8.407    tsg/a_rom/addr_reg_reg_n_0_[10]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.150     8.557 r  tsg/a_rom/rgb_reg[7]_i_843/O
                         net (fo=1, routed)           0.647     9.204    tsg/a_rom/rgb_reg[7]_i_843_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.328     9.532 r  tsg/a_rom/rgb_reg[7]_i_738/O
                         net (fo=1, routed)           0.000     9.532    tsg/a_rom/rgb_reg[7]_i_738_n_0
    SLICE_X3Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     9.749 r  tsg/a_rom/rgb_reg_reg[7]_i_422/O
                         net (fo=1, routed)           0.951    10.700    tsg/a_rom/rgb_reg_reg[7]_i_422_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.299    10.999 r  tsg/a_rom/rgb_reg[7]_i_170/O
                         net (fo=1, routed)           0.000    10.999    tsg/a_rom/rgb_reg[7]_i_170_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217    11.216 r  tsg/a_rom/rgb_reg_reg[7]_i_56/O
                         net (fo=1, routed)           0.949    12.165    tsg/a_rom/rgb_reg_reg[7]_i_56_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.299    12.464 r  tsg/a_rom/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.000    12.464    tsg/a_rom/font_word[1]
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I0_O)      0.209    12.673 r  tsg/a_rom/rgb_reg_reg[7]_i_10/O
                         net (fo=1, routed)           0.594    13.266    tsg/a_rom/rgb_reg_reg[7]_i_10_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.297    13.563 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.428    13.991    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124    14.115 r  tsg/a_rom/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.568    14.683    tsg_n_1
    SLICE_X1Y16          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.066    14.932    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 2.596ns (27.015%)  route 7.014ns (72.985%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  tsg/a_rom/addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  tsg/a_rom/addr_reg_reg[10]/Q
                         net (fo=369, routed)         2.877     8.407    tsg/a_rom/addr_reg_reg_n_0_[10]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.150     8.557 r  tsg/a_rom/rgb_reg[7]_i_843/O
                         net (fo=1, routed)           0.647     9.204    tsg/a_rom/rgb_reg[7]_i_843_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.328     9.532 r  tsg/a_rom/rgb_reg[7]_i_738/O
                         net (fo=1, routed)           0.000     9.532    tsg/a_rom/rgb_reg[7]_i_738_n_0
    SLICE_X3Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     9.749 r  tsg/a_rom/rgb_reg_reg[7]_i_422/O
                         net (fo=1, routed)           0.951    10.700    tsg/a_rom/rgb_reg_reg[7]_i_422_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.299    10.999 r  tsg/a_rom/rgb_reg[7]_i_170/O
                         net (fo=1, routed)           0.000    10.999    tsg/a_rom/rgb_reg[7]_i_170_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217    11.216 r  tsg/a_rom/rgb_reg_reg[7]_i_56/O
                         net (fo=1, routed)           0.949    12.165    tsg/a_rom/rgb_reg_reg[7]_i_56_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.299    12.464 r  tsg/a_rom/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.000    12.464    tsg/a_rom/font_word[1]
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I0_O)      0.209    12.673 r  tsg/a_rom/rgb_reg_reg[7]_i_10/O
                         net (fo=1, routed)           0.594    13.266    tsg/a_rom/rgb_reg_reg[7]_i_10_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.297    13.563 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.428    13.991    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124    14.115 r  tsg/a_rom/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.568    14.683    tsg_n_1
    SLICE_X1Y16          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.054    14.944    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[1]_rep__3_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.507%)  route 0.268ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.564     1.447    vga/h_sync_reg_reg_0
    SLICE_X28Y48         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[4]/Q
                         net (fo=52, routed)          0.268     1.856    tsg/dp_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X28Y54         FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]_rep__3_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.831     1.958    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]_rep__3_replica_4/C
                         clock pessimism             -0.244     1.714    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.072     1.786    tsg/dp_ram/addr_b_reg_reg[1]_rep__3_replica_4
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.562     1.445    vga/h_sync_reg_reg_0
    SLICE_X39Y50         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[8]/Q
                         net (fo=15, routed)          0.270     1.856    tsg/dp_ram/addr_b_reg_reg[11]_0[5]
    SLICE_X33Y56         FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.829     1.957    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[5]_rep__1/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.072     1.780    tsg/dp_ram/addr_b_reg_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.589     1.472    tsg/clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  tsg/pix_y1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tsg/pix_y1_reg_reg[7]/Q
                         net (fo=1, routed)           0.116     1.729    tsg/pix_y1_reg[7]
    SLICE_X5Y64          FDCE                                         r  tsg/pix_y2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.856     1.984    tsg/clk_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  tsg/pix_y2_reg_reg[7]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.072     1.578    tsg/pix_y2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.554     1.437    tsg/clk_IBUF_BUFG
    SLICE_X15Y71         FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  tsg/pix_x1_reg_reg[3]/Q
                         net (fo=1, routed)           0.101     1.679    tsg/pix_x1_reg[3]
    SLICE_X13Y72         FDCE                                         r  tsg/pix_x2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.820     1.948    tsg/clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  tsg/pix_x2_reg_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X13Y72         FDCE (Hold_fdce_C_D)         0.070     1.520    tsg/pix_x2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.582     1.465    tsg/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  tsg/pix_y1_reg_reg[6]/Q
                         net (fo=1, routed)           0.113     1.719    tsg/pix_y1_reg[6]
    SLICE_X5Y69          FDCE                                         r  tsg/pix_y2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.851     1.979    tsg/clk_IBUF_BUFG
    SLICE_X5Y69          FDCE                                         r  tsg/pix_y2_reg_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.072     1.552    tsg/pix_y2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.922%)  route 0.364ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.564     1.447    vga/h_sync_reg_reg_0
    SLICE_X28Y48         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[4]/Q
                         net (fo=52, routed)          0.364     1.952    tsg/dp_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X39Y42         FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.831     1.958    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]_replica_2/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.072     1.781    tsg/dp_ram/addr_b_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.132%)  route 0.118ns (41.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.591     1.474    tsg/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  tsg/pix_y1_reg_reg[4]/Q
                         net (fo=1, routed)           0.118     1.756    tsg/pix_y1_reg[4]
    SLICE_X4Y62          FDCE                                         r  tsg/pix_y2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.858     1.985    tsg/clk_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  tsg/pix_y2_reg_reg[4]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y62          FDCE (Hold_fdce_C_D)         0.072     1.579    tsg/pix_y2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tsg/reset_pull/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/reset_pull/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  tsg/reset_pull/state_reg/Q
                         net (fo=1, routed)           0.054     1.627    tsg/reset_pull/p_0_in[0]
    SLICE_X31Y53         LUT2 (Prop_lut2_I1_O)        0.099     1.726 r  tsg/reset_pull/d_i_1/O
                         net (fo=1, routed)           0.000     1.726    tsg/reset_pull/d_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.829     1.957    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.091     1.535    tsg/reset_pull/d_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.227ns (38.832%)  route 0.358ns (61.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.564     1.447    uart1/baudrate_gen/CLK
    SLICE_X37Y0          FDRE                                         r  uart1/baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  uart1/baudrate_gen/counter_reg[2]/Q
                         net (fo=7, routed)           0.358     1.933    uart1/baudrate_gen/counter_reg__0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.099     2.032 r  uart1/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     2.032    uart1/baudrate_gen/baud_i_1_n_0
    SLICE_X34Y2          FDRE                                         r  uart1/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.832     1.959    uart1/baudrate_gen/CLK
    SLICE_X34Y2          FDRE                                         r  uart1/baudrate_gen/baud_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.120     1.830    uart1/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.557     1.440    tsg/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  tsg/pix_x1_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.720    tsg/pix_x1_reg[1]
    SLICE_X34Y18         FDCE                                         r  tsg/pix_x2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.822     1.949    tsg/clk_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  tsg/pix_x2_reg_reg[1]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X34Y18         FDCE (Hold_fdce_C_D)         0.063     1.515    tsg/pix_x2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y117   tsg/dp_ram/ram_reg[1151][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   tsg/dp_ram/ram_reg[1150][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  tsg/dp_ram/ram_reg[1488][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y119  tsg/dp_ram/ram_reg[1488][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  tsg/dp_ram/ram_reg[282][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y119  tsg/dp_ram/ram_reg[1489][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y120  tsg/dp_ram/ram_reg[1490][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y119  tsg/dp_ram/ram_reg[1156][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y146   tsg/dp_ram/ram_reg[1151][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y138  tsg/dp_ram/ram_reg[1152][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][0]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][1]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][1]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][2]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][2]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][3]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][4]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][5]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][6]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][6]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[740][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.552ns (13.937%)  route 3.409ns (86.063%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.498     9.034    tsg/dp_ram/AR[0]
    SLICE_X17Y113        FDCE                                         f  tsg/dp_ram/ram_reg[740][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.609    14.950    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  tsg/dp_ram/ram_reg[740][7]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X17Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    tsg/dp_ram/ram_reg[740][7]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[1064][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.552ns (13.895%)  route 3.421ns (86.105%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.510     9.046    tsg/dp_ram/AR[0]
    SLICE_X42Y131        FDCE                                         f  tsg/dp_ram/ram_reg[1064][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.599    14.940    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X42Y131        FDCE                                         r  tsg/dp_ram/ram_reg[1064][1]/C
                         clock pessimism              0.187    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X42Y131        FDCE (Recov_fdce_C_CLR)     -0.319    14.773    tsg/dp_ram/ram_reg[1064][1]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[1474][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.552ns (14.522%)  route 3.249ns (85.478%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.553     5.074    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.911     6.441    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.537 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       2.338     8.875    tsg/dp_ram/AR[0]
    SLICE_X22Y116        FDCE                                         f  tsg/dp_ram/ram_reg[1474][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       1.606    14.947    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X22Y116        FDCE                                         r  tsg/dp_ram/ram_reg[1474][5]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X22Y116        FDCE (Recov_fdce_C_CLR)     -0.405    14.694    tsg/dp_ram/ram_reg[1474][5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  5.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[2381][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.167ns (14.301%)  route 1.001ns (85.699%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.657     2.612    tsg/dp_ram/AR[0]
    SLICE_X2Y0           FDCE                                         f  tsg/dp_ram/ram_reg[2381][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.867     1.994    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  tsg/dp_ram/ram_reg[2381][0]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y0           FDCE (Remov_fdce_C_CLR)     -0.067     1.683    tsg/dp_ram/ram_reg[2381][0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3038][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.167ns (14.301%)  route 1.001ns (85.699%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.657     2.612    tsg/dp_ram/AR[0]
    SLICE_X2Y48          FDCE                                         f  tsg/dp_ram/ram_reg[3038][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.867     1.994    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X2Y48          FDCE                                         r  tsg/dp_ram/ram_reg[3038][0]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     1.683    tsg/dp_ram/ram_reg[3038][0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3038][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.167ns (14.301%)  route 1.001ns (85.699%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.657     2.612    tsg/dp_ram/AR[0]
    SLICE_X2Y48          FDCE                                         f  tsg/dp_ram/ram_reg[3038][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.867     1.994    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X2Y48          FDCE                                         r  tsg/dp_ram/ram_reg[3038][1]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     1.683    tsg/dp_ram/ram_reg[3038][1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3038][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.167ns (14.301%)  route 1.001ns (85.699%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.657     2.612    tsg/dp_ram/AR[0]
    SLICE_X2Y48          FDCE                                         f  tsg/dp_ram/ram_reg[3038][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.867     1.994    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X2Y48          FDCE                                         r  tsg/dp_ram/ram_reg[3038][4]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     1.683    tsg/dp_ram/ram_reg[3038][4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3038][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.167ns (14.301%)  route 1.001ns (85.699%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.657     2.612    tsg/dp_ram/AR[0]
    SLICE_X2Y48          FDCE                                         f  tsg/dp_ram/ram_reg[3038][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.867     1.994    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X2Y48          FDCE                                         r  tsg/dp_ram/ram_reg[3038][5]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     1.683    tsg/dp_ram/ram_reg[3038][5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3038][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.167ns (14.301%)  route 1.001ns (85.699%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.657     2.612    tsg/dp_ram/AR[0]
    SLICE_X2Y48          FDCE                                         f  tsg/dp_ram/ram_reg[3038][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.867     1.994    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X2Y48          FDCE                                         r  tsg/dp_ram/ram_reg[3038][6]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     1.683    tsg/dp_ram/ram_reg[3038][6]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3213][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.167ns (14.665%)  route 0.972ns (85.335%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.628     2.583    tsg/dp_ram/AR[0]
    SLICE_X52Y49         FDCE                                         f  tsg/dp_ram/ram_reg[3213][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.838     1.965    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  tsg/dp_ram/ram_reg[3213][0]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X52Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.654    tsg/dp_ram/ram_reg[3213][0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3213][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.167ns (14.665%)  route 0.972ns (85.335%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.628     2.583    tsg/dp_ram/AR[0]
    SLICE_X52Y49         FDCE                                         f  tsg/dp_ram/ram_reg[3213][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.838     1.965    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  tsg/dp_ram/ram_reg[3213][1]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X52Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.654    tsg/dp_ram/ram_reg[3213][1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3213][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.167ns (14.665%)  route 0.972ns (85.335%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.628     2.583    tsg/dp_ram/AR[0]
    SLICE_X52Y49         FDCE                                         f  tsg/dp_ram/ram_reg[3213][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.838     1.965    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  tsg/dp_ram/ram_reg[3213][2]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X52Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.654    tsg/dp_ram/ram_reg[3213][2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tsg/reset_pull/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg[3213][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.167ns (14.665%)  route 0.972ns (85.335%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.561     1.444    tsg/reset_pull/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  tsg/reset_pull/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  tsg/reset_pull/d_reg/Q
                         net (fo=1, routed)           0.344     1.929    tsg/reset_pull/AR[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.955 f  tsg/reset_pull/AR[0]_BUFG_inst/O
                         net (fo=32768, routed)       0.628     2.583    tsg/dp_ram/AR[0]
    SLICE_X52Y49         FDCE                                         f  tsg/dp_ram/ram_reg[3213][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33294, routed)       0.838     1.965    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  tsg/dp_ram/ram_reg[3213][3]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X52Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.654    tsg/dp_ram/ram_reg[3213][3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.929    





