// Seed: 2678422675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always id_5 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_7;
  wor [1] id_8;
  type_12(
      .id_0(id_5), .id_1(|1), .id_2(id_6), .id_3(id_7)
  );
  logic id_9;
  always id_2[1] = 1;
  logic id_10;
  always id_4 = 1;
endmodule
