# do microprocessador2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/comnu/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/UnitatControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:14 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/UnitatControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UnitatControl
# -- Compiling architecture behav of UnitatControl
# End time: 10:12:14 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/sumador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:14 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/sumador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sumador
# -- Compiling architecture behavior of sumador
# End time: 10:12:14 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1_5bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:14 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1_5bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2x1_5bits
# -- Compiling architecture behavior of mux2x1_5bits
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2x1
# -- Compiling architecture atrib of mux2x1
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MemInst
# -- Compiling architecture Behavioral of MemInst
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/memData.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memData
# -- Compiling architecture behavior of memData
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/extSig.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/extSig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extSig
# -- Compiling architecture behavior of extSig
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ControlALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ControlALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ControlALU
# -- Compiling architecture behav of ControlALU
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ComptadorPrograma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ComptadorPrograma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ComptadorPrograma
# -- Compiling architecture ArqPC of ComptadorPrograma
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/BancRegistres.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/BancRegistres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BancRegistres
# -- Compiling architecture behav of BancRegistres
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ALU32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ALU32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU32
# -- Compiling architecture behavior of ALU32
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity microprocessador2
# -- Compiling architecture Behavioral of microprocessador2
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/simulation/modelsim/microprocessador2.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:15 on May 24,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/simulation/modelsim/microprocessador2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity microprocessador2_vhd_tst
# -- Compiling architecture microprocessador2_arch of microprocessador2_vhd_tst
# End time: 10:12:15 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  microprocessador2_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" microprocessador2_vhd_tst 
# Start time: 10:12:15 on May 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.microprocessador2_vhd_tst(microprocessador2_arch)
# Loading ieee.numeric_std(body)
# Loading work.microprocessador2(behavioral)
# Loading work.alu32(behavior)
# Loading work.unitatcontrol(behav)
# Loading work.controlalu(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sumador(behavior)
# Loading work.mux2x1_5bits(behavior)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comptadorprograma(arqpc)
# Loading work.bancregistres(behav)
# Loading work.extsig(behavior)
# Loading work.mux2x1(atrib)
# Loading work.meminst(behavioral)
# Loading work.memdata(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/MemDades
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/MemoriaPrograma
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/BancReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/BancReg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Fatal: (vsim-3734) Index value 256 is out of range 0 to 255.
#    Time: 25650 ns  Iteration: 3  Process: /microprocessador2_vhd_tst/i1/MemoriaPrograma/line__82 File: /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd
# Fatal error in Architecture Behavioral at /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd line 82
# 
# HDL call sequence:
# Stopped at /home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd 82 Architecture Behavioral
# 
add wave -position insertpoint /microprocessador2_vhd_tst/i1/BancReg/bancr
add wave -position insertpoint  \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(11) \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(10) \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(9) \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(8) \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(7) \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(6) \
sim:/microprocessador2_vhd_tst/i1/BancReg/bancr(5)
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/MemDades
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/MemoriaPrograma
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/BancReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/BancReg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /microprocessador2_vhd_tst/i1/suma2
add wave -position insertpoint  \
sim:/microprocessador2_vhd_tst/i1/MemoriaPrograma/Instr
add wave -position insertpoint  \
sim:/microprocessador2_vhd_tst/i1/PC/Dout
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/MemDades
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/MemoriaPrograma
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/BancReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/BancReg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessador2_vhd_tst/i1/suma1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /microprocessador2_vhd_tst/i1/suma2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /microprocessador2_vhd_tst/i1/suma2
# End time: 10:49:38 on May 24,2017, Elapsed time: 0:37:23
# Errors: 2, Warnings: 36
