============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD_anlu/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     HW
   Run Date =   Sun Oct  9 19:25:34 2022

   Run on =     LAPTOP-UGI9IIEM
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(80)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD_anlu/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (695 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_pwm/pwm0/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm1/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm2/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm3/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm4/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm5/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm6/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm7/clk_div" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm0/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm1/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm2/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm3/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm4/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm5/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm6/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm7/clk_div as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm0/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm1/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm2/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm3/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm4/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm5/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm6/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm7/clk_div to drive 34 clock pins.
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2325 instances
RUN-0007 : 799 luts, 957 seqs, 339 mslices, 189 lslices, 27 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3148 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2110 nets have 2 pins
RUN-1001 : 917 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     58      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     264     
RUN-1001 :   Yes  |  No   |  Yes  |     600     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  29   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 30
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2323 instances, 799 luts, 957 seqs, 528 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 11621, tnet num: 3146, tinst num: 2323, tnode num: 15063, tedge num: 19673.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.423876s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 454197
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 252589, overlap = 27.4375
PHY-3002 : Step(2): len = 184617, overlap = 33.3438
PHY-3002 : Step(3): len = 134683, overlap = 58.7812
PHY-3002 : Step(4): len = 110408, overlap = 101.906
PHY-3002 : Step(5): len = 90671.5, overlap = 132.312
PHY-3002 : Step(6): len = 79058, overlap = 161.75
PHY-3002 : Step(7): len = 68660.4, overlap = 201.938
PHY-3002 : Step(8): len = 64384.3, overlap = 219.125
PHY-3002 : Step(9): len = 57223, overlap = 227.25
PHY-3002 : Step(10): len = 52666.3, overlap = 221.656
PHY-3002 : Step(11): len = 52773.6, overlap = 230.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62319e-06
PHY-3002 : Step(12): len = 63300.6, overlap = 163.125
PHY-3002 : Step(13): len = 66161.3, overlap = 155.531
PHY-3002 : Step(14): len = 65913.8, overlap = 141.625
PHY-3002 : Step(15): len = 63740.5, overlap = 114.25
PHY-3002 : Step(16): len = 67132, overlap = 99.9375
PHY-3002 : Step(17): len = 69838.5, overlap = 82.625
PHY-3002 : Step(18): len = 68602.8, overlap = 74.0312
PHY-3002 : Step(19): len = 66899.3, overlap = 68.2812
PHY-3002 : Step(20): len = 66810.2, overlap = 69.1875
PHY-3002 : Step(21): len = 66684.2, overlap = 69.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24638e-06
PHY-3002 : Step(22): len = 68917.9, overlap = 54.3125
PHY-3002 : Step(23): len = 68917.9, overlap = 54.3125
PHY-3002 : Step(24): len = 68924.9, overlap = 47.5312
PHY-3002 : Step(25): len = 69184.1, overlap = 47.0625
PHY-3002 : Step(26): len = 74144.5, overlap = 34.75
PHY-3002 : Step(27): len = 75506.7, overlap = 23.8125
PHY-3002 : Step(28): len = 73847.3, overlap = 23.75
PHY-3002 : Step(29): len = 72626.7, overlap = 23.2188
PHY-3002 : Step(30): len = 70754.8, overlap = 20.875
PHY-3002 : Step(31): len = 70697.6, overlap = 21.7188
PHY-3002 : Step(32): len = 71157.8, overlap = 18.9375
PHY-3002 : Step(33): len = 72460.3, overlap = 19.0625
PHY-3002 : Step(34): len = 73721.1, overlap = 18.9062
PHY-3002 : Step(35): len = 73931.2, overlap = 18.3438
PHY-3002 : Step(36): len = 71653, overlap = 24.5938
PHY-3002 : Step(37): len = 69623.1, overlap = 20.5938
PHY-3002 : Step(38): len = 69434.9, overlap = 20.4375
PHY-3002 : Step(39): len = 69245.9, overlap = 21.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04928e-05
PHY-3002 : Step(40): len = 71922.9, overlap = 20.3125
PHY-3002 : Step(41): len = 73258.1, overlap = 19.4375
PHY-3002 : Step(42): len = 74831.8, overlap = 14.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.01829e-05
PHY-3002 : Step(43): len = 80192, overlap = 4.84375
PHY-3002 : Step(44): len = 81523.4, overlap = 2.875
PHY-3002 : Step(45): len = 80374.2, overlap = 2.1875
PHY-3002 : Step(46): len = 80345.9, overlap = 1.875
PHY-3002 : Step(47): len = 80269.6, overlap = 1.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.03658e-05
PHY-3002 : Step(48): len = 83917, overlap = 2.0625
PHY-3002 : Step(49): len = 85491.8, overlap = 1.6875
PHY-3002 : Step(50): len = 87499.1, overlap = 0.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.07315e-05
PHY-3002 : Step(51): len = 92223, overlap = 2.5
PHY-3002 : Step(52): len = 94559.9, overlap = 0.25
PHY-3002 : Step(53): len = 93991.8, overlap = 0.1875
PHY-3002 : Step(54): len = 93294.7, overlap = 0.5625
PHY-3002 : Step(55): len = 92581.2, overlap = 0.8125
PHY-3002 : Step(56): len = 92483.3, overlap = 0.625
PHY-3002 : Step(57): len = 92782.2, overlap = 0.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000161463
PHY-3002 : Step(58): len = 97117.4, overlap = 0.1875
PHY-3002 : Step(59): len = 99179.9, overlap = 0.25
PHY-3002 : Step(60): len = 100681, overlap = 0
PHY-3002 : Step(61): len = 100826, overlap = 0
PHY-3002 : Step(62): len = 100682, overlap = 0
PHY-3002 : Step(63): len = 99430.1, overlap = 0
PHY-3002 : Step(64): len = 98558.9, overlap = 0
PHY-3002 : Step(65): len = 98422.4, overlap = 0
PHY-3002 : Step(66): len = 98254.8, overlap = 0
PHY-3002 : Step(67): len = 98250.1, overlap = 0
PHY-3002 : Step(68): len = 98346.3, overlap = 0
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000322926
PHY-3002 : Step(69): len = 100319, overlap = 0
PHY-3002 : Step(70): len = 102118, overlap = 0
PHY-3002 : Step(71): len = 103031, overlap = 0
PHY-3002 : Step(72): len = 104056, overlap = 0
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000645852
PHY-3002 : Step(73): len = 104875, overlap = 0
PHY-3002 : Step(74): len = 105930, overlap = 0
PHY-3002 : Step(75): len = 107980, overlap = 0
PHY-3002 : Step(76): len = 109178, overlap = 0
PHY-3002 : Step(77): len = 109216, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3148.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 127040, over cnt = 538(4%), over = 1786, worst = 13
PHY-1001 : End global iterations;  0.271269s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 58.61, top5 = 47.61, top10 = 41.80, top15 = 38.32.
PHY-3001 : End congestion estimation;  0.325983s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (105.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091717s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40984e-05
PHY-3002 : Step(78): len = 100375, overlap = 0.8125
PHY-3002 : Step(79): len = 98615.4, overlap = 4.5625
PHY-3002 : Step(80): len = 94933.8, overlap = 11.5
PHY-3002 : Step(81): len = 92844.9, overlap = 12.9688
PHY-3002 : Step(82): len = 89816.4, overlap = 10.6562
PHY-3002 : Step(83): len = 89429, overlap = 11.75
PHY-3002 : Step(84): len = 89536.8, overlap = 12.1562
PHY-3002 : Step(85): len = 87187.5, overlap = 11.7812
PHY-3002 : Step(86): len = 84254, overlap = 12.875
PHY-3002 : Step(87): len = 84254, overlap = 12.875
PHY-3002 : Step(88): len = 84158.6, overlap = 13.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81968e-05
PHY-3002 : Step(89): len = 88406.2, overlap = 9.5
PHY-3002 : Step(90): len = 89023, overlap = 9.34375
PHY-3002 : Step(91): len = 89680.3, overlap = 9.53125
PHY-3002 : Step(92): len = 89835.7, overlap = 9.375
PHY-3002 : Step(93): len = 89452.8, overlap = 8.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.40745e-05
PHY-3002 : Step(94): len = 94253, overlap = 2.4375
PHY-3002 : Step(95): len = 96887.8, overlap = 1.5625
PHY-3002 : Step(96): len = 96452, overlap = 1.96875
PHY-3002 : Step(97): len = 95795.4, overlap = 1.4375
PHY-3002 : Step(98): len = 95830.2, overlap = 1
PHY-3002 : Step(99): len = 95927.9, overlap = 0.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/3148.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 114408, over cnt = 476(4%), over = 1456, worst = 12
PHY-1001 : End global iterations;  0.238261s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 62.01, top5 = 50.24, top10 = 43.78, top15 = 39.49.
PHY-3001 : End congestion estimation;  0.285334s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.119743s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (78.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.60163e-05
PHY-3002 : Step(100): len = 96327.6, overlap = 76.2188
PHY-3002 : Step(101): len = 96692.9, overlap = 86.25
PHY-3002 : Step(102): len = 96263.4, overlap = 82.25
PHY-3002 : Step(103): len = 94857.5, overlap = 85.6875
PHY-3002 : Step(104): len = 91849.3, overlap = 75.0625
PHY-3002 : Step(105): len = 89358.9, overlap = 83.7188
PHY-3002 : Step(106): len = 88487.6, overlap = 79.4375
PHY-3002 : Step(107): len = 88243.5, overlap = 84.8438
PHY-3002 : Step(108): len = 87415, overlap = 74.0625
PHY-3002 : Step(109): len = 86342.7, overlap = 79.2812
PHY-3002 : Step(110): len = 84918.9, overlap = 90.2188
PHY-3002 : Step(111): len = 83896.4, overlap = 104.281
PHY-3002 : Step(112): len = 82429.1, overlap = 111.219
PHY-3002 : Step(113): len = 81606.1, overlap = 96.7812
PHY-3002 : Step(114): len = 81043.9, overlap = 97.2812
PHY-3002 : Step(115): len = 80124.8, overlap = 95.8438
PHY-3002 : Step(116): len = 79456.4, overlap = 92.9062
PHY-3002 : Step(117): len = 79220.4, overlap = 93.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112033
PHY-3002 : Step(118): len = 80509.2, overlap = 87.8125
PHY-3002 : Step(119): len = 81693.1, overlap = 84.2188
PHY-3002 : Step(120): len = 82799.8, overlap = 82.0938
PHY-3002 : Step(121): len = 83593.1, overlap = 86.7812
PHY-3002 : Step(122): len = 84434.3, overlap = 79.9375
PHY-3002 : Step(123): len = 85088.7, overlap = 78.4688
PHY-3002 : Step(124): len = 85401.5, overlap = 77.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000224065
PHY-3002 : Step(125): len = 85959.4, overlap = 74.0938
PHY-3002 : Step(126): len = 87424.4, overlap = 73.6875
PHY-3002 : Step(127): len = 89245.9, overlap = 69.0312
PHY-3002 : Step(128): len = 91465.3, overlap = 61.5938
PHY-3002 : Step(129): len = 91831.8, overlap = 60.3438
PHY-3002 : Step(130): len = 91973.9, overlap = 76
PHY-3002 : Step(131): len = 91985, overlap = 73.4062
PHY-3002 : Step(132): len = 92057.4, overlap = 71.1875
PHY-3002 : Step(133): len = 92297.9, overlap = 72.7188
PHY-3002 : Step(134): len = 92617.6, overlap = 68
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00044813
PHY-3002 : Step(135): len = 93191.9, overlap = 68.25
PHY-3002 : Step(136): len = 94700.2, overlap = 65.8438
PHY-3002 : Step(137): len = 95789.8, overlap = 66.4062
PHY-3002 : Step(138): len = 96730.2, overlap = 64.5312
PHY-3002 : Step(139): len = 98324.3, overlap = 63.0625
PHY-3002 : Step(140): len = 99675.3, overlap = 61.5938
PHY-3002 : Step(141): len = 100039, overlap = 58.0312
PHY-3002 : Step(142): len = 100185, overlap = 57.8438
PHY-3002 : Step(143): len = 100274, overlap = 58.5625
PHY-3002 : Step(144): len = 100404, overlap = 56.9062
PHY-3002 : Step(145): len = 100579, overlap = 49.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000854381
PHY-3002 : Step(146): len = 101043, overlap = 49.4062
PHY-3002 : Step(147): len = 101658, overlap = 55.2812
PHY-3002 : Step(148): len = 102388, overlap = 54.375
PHY-3002 : Step(149): len = 103387, overlap = 53.375
PHY-3002 : Step(150): len = 105236, overlap = 53.4375
PHY-3002 : Step(151): len = 106048, overlap = 45.7188
PHY-3002 : Step(152): len = 106534, overlap = 44.5312
PHY-3002 : Step(153): len = 106771, overlap = 43.625
PHY-3002 : Step(154): len = 106873, overlap = 44.3438
PHY-3002 : Step(155): len = 106891, overlap = 44.25
PHY-3002 : Step(156): len = 106897, overlap = 44.9062
PHY-3002 : Step(157): len = 107045, overlap = 44.8438
PHY-3002 : Step(158): len = 107321, overlap = 44.1875
PHY-3002 : Step(159): len = 107332, overlap = 44.3438
PHY-3002 : Step(160): len = 107440, overlap = 43.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168513
PHY-3002 : Step(161): len = 107818, overlap = 43.0312
PHY-3002 : Step(162): len = 108573, overlap = 42.8125
PHY-3002 : Step(163): len = 109186, overlap = 42.1875
PHY-3002 : Step(164): len = 109715, overlap = 41.7188
PHY-3002 : Step(165): len = 110520, overlap = 41.7812
PHY-3002 : Step(166): len = 111029, overlap = 41.125
PHY-3002 : Step(167): len = 112183, overlap = 40.625
PHY-3002 : Step(168): len = 112854, overlap = 40.6875
PHY-3002 : Step(169): len = 113489, overlap = 39.875
PHY-3002 : Step(170): len = 113724, overlap = 40.0312
PHY-3002 : Step(171): len = 114254, overlap = 39.375
PHY-3002 : Step(172): len = 114894, overlap = 38.7188
PHY-3002 : Step(173): len = 115247, overlap = 38.6875
PHY-3002 : Step(174): len = 115374, overlap = 38.5
PHY-3002 : Step(175): len = 115440, overlap = 38.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00318481
PHY-3002 : Step(176): len = 115572, overlap = 38.5312
PHY-3002 : Step(177): len = 116342, overlap = 38.0625
PHY-3002 : Step(178): len = 116925, overlap = 38.2812
PHY-3002 : Step(179): len = 117150, overlap = 38.4062
PHY-3002 : Step(180): len = 117323, overlap = 38.5
PHY-3002 : Step(181): len = 117485, overlap = 38.3438
PHY-3002 : Step(182): len = 117682, overlap = 38.0312
PHY-3002 : Step(183): len = 117806, overlap = 37.5625
PHY-3002 : Step(184): len = 117955, overlap = 38.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 11621, tnet num: 3146, tinst num: 2323, tnode num: 15063, tedge num: 19673.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 38.03 peak overflow 0.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 119/3148.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 143136, over cnt = 507(4%), over = 1259, worst = 11
PHY-1001 : End global iterations;  0.263544s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (112.6%)

PHY-1001 : Congestion index: top1 = 50.56, top5 = 43.85, top10 = 39.57, top15 = 36.98.
PHY-1001 : End incremental global routing;  0.314261s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (109.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.096143s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.471876s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.6%)

OPT-1001 : Current memory(MB): used = 181, reserve = 155, peak = 182.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2788/3148.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 143136, over cnt = 507(4%), over = 1259, worst = 11
PHY-1002 : len = 146112, over cnt = 301(2%), over = 648, worst = 8
PHY-1002 : len = 149880, over cnt = 53(0%), over = 112, worst = 8
PHY-1002 : len = 150600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.231998s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (114.5%)

PHY-1001 : Congestion index: top1 = 44.44, top5 = 40.22, top10 = 37.22, top15 = 35.20.
OPT-1001 : End congestion update;  0.285200s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (115.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.071973s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.366765s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (110.8%)

OPT-1001 : Current memory(MB): used = 182, reserve = 157, peak = 182.
OPT-1001 : End physical optimization;  1.258399s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (110.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 799 LUT to BLE ...
SYN-4008 : Packed 799 LUT and 355 SEQ to BLE.
SYN-4003 : Packing 602 remaining SEQ's ...
SYN-4005 : Packed 411 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 191 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 990/1629 primitive instances ...
PHY-3001 : End packing;  0.120111s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (78.1%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1118 instances
RUN-1001 : 539 mslices, 538 lslices, 27 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2793 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1751 nets have 2 pins
RUN-1001 : 917 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 1116 instances, 1077 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 115636, Over = 60.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1578/2793.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 145216, over cnt = 220(1%), over = 263, worst = 5
PHY-1002 : len = 145632, over cnt = 113(1%), over = 135, worst = 5
PHY-1002 : len = 146400, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 146656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.273415s wall, 0.281250s user + 0.093750s system = 0.375000s CPU (137.2%)

PHY-1001 : Congestion index: top1 = 47.64, top5 = 41.68, top10 = 37.72, top15 = 35.24.
PHY-3001 : End congestion estimation;  0.338073s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (129.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 9881, tnet num: 2791, tinst num: 1116, tnode num: 12273, tedge num: 17310.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2791 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.478958s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03565e-05
PHY-3002 : Step(185): len = 102189, overlap = 66
PHY-3002 : Step(186): len = 99628.7, overlap = 68
PHY-3002 : Step(187): len = 96449.1, overlap = 70.25
PHY-3002 : Step(188): len = 95300.3, overlap = 67.75
PHY-3002 : Step(189): len = 94020.6, overlap = 67.75
PHY-3002 : Step(190): len = 92358.6, overlap = 74
PHY-3002 : Step(191): len = 91421.7, overlap = 73.75
PHY-3002 : Step(192): len = 90479.5, overlap = 69
PHY-3002 : Step(193): len = 89805.3, overlap = 73
PHY-3002 : Step(194): len = 88550.7, overlap = 74.75
PHY-3002 : Step(195): len = 87789, overlap = 76.25
PHY-3002 : Step(196): len = 87137.5, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120713
PHY-3002 : Step(197): len = 89545.2, overlap = 75.25
PHY-3002 : Step(198): len = 92002.7, overlap = 69.75
PHY-3002 : Step(199): len = 93630, overlap = 68.5
PHY-3002 : Step(200): len = 94008.7, overlap = 66
PHY-3002 : Step(201): len = 94311, overlap = 68
PHY-3002 : Step(202): len = 94711.6, overlap = 65
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214778
PHY-3002 : Step(203): len = 97010.8, overlap = 62
PHY-3002 : Step(204): len = 99045.8, overlap = 60.25
PHY-3002 : Step(205): len = 101070, overlap = 60.5
PHY-3002 : Step(206): len = 101516, overlap = 49
PHY-3002 : Step(207): len = 101678, overlap = 47.25
PHY-3002 : Step(208): len = 102028, overlap = 46.25
PHY-3002 : Step(209): len = 102483, overlap = 45.75
PHY-3002 : Step(210): len = 102734, overlap = 47
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000422605
PHY-3002 : Step(211): len = 104102, overlap = 46.5
PHY-3002 : Step(212): len = 106099, overlap = 45
PHY-3002 : Step(213): len = 107721, overlap = 45.25
PHY-3002 : Step(214): len = 108386, overlap = 43.5
PHY-3002 : Step(215): len = 109221, overlap = 46.75
PHY-3002 : Step(216): len = 110106, overlap = 46.75
PHY-3002 : Step(217): len = 110664, overlap = 45
PHY-3002 : Step(218): len = 111236, overlap = 42.5
PHY-3002 : Step(219): len = 111620, overlap = 42
PHY-3002 : Step(220): len = 111673, overlap = 41.75
PHY-3002 : Step(221): len = 111695, overlap = 39.75
PHY-3002 : Step(222): len = 111941, overlap = 40.25
PHY-3002 : Step(223): len = 112251, overlap = 40.5
PHY-3002 : Step(224): len = 112310, overlap = 41.25
PHY-3002 : Step(225): len = 112377, overlap = 41.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000834466
PHY-3002 : Step(226): len = 113629, overlap = 41
PHY-3002 : Step(227): len = 115348, overlap = 37
PHY-3002 : Step(228): len = 116608, overlap = 36.75
PHY-3002 : Step(229): len = 117529, overlap = 36.75
PHY-3002 : Step(230): len = 118557, overlap = 35
PHY-3002 : Step(231): len = 119122, overlap = 36.25
PHY-3002 : Step(232): len = 119288, overlap = 36
PHY-3002 : Step(233): len = 119214, overlap = 37.25
PHY-3002 : Step(234): len = 118966, overlap = 37
PHY-3002 : Step(235): len = 118833, overlap = 36
PHY-3002 : Step(236): len = 118835, overlap = 35.25
PHY-3002 : Step(237): len = 118916, overlap = 35.25
PHY-3002 : Step(238): len = 119026, overlap = 36.5
PHY-3002 : Step(239): len = 119202, overlap = 35.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146874
PHY-3002 : Step(240): len = 119830, overlap = 35.75
PHY-3002 : Step(241): len = 120211, overlap = 36.25
PHY-3002 : Step(242): len = 120780, overlap = 37.5
PHY-3002 : Step(243): len = 121677, overlap = 33.75
PHY-3002 : Step(244): len = 122392, overlap = 37
PHY-3002 : Step(245): len = 122756, overlap = 36.75
PHY-3002 : Step(246): len = 123002, overlap = 36.75
PHY-3002 : Step(247): len = 123230, overlap = 33.75
PHY-3002 : Step(248): len = 123691, overlap = 32.75
PHY-3002 : Step(249): len = 124206, overlap = 33
PHY-3002 : Step(250): len = 124412, overlap = 32.75
PHY-3002 : Step(251): len = 124487, overlap = 34.25
PHY-3002 : Step(252): len = 124549, overlap = 33.5
PHY-3002 : Step(253): len = 124612, overlap = 33
PHY-3002 : Step(254): len = 124759, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.339509s wall, 0.343750s user + 0.546875s system = 0.890625s CPU (262.3%)

PHY-3001 : Trial Legalized: Len = 127562
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/2793.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 153416, over cnt = 210(1%), over = 280, worst = 4
PHY-1002 : len = 153784, over cnt = 137(1%), over = 171, worst = 3
PHY-1002 : len = 154760, over cnt = 47(0%), over = 57, worst = 3
PHY-1002 : len = 155360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.376418s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (149.4%)

PHY-1001 : Congestion index: top1 = 43.33, top5 = 38.17, top10 = 35.03, top15 = 32.85.
PHY-3001 : End congestion estimation;  0.438566s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (138.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2791 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084280s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.36703e-05
PHY-3002 : Step(255): len = 118172, overlap = 24
PHY-3002 : Step(256): len = 114705, overlap = 30
PHY-3002 : Step(257): len = 114244, overlap = 30.75
PHY-3002 : Step(258): len = 114393, overlap = 30.25
PHY-3002 : Step(259): len = 114624, overlap = 27
PHY-3002 : Step(260): len = 114601, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000187341
PHY-3002 : Step(261): len = 115656, overlap = 23.25
PHY-3002 : Step(262): len = 116324, overlap = 22.5
PHY-3002 : Step(263): len = 116630, overlap = 21
PHY-3002 : Step(264): len = 115886, overlap = 19
PHY-3002 : Step(265): len = 115773, overlap = 20
PHY-3002 : Step(266): len = 115791, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004955s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (315.3%)

PHY-3001 : Legalized: Len = 116324, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 930 tiles.
PHY-3001 : End spreading;  0.008151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 116324, Over = 0
RUN-1003 : finish command "place" in  9.946375s wall, 16.906250s user + 4.781250s system = 21.687500s CPU (218.0%)

RUN-1004 : used memory is 166 MB, reserved memory is 145 MB, peak memory is 187 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD_anlu/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1118 instances
RUN-1001 : 539 mslices, 538 lslices, 27 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2793 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1751 nets have 2 pins
RUN-1001 : 917 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 9881, tnet num: 2791, tinst num: 1116, tnode num: 12273, tedge num: 17310.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 539 mslices, 538 lslices, 27 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2791 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 139432, over cnt = 232(2%), over = 297, worst = 3
PHY-1002 : len = 140168, over cnt = 112(1%), over = 136, worst = 3
PHY-1002 : len = 140928, over cnt = 51(0%), over = 61, worst = 3
PHY-1002 : len = 141584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.431198s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (130.5%)

PHY-1001 : Congestion index: top1 = 45.42, top5 = 38.57, top10 = 35.56, top15 = 33.44.
PHY-1001 : End global routing;  0.493762s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (129.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 195, reserve = 170, peak = 196.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 284, reserve = 260, peak = 284.
PHY-1001 : End build detailed router design. 1.946912s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (97.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 29472, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.428939s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (97.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 29696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.253883s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (73.9%)

PHY-1001 : Current memory(MB): used = 295, reserve = 272, peak = 295.
PHY-1001 : End phase 1; 1.687707s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (93.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Patch 937 net; 3.243849s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (97.8%)

PHY-1022 : len = 253952, over cnt = 125(0%), over = 125, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 297, reserve = 273, peak = 297.
PHY-1001 : End initial routed; 6.632359s wall, 7.031250s user + 0.140625s system = 7.171875s CPU (108.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2279(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.586853s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 300, reserve = 277, peak = 300.
PHY-1001 : End phase 2; 7.219697s wall, 7.609375s user + 0.140625s system = 7.750000s CPU (107.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 253952, over cnt = 125(0%), over = 125, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009772s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 253216, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.406247s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 253384, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.044235s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 253400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.029457s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2279(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.586826s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (90.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 43 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.402744s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (81.5%)

PHY-1001 : Current memory(MB): used = 314, reserve = 291, peak = 314.
PHY-1001 : End phase 3; 1.556467s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (90.3%)

PHY-1003 : Routed, final wirelength = 253400
PHY-1001 : Current memory(MB): used = 315, reserve = 292, peak = 315.
PHY-1001 : End export database. 0.009543s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.7%)

PHY-1001 : End detail routing;  12.567992s wall, 12.578125s user + 0.187500s system = 12.765625s CPU (101.6%)

RUN-1003 : finish command "route" in  13.603325s wall, 13.687500s user + 0.234375s system = 13.921875s CPU (102.3%)

RUN-1004 : used memory is 284 MB, reserved memory is 261 MB, peak memory is 315 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                    6
  #output                  15
  #inout                    0

Utilization Statistics
#lut                     1860   out of   5824   31.94%
#reg                      965   out of   5824   16.57%
#le                      2051
  #lut only              1086   out of   2051   52.95%
  #reg only               191   out of   2051    9.31%
  #lut&reg                774   out of   2051   37.74%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                  Type               DriverType         Driver                             Fanout
#1        u_pll/clk0_buf            GCLK               pll                u_pll/pll_inst.clkc0               415
#2        u_ahb_pwm/pwm6/clk_div    GCLK               mslice             u_ahb_pwm/pwm6/clk_div_syn_7.f1    20
#3        u_ahb_pwm/pwm7/clk_div    GCLK               mslice             u_ahb_pwm/pwm7/clk_div_syn_7.f1    20
#4        u_ahb_pwm/pwm0/clk_div    GCLK               lslice             u_ahb_pwm/pwm0/clk_div_syn_7.f1    19
#5        u_ahb_pwm/pwm1/clk_div    GCLK               mslice             u_ahb_pwm/pwm1/clk_div_syn_7.f1    19
#6        u_ahb_pwm/pwm2/clk_div    GCLK               mslice             u_ahb_pwm/pwm2/clk_div_syn_7.f1    19
#7        u_ahb_pwm/pwm3/clk_div    GCLK               mslice             u_ahb_pwm/pwm3/clk_div_syn_7.f1    19
#8        u_ahb_pwm/pwm4/clk_div    GCLK               lslice             u_ahb_pwm/pwm4/clk_div_syn_7.f1    19
#9        u_ahb_pwm/pwm5/clk_div    GCLK               lslice             u_ahb_pwm/pwm5/clk_div_syn_7.f1    19
#10       I_clk_25m_dup_1           GCLK               io                 I_clk_25m_syn_2.di                 1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         G3        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_pwm[7]      OUTPUT        B11        LVCMOS18           8            NONE       NONE    
   O_pwm[6]      OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   O_pwm[5]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
   O_pwm[4]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
   O_pwm[3]      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
   O_pwm[2]      OUTPUT        E11        LVCMOS18           8            NONE       NONE    
   O_pwm[1]      OUTPUT        C11        LVCMOS18           8            NONE       NONE    
   O_pwm[0]      OUTPUT        C10        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         B9        LVCMOS18           8            NONE       NONE    
     sck         OUTPUT         L2        LVCMOS18           8            NONE       NONE    
     sda         OUTPUT         L4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |2051   |1332    |528     |965     |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |2051   |1332    |528     |965     |0       |0       |
|    pwm0    |counter |173    |110     |63      |41      |0       |0       |
|    pwm1    |counter |174    |111     |63      |49      |0       |0       |
|    pwm2    |counter |173    |110     |63      |47      |0       |0       |
|    pwm3    |counter |173    |110     |63      |45      |0       |0       |
|    pwm4    |counter |174    |111     |63      |47      |0       |0       |
|    pwm5    |counter |174    |111     |63      |48      |0       |0       |
|    pwm6    |counter |170    |107     |63      |45      |0       |0       |
|    pwm7    |counter |220    |133     |87      |49      |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1730  
    #2          2       565   
    #3          3       329   
    #4          4        22   
    #5        5-10       34   
    #6        11-50      73   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.36            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1116
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2793, pip num: 22620
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 43
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1007 valid insts, and 66895 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  2.936933s wall, 17.812500s user + 0.140625s system = 17.953125s CPU (611.3%)

RUN-1004 : used memory is 286 MB, reserved memory is 266 MB, peak memory is 446 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221009_192534.log"
