$date
	Sat May 06 19:40:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a1 $end
$var wire 1 ! i0 $end
$var wire 1 " i1 $end
$var wire 1 # out $end
$var wire 1 $ s0 $end
$var wire 1 % w0 $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#1
0%
1$
#2
1#
1&
1%
0$
1!
#3
0#
0&
0%
1$
#4
1%
0$
0!
1"
#5
1#
0%
1'
1$
#6
1&
1#
1%
0'
0$
1!
#7
0&
0%
1'
1$
#8
