# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/ALU.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/new/add_sub_8bit.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/adder.sv" \
"../../../../Lab8.srcs/sources_1/imports/new/comparator.sv" \
"../../../../Lab8.srcs/sources_1/new/controller.sv" \
"../../../../Lab8.srcs/sources_1/new/datapath.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/fulladder.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/logical.sv" \
"../../../../Lab8.srcs/sources_1/new/mips.sv" \
"../../../../Lab8.srcs/sources_1/new/ram_module.sv" \
"../../../../Lab8.srcs/sources_1/new/register_file.sv" \
"../../../../Lab8.srcs/sources_1/imports/new/rom_module.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/shifter.sv" \
"../../../../Lab8.srcs/sources_1/new/sign_extend.sv" \
"../../../../Lab8.srcs/sources_1/new/top.sv" \
"../../../../Lab8.srcs/sim_2/new/mips_tester_full.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
