Version 4
SHEET 1 3608 1924
WIRE -1264 32 -1360 32
WIRE -1168 32 -1264 32
WIRE -976 32 -1168 32
WIRE -736 32 -976 32
WIRE -1360 48 -1360 32
WIRE -1168 48 -1168 32
WIRE -976 48 -976 32
WIRE -736 48 -736 32
WIRE -432 96 -464 96
WIRE -288 96 -352 96
WIRE -112 96 -288 96
WIRE 48 96 -112 96
WIRE 224 96 48 96
WIRE 400 96 224 96
WIRE 480 96 400 96
WIRE 576 96 480 96
WIRE 48 112 48 96
WIRE 224 112 224 96
WIRE 400 112 400 96
WIRE 576 112 576 96
WIRE -1360 144 -1360 128
WIRE -1168 144 -1168 112
WIRE -976 160 -976 128
WIRE -848 160 -976 160
WIRE -432 160 -464 160
WIRE -288 160 -432 160
WIRE -288 176 -288 160
WIRE 48 208 48 176
WIRE 224 208 224 176
WIRE 400 208 400 192
WIRE 576 208 576 192
WIRE -912 224 -976 224
WIRE -848 224 -912 224
WIRE -432 224 -464 224
WIRE -288 272 -288 256
WIRE -848 288 -864 288
WIRE -432 288 -432 224
WIRE -432 288 -464 288
WIRE -864 352 -864 288
WIRE -848 352 -864 352
WIRE -112 352 -112 96
WIRE -112 352 -464 352
WIRE -960 416 -976 416
WIRE -848 416 -880 416
WIRE -400 416 -464 416
WIRE -400 432 -400 416
WIRE -448 480 -464 480
WIRE -880 544 -912 544
WIRE -848 544 -880 544
WIRE -448 544 -464 544
WIRE -736 624 -736 608
WIRE -576 624 -576 608
FLAG -1264 32 IN
FLAG -1360 144 0
FLAG 48 208 0
FLAG 224 208 0
FLAG 400 208 0
FLAG -1168 144 0
FLAG 576 208 0
FLAG -736 624 0
FLAG -576 624 0
FLAG -288 272 0
FLAG -976 416 0
FLAG -976 544 0
FLAG -912 224 COMP
FLAG -432 160 FB
FLAG -880 544 SS
FLAG -400 432 0
FLAG 480 96 OUT
SYMBOL voltage -1360 32 R0
WINDOW 0 47 30 Left 2
WINDOW 3 40 58 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 43 90 Left 2
SYMATTR InstName Vin
SYMATTR Value {Vin}
SYMATTR SpiceLine Rser=10m
SYMBOL cap 32 112 R0
WINDOW 39 -45 -67 Left 2
WINDOW 0 -10 -128 Left 2
WINDOW 3 -17 -98 Left 2
WINDOW 40 -36 -38 Left 2
SYMATTR SpiceLine Rser={Resr2}
SYMATTR InstName Cout2
SYMATTR Value {Cout2}
SYMATTR SpiceLine2 m={Mout2}
SYMBOL polcap 208 112 R0
WINDOW 39 -56 -69 Left 2
WINDOW 0 -17 -128 Left 2
WINDOW 3 -24 -99 Left 2
WINDOW 40 -45 -36 Left 2
SYMATTR SpiceLine Rser={Resr1}
SYMATTR InstName Cout1
SYMATTR Value {Cout1}
SYMATTR SpiceLine2 m={Mout1}
SYMBOL res 384 96 R0
WINDOW 0 46 46 Left 2
SYMATTR InstName Rload
SYMATTR Value {Rload}
SYMBOL cap -1184 48 R0
WINDOW 3 49 37 Left 2
WINDOW 0 48 12 Left 2
WINDOW 39 49 65 Left 2
SYMATTR Value 40µ
SYMATTR InstName Cin
SYMATTR SpiceLine Rser=10m
SYMBOL current 576 112 R0
WINDOW 3 -503 174 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 0 42 32 Left 2
SYMATTR Value PWL(0 0 1m 0 1.001m {Istep} 1.4m {Istep} 1.401m 0)
SYMATTR InstName Istep
SYMBOL res -304 160 R0
WINDOW 0 54 43 Left 2
WINDOW 3 53 71 Left 2
SYMATTR InstName Rset
SYMATTR Value 103.5K
SYMBOL res -864 432 M270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R2
SYMATTR Value 392K
SYMBOL res -992 32 R0
WINDOW 0 45 47 Left 2
SYMATTR InstName R1
SYMATTR Value 100K
SYMBOL cap -912 528 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName Css
SYMATTR Value .001µ
SYMBOL PowerProducts\\LTM4601A -656 304 R0
SYMATTR InstName U2
SYMBOL voltage -448 96 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 34 96 VBottom 2
SYMATTR InstName L
SYMATTR Value 0
SYMBOL cap -304 96 R0
WINDOW 0 50 25 Left 2
WINDOW 3 41 53 Left 2
SYMATTR InstName CFF
SYMATTR Value {CFF}
TEXT 504 32 Left 2 ;0.95V @ 12A
TEXT 352 248 Left 2 ;static load
TEXT 528 248 Left 2 ;load step
TEXT -1144 -336 Left 4 ;LTM4601 uModule Example #3
TEXT -1344 -200 Left 3 ;This single-phase power supply converts 12V to 0.95V @ 12A.
TEXT -1232 -272 Left 3 ;6/24/2013 D. W. Hawkins (dwh@ovro.caltech.edu)
TEXT -152 520 Left 2 !.param\n+ Vin = 12\n+ Vout = 0.95\n+ Iout = 12\n+ Irload = 1     ; Resistive load current\n+ Istep = (Iout-Irload)   ; Load step\n+ Rload = (Vout/Irload)\n+ Cout1 = 330u\n+ Resr1 = 6m\n+ Mout1 = 3\n+ Cout2 = 100u\n+ Resr2 = 2m\n+ Mout2 = 1\n+ CFF = 330p   ; Feed-forward compensation
TEXT -192 472 Left 3 ;Parameters:
TEXT -200 -296 Left 2 ;Transient response from time = 0
TEXT -200 -208 Left 2 ;Transient response from time = 0.7ms to 1.7ms
TEXT -224 -344 Left 3 ;Analysis:
TEXT -168 -256 Left 2 !;.tran 1.7m startup
TEXT -168 -168 Left 2 !.tran 0 1.7m 0.7m startup
TEXT -1296 816 Left 2 !;.step param Resr1 list 6m 18m
TEXT -1296 848 Left 2 !;.step param Cout1 list 330u 470u
TEXT -1296 880 Left 2 !;.step param CFF list 1f 100p 330p 570p
TEXT -1312 720 Left 3 ;Parameter sweep tests:
TEXT -1312 768 Left 2 ;Uncomment one of the following to see the change in response:
TEXT -248 264 Left 2 ;169k || 267k
TEXT -1288 -144 Left 2 ;The design does not meet the output voltage regulation requirement of\n950mV +/- 30mV due to limited open-loop bandwidth. This issue cannot\nbe resolved, since there is no user-access to the compensation network.
RECTANGLE Normal 728 984 -1448 -440
RECTANGLE Normal -352 -24 -1384 -384
RECTANGLE Normal 552 944 -248 424
RECTANGLE Normal 592 -120 -272 -384
RECTANGLE Normal -568 944 -1376 680
