// Seed: 3611621169
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3#(
        .id_7(1),
        .id_8(1),
        .id_9(1 !=? 1)
    ),
    output tri id_4,
    input wand id_5
);
  logic id_10;
  ;
  static logic id_11 = -1;
  assign module_1.id_6 = 0;
  wire ["" &  -1 'b0 : -1] id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6
    , id_13,
    input uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri0 id_10,
    output wire id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_5,
      id_7,
      id_9,
      id_8
  );
endmodule
