// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Tue Sep  9 20:22:47 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/counter.sv"
// file 1 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/lab2_mk_top.sv"
// file 2 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/led_driver.sv"
// file 3 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/mux.sv"
// file 4 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/seven_segment_display.sv"
// file 5 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 6 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 7 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module lab2_mk_top
//

module lab2_mk_top (input [3:0]s0, input [3:0]s1, output [4:0]led, output [6:0]seg, 
            output anode0, output anode1);
    
    wire s0_c_3;
    wire s0_c_2;
    wire s0_c_1;
    wire s0_c_0;
    wire s1_c_3;
    wire s1_c_2;
    wire s1_c_1;
    wire s1_c_0;
    wire led_c_4;
    wire led_c_3;
    wire led_c_2;
    wire led_c_1;
    wire led_c_0;
    wire seg_c_6;
    wire seg_c_5;
    wire seg_c_4;
    wire seg_c_3;
    wire seg_c_2;
    wire seg_c_1;
    wire seg_c_0;
    wire anode1_c_N_23;
    (* is_clock=1, lineinfo="@1(22[8],22[11])" *) wire clk;
    wire anode1_c;
    
    wire VCC_net, GND_net;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .CLKHF(clk));
    defparam hf_osc.CLKHF_DIV = "0b01";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=10, LSE_RCOL=29, LSE_LLINE=29, LSE_RLINE=29, lineinfo="@1(29[10],29[29])" *) counter count (clk, 
            anode1_c);
    (* lineinfo="@1(17[24],17[26])" *) IB \s1_pad[0]  (.I(s1[0]), .O(s1_c_0));
    (* lineinfo="@1(17[24],17[26])" *) IB \s1_pad[1]  (.I(s1[1]), .O(s1_c_1));
    (* lineinfo="@1(17[24],17[26])" *) IB \s1_pad[2]  (.I(s1[2]), .O(s1_c_2));
    (* lineinfo="@1(17[24],17[26])" *) IB \s1_pad[3]  (.I(s1[3]), .O(s1_c_3));
    (* lineinfo="@1(17[20],17[22])" *) IB \s0_pad[0]  (.I(s0[0]), .O(s0_c_0));
    (* lineinfo="@1(17[20],17[22])" *) IB \s0_pad[1]  (.I(s0[1]), .O(s0_c_1));
    (* lineinfo="@1(17[20],17[22])" *) IB \s0_pad[2]  (.I(s0[2]), .O(s0_c_2));
    (* lineinfo="@1(17[20],17[22])" *) IB \s0_pad[3]  (.I(s0[3]), .O(s0_c_3));
    (* lineinfo="@1(20[23],20[29])" *) OB anode1_pad (.I(anode1_c), .O(anode1));
    (* lineinfo="@1(20[15],20[21])" *) OB anode0_pad (.I(anode1_c_N_23), .O(anode0));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@1(19[21],19[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@1(18[21],18[24])" *) OB \led_pad[0]  (.I(led_c_0), .O(led[0]));
    (* lineinfo="@1(18[21],18[24])" *) OB \led_pad[1]  (.I(led_c_1), .O(led[1]));
    (* lineinfo="@1(18[21],18[24])" *) OB \led_pad[2]  (.I(led_c_2), .O(led[2]));
    (* lineinfo="@1(18[21],18[24])" *) OB \led_pad[3]  (.I(led_c_3), .O(led[3]));
    (* lineinfo="@1(18[21],18[24])" *) OB \led_pad[4]  (.I(led_c_4), .O(led[4]));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=13, LSE_RCOL=62, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@1(31[13],31[62])" *) led_driver driver (s0_c_0, 
            s1_c_0, led_c_0, s0_c_1, s1_c_1, led_c_1, anode1_c, 
            anode1_c_N_23, s0_c_3, s1_c_3, led_c_4, s0_c_2, s1_c_2, 
            led_c_3, led_c_2, seg_c_2, seg_c_1, seg_c_6, seg_c_0, 
            seg_c_3, seg_c_4, seg_c_5);
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module counter
//

module counter (input clk, output anode1_c);
    
    (* is_clock=1, lineinfo="@1(22[8],22[11])" *) wire clk;
    wire [25:0]anode1_c_N_24;
    
    wire n26, n223, n689, GND_net, n5, n4, n225, n221, n686, 
        n7, n6, n219, n683, n9, n8, n217, n680, n11, n10, 
        n215, n677, n13, n12, n213, n674, n15, n14, n211, 
        n671, n17, n16, n227, n695, n209, n668, n19, n18, 
        n207, n665, n21, n20, n692, n3, n2, n205, n662, n23, 
        n22, n203, n659, n25, n24, n656, VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i25 (.D(anode1_c_N_24[24]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n2));
    defparam counter_5__i25.REGSET = "RESET";
    defparam counter_5__i25.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n223), .CI0(n223), .A1(GND_net), 
            .B1(GND_net), .C1(n4), .D1(n689), .CI1(n689), .CO0(n689), 
            .CO1(n225), .S0(anode1_c_N_24[21]), .S1(anode1_c_N_24[22]));
    defparam counter_5_add_4_23.INIT0 = "0xc33c";
    defparam counter_5_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n221), .CI0(n221), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n686), .CI1(n686), .CO0(n686), 
            .CO1(n223), .S0(anode1_c_N_24[19]), .S1(anode1_c_N_24[20]));
    defparam counter_5_add_4_21.INIT0 = "0xc33c";
    defparam counter_5_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n219), .CI0(n219), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n683), .CI1(n683), .CO0(n683), 
            .CO1(n221), .S0(anode1_c_N_24[17]), .S1(anode1_c_N_24[18]));
    defparam counter_5_add_4_19.INIT0 = "0xc33c";
    defparam counter_5_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(n11), .D0(n217), .CI0(n217), .A1(GND_net), 
            .B1(GND_net), .C1(n10), .D1(n680), .CI1(n680), .CO0(n680), 
            .CO1(n219), .S0(anode1_c_N_24[15]), .S1(anode1_c_N_24[16]));
    defparam counter_5_add_4_17.INIT0 = "0xc33c";
    defparam counter_5_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n13), .D0(n215), .CI0(n215), .A1(GND_net), 
            .B1(GND_net), .C1(n12), .D1(n677), .CI1(n677), .CO0(n677), 
            .CO1(n217), .S0(anode1_c_N_24[13]), .S1(anode1_c_N_24[14]));
    defparam counter_5_add_4_15.INIT0 = "0xc33c";
    defparam counter_5_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n15), .D0(n213), .CI0(n213), .A1(GND_net), 
            .B1(GND_net), .C1(n14), .D1(n674), .CI1(n674), .CO0(n674), 
            .CO1(n215), .S0(anode1_c_N_24[11]), .S1(anode1_c_N_24[12]));
    defparam counter_5_add_4_13.INIT0 = "0xc33c";
    defparam counter_5_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n17), .D0(n211), .CI0(n211), .A1(GND_net), 
            .B1(GND_net), .C1(n16), .D1(n671), .CI1(n671), .CO0(n671), 
            .CO1(n213), .S0(anode1_c_N_24[9]), .S1(anode1_c_N_24[10]));
    defparam counter_5_add_4_11.INIT0 = "0xc33c";
    defparam counter_5_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(anode1_c), .D0(n227), .CI0(n227), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n695), .CI1(n695), .CO0(n695), 
            .S0(anode1_c_N_24[25]));
    defparam counter_5_add_4_27.INIT0 = "0xc33c";
    defparam counter_5_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n19), .D0(n209), .CI0(n209), .A1(GND_net), 
            .B1(GND_net), .C1(n18), .D1(n668), .CI1(n668), .CO0(n668), 
            .CO1(n211), .S0(anode1_c_N_24[7]), .S1(anode1_c_N_24[8]));
    defparam counter_5_add_4_9.INIT0 = "0xc33c";
    defparam counter_5_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n21), .D0(n207), .CI0(n207), .A1(GND_net), 
            .B1(GND_net), .C1(n20), .D1(n665), .CI1(n665), .CO0(n665), 
            .CO1(n209), .S0(anode1_c_N_24[5]), .S1(anode1_c_N_24[6]));
    defparam counter_5_add_4_7.INIT0 = "0xc33c";
    defparam counter_5_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n225), .CI0(n225), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n692), .CI1(n692), .CO0(n692), 
            .CO1(n227), .S0(anode1_c_N_24[23]), .S1(anode1_c_N_24[24]));
    defparam counter_5_add_4_25.INIT0 = "0xc33c";
    defparam counter_5_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n23), .D0(n205), .CI0(n205), .A1(GND_net), 
            .B1(GND_net), .C1(n22), .D1(n662), .CI1(n662), .CO0(n662), 
            .CO1(n207), .S0(anode1_c_N_24[3]), .S1(anode1_c_N_24[4]));
    defparam counter_5_add_4_5.INIT0 = "0xc33c";
    defparam counter_5_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n25), .D0(n203), .CI0(n203), .A1(GND_net), 
            .B1(GND_net), .C1(n24), .D1(n659), .CI1(n659), .CO0(n659), 
            .CO1(n205), .S0(anode1_c_N_24[1]), .S1(anode1_c_N_24[2]));
    defparam counter_5_add_4_3.INIT0 = "0xc33c";
    defparam counter_5_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i24 (.D(anode1_c_N_24[23]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n3));
    defparam counter_5__i24.REGSET = "RESET";
    defparam counter_5__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i23 (.D(anode1_c_N_24[22]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n4));
    defparam counter_5__i23.REGSET = "RESET";
    defparam counter_5__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i22 (.D(anode1_c_N_24[21]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n5));
    defparam counter_5__i22.REGSET = "RESET";
    defparam counter_5__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i21 (.D(anode1_c_N_24[20]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n6));
    defparam counter_5__i21.REGSET = "RESET";
    defparam counter_5__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i20 (.D(anode1_c_N_24[19]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n7));
    defparam counter_5__i20.REGSET = "RESET";
    defparam counter_5__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i19 (.D(anode1_c_N_24[18]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n8));
    defparam counter_5__i19.REGSET = "RESET";
    defparam counter_5__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i18 (.D(anode1_c_N_24[17]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n9));
    defparam counter_5__i18.REGSET = "RESET";
    defparam counter_5__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i17 (.D(anode1_c_N_24[16]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n10));
    defparam counter_5__i17.REGSET = "RESET";
    defparam counter_5__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i16 (.D(anode1_c_N_24[15]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n11));
    defparam counter_5__i16.REGSET = "RESET";
    defparam counter_5__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i15 (.D(anode1_c_N_24[14]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n12));
    defparam counter_5__i15.REGSET = "RESET";
    defparam counter_5__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i14 (.D(anode1_c_N_24[13]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n13));
    defparam counter_5__i14.REGSET = "RESET";
    defparam counter_5__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i13 (.D(anode1_c_N_24[12]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n14));
    defparam counter_5__i13.REGSET = "RESET";
    defparam counter_5__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i12 (.D(anode1_c_N_24[11]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n15));
    defparam counter_5__i12.REGSET = "RESET";
    defparam counter_5__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i11 (.D(anode1_c_N_24[10]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n16));
    defparam counter_5__i11.REGSET = "RESET";
    defparam counter_5__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i10 (.D(anode1_c_N_24[9]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n17));
    defparam counter_5__i10.REGSET = "RESET";
    defparam counter_5__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i9 (.D(anode1_c_N_24[8]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n18));
    defparam counter_5__i9.REGSET = "RESET";
    defparam counter_5__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i8 (.D(anode1_c_N_24[7]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n19));
    defparam counter_5__i8.REGSET = "RESET";
    defparam counter_5__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i7 (.D(anode1_c_N_24[6]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n20));
    defparam counter_5__i7.REGSET = "RESET";
    defparam counter_5__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i6 (.D(anode1_c_N_24[5]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n21));
    defparam counter_5__i6.REGSET = "RESET";
    defparam counter_5__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i5 (.D(anode1_c_N_24[4]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n22));
    defparam counter_5__i5.REGSET = "RESET";
    defparam counter_5__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i4 (.D(anode1_c_N_24[3]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n23));
    defparam counter_5__i4.REGSET = "RESET";
    defparam counter_5__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i3 (.D(anode1_c_N_24[2]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n24));
    defparam counter_5__i3.REGSET = "RESET";
    defparam counter_5__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i2 (.D(anode1_c_N_24[1]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n25));
    defparam counter_5__i2.REGSET = "RESET";
    defparam counter_5__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i26 (.D(anode1_c_N_24[25]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(anode1_c));
    defparam counter_5__i26.REGSET = "RESET";
    defparam counter_5__i26.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_5_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n26), .D1(n656), .CI1(n656), .CO0(n656), .CO1(n203), 
            .S1(anode1_c_N_24[0]));
    defparam counter_5_add_4_1.INIT0 = "0xc33c";
    defparam counter_5_add_4_1.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_5__i1 (.D(anode1_c_N_24[0]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n26));
    defparam counter_5__i1.REGSET = "RESET";
    defparam counter_5__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module led_driver
//

module led_driver (input s0_c_0, input s1_c_0, output led_c_0, input s0_c_1, 
            input s1_c_1, output led_c_1, input anode1_c, output anode1_c_N_23, 
            input s0_c_3, input s1_c_3, output led_c_4, input s0_c_2, 
            input s1_c_2, output led_c_3, output led_c_2, output seg_c_2, 
            output seg_c_1, output seg_c_6, output seg_c_0, output seg_c_3, 
            output seg_c_4, output seg_c_5);
    
    wire [3:0]s_in;
    
    wire led_c_2_N_6, led_c_3_N_4;
    
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@2(29[15],29[22])" *) LUT4 s0_c_0_I_0_2_lut (.A(s0_c_0), 
            .B(s1_c_0), .Z(led_c_0));
    defparam s0_c_0_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))", lineinfo="@2(29[15],29[22])" *) LUT4 i2_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s0_c_1), .D(s1_c_1), .Z(led_c_1));
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))", lineinfo="@2(29[15],29[22])" *) LUT4 i20_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s1_c_1), .D(s0_c_1), .Z(led_c_2_N_6));
    defparam i20_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(!(A))", lineinfo="@2(37[18],37[22])" *) LUT4 anode1_c_I_0_1_lut (.A(anode1_c), 
            .Z(anode1_c_N_23));
    defparam anode1_c_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@2(29[15],29[22])" *) LUT4 led_c_4_I_0_3_lut (.A(s0_c_3), 
            .B(s1_c_3), .C(led_c_3_N_4), .Z(led_c_4));
    defparam led_c_4_I_0_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@2(29[15],29[22])" *) LUT4 i27_3_lut (.A(s0_c_2), 
            .B(s1_c_2), .C(led_c_2_N_6), .Z(led_c_3_N_4));
    defparam i27_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@2(29[15],29[22])" *) LUT4 i2_3_lut (.A(led_c_3_N_4), 
            .B(s1_c_3), .C(s0_c_3), .Z(led_c_3));
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@2(29[15],29[22])" *) LUT4 i2_3_lut_adj_1 (.A(led_c_2_N_6), 
            .B(s1_c_2), .C(s0_c_2), .Z(led_c_2));
    defparam i2_3_lut_adj_1.INIT = "0x9696";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=6, LSE_RCOL=29, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(32[6],32[29])" *) mux mux0 (s0_c_2, 
            s1_c_2, anode1_c, {s_in}, s0_c_3, s1_c_3, s0_c_0, s1_c_0, 
            s0_c_1, s1_c_1);
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=24, LSE_RCOL=47, LSE_LLINE=34, LSE_RLINE=34, lineinfo="@2(34[24],34[47])" *) seven_segment_display display0 ({s_in}, 
            seg_c_2, seg_c_1, seg_c_6, seg_c_0, seg_c_3, seg_c_4, 
            seg_c_5);
    
endmodule

//
// Verilog Description of module mux
//

module mux (input s0_c_2, input s1_c_2, input anode1_c, output [3:0]s_in, 
            input s0_c_3, input s1_c_3, input s0_c_0, input s1_c_0, 
            input s0_c_1, input s1_c_1);
    
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(19[16],19[30])" *) LUT4 s0_c_2_I_0_3_lut (.A(s0_c_2), 
            .B(s1_c_2), .C(anode1_c), .Z(s_in[2]));
    defparam s0_c_2_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(19[16],19[30])" *) LUT4 s0_c_3_I_0_3_lut (.A(s0_c_3), 
            .B(s1_c_3), .C(anode1_c), .Z(s_in[3]));
    defparam s0_c_3_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(19[16],19[30])" *) LUT4 s0_c_0_I_0_2_3_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(anode1_c), .Z(s_in[0]));
    defparam s0_c_0_I_0_2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(19[16],19[30])" *) LUT4 s0_c_1_I_0_3_lut (.A(s0_c_1), 
            .B(s1_c_1), .C(anode1_c), .Z(s_in[1]));
    defparam s0_c_1_I_0_3_lut.INIT = "0xcaca";
    
endmodule

//
// Verilog Description of module seven_segment_display
//

module seven_segment_display (input [3:0]s_in, output seg_c_2, output seg_c_1, 
            output seg_c_6, output seg_c_0, output seg_c_3, output seg_c_4, 
            output seg_c_5);
    
    
    (* lut_function="(!(A (B+!(C))+!A (B ((D)+!C)+!B !(C+(D)))))", lineinfo="@4(16[3],35[10])" *) LUT4 seg_c_2_I_0_4_lut (.A(s_in[1]), 
            .B(s_in[3]), .C(s_in[0]), .D(s_in[2]), .Z(seg_c_2));
    defparam seg_c_2_I_0_4_lut.INIT = "0x3170";
    (* lut_function="(!(A (B+!((D)+!C))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@4(16[3],35[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(s_in[1]), 
            .B(s_in[3]), .C(s_in[2]), .D(s_in[0]), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0x6302";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)+!C !(D)))+!A (B+(C+!(D)))))", lineinfo="@4(16[3],35[10])" *) LUT4 seg_c_6_I_0_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[3]), .D(s_in[2]), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0x2182";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@4(16[3],35[10])" *) LUT4 s_in_3__I_0_4_lut (.A(s_in[1]), 
            .B(s_in[0]), .C(s_in[3]), .D(s_in[2]), .Z(seg_c_0));
    defparam s_in_3__I_0_4_lut.INIT = "0x1805";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C+!(D))+!B ((D)+!C)))", lineinfo="@4(16[3],35[10])" *) LUT4 seg_c_3_I_0_3_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[2]), .D(s_in[3]), .Z(seg_c_3));
    defparam seg_c_3_I_0_3_lut_4_lut.INIT = "0x8692";
    (* lut_function="(A (B (C (D)))+!A (B (C (D)+!C !(D))+!B (C (D))))", lineinfo="@4(16[3],35[10])" *) LUT4 seg_c_4_I_0_4_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[3]), .D(s_in[2]), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut_4_lut.INIT = "0xd004";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@4(16[3],35[10])" *) LUT4 seg_c_5_I_0_4_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[2]), .D(s_in[3]), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut_4_lut.INIT = "0xd860";
    
endmodule
