# Generated by Yosys 0.5+     284 (git sha1 f40d1b7, clang 6.1.0 -fPIC -Os)

.model test
.inputs s1 s2 a1 a2 b
.outputs y
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=s1 I1=s2 I2=$false I3=$false O=$auto$rtlil.cc:1564:ReduceOr$9
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 1011
.gate SB_LUT4 I0=a1 I1=a2 I2=s2 I3=$false O=$auto$rtlil.cc:1633:Pmux$6
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 10101100
.gate $_TBUF_ A=$auto$rtlil.cc:1633:Pmux$6 E=$auto$rtlil.cc:1564:ReduceOr$9 Y=y
.end
