{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543949816404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543949816410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:56:56 2018 " "Processing started: Tue Dec 04 14:56:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543949816410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949816410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949816410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543949817428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543949817428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulafloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulafloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaFloat-BEHAVIOR " "Found design unit 1: UlaFloat-BEHAVIOR" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828681 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaFloat " "Found entity 1: UlaFloat" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828687 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828694 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828701 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828713 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerjk-behavior " "Found design unit 1: registerjk-behavior" {  } { { "registerjk.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/registerjk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828720 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerjk " "Found entity 1: registerjk" {  } { { "registerjk.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/registerjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828733 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828739 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828746 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828753 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/memram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828767 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828775 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828790 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contsinc-behavior " "Found design unit 1: contsinc-behavior" {  } { { "contsinc.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/contsinc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contsinc " "Found entity 1: contsinc" {  } { { "contsinc.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/contsinc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828803 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949828803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949828803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543949828952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949828957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949828960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "DataPath.vhd" "G3" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949828963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "DataPath.vhd" "G4" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949828967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "DataPath.vhd" "G5" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "DataPath.vhd" "G6" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "DataPath.vhd" "G7" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "DataPath.vhd" "G8" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "DataPath.vhd" "G9" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "DataPath.vhd" "G10" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT QAndBIT:G11 " "Elaborating entity \"QAndBIT\" for hierarchy \"QAndBIT:G11\"" {  } { { "DataPath.vhd" "G11" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "DataPath.vhd" "G12" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "DataPath.vhd" "G15" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "DataPath.vhd" "G16" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaFloat ULA:G16\|UlaFloat:opFloat " "Elaborating entity \"UlaFloat\" for hierarchy \"ULA:G16\|UlaFloat:opFloat\"" {  } { { "ULA.vhd" "opFloat" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/ULA.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852285 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULTADO UlaFloat.vhd(18) " "VHDL Process Statement warning at UlaFloat.vhd(18): inferring latch(es) for signal or variable \"RESULTADO\", which holds its previous value in one or more paths through the process" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543949852286 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[0\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[0\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[1\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[1\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[2\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[2\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[3\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[3\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[4\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[4\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[5\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[5\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[6\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[6\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[7\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[7\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[8\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[8\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[9\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[9\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[10\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[10\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[11\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[11\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[12\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[12\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[13\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[13\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[14\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[14\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULTADO\[15\] UlaFloat.vhd(18) " "Inferred latch for \"RESULTADO\[15\]\" at UlaFloat.vhd(18)" {  } { { "UlaFloat.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/UlaFloat.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949852287 "|ULA|UlaFloat:opFloat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "DataPath.vhd" "G17" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949852290 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memram:G17\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memram:G17\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1001 " "Parameter NUMWORDS_A set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1001 " "Parameter NUMWORDS_B set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif " "Parameter INIT_FILE set to db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543949859541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543949859541 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543949859541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memram:G17\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"memram:G17\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949859762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memram:G17\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"memram:G17\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1001 " "Parameter \"NUMWORDS_A\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1001 " "Parameter \"NUMWORDS_B\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543949859762 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543949859762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1v1 " "Found entity 1: altsyncram_v1v1" {  } { { "db/altsyncram_v1v1.tdf" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/altsyncram_v1v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543949859836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949859836 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "23 1024 0 1 1 " "23 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1001 1023 " "Addresses ranging from 1001 to 1023 are not initialized" {  } { { "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1543949859950 ""}  } { { "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543949859950 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1001 1024 C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif " "Memory depth (1001) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/db/Processador_v1_uniciclo.ram0_memram_e416e912.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1543949859950 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[1\] GND " "Pin \"Instruction_to_Control_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Control_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[2\] GND " "Pin \"Instruction_to_Control_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Control_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[3\] GND " "Pin \"Instruction_to_Control_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Control_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[0\] GND " "Pin \"Instruction_to_register2_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_register2_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_controlULA_outWaveform\[2\] GND " "Pin \"Instruction_to_controlULA_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_controlULA_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[2\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[0\] GND " "Pin \"Instruction_to_Jump_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[1\] GND " "Pin \"Instruction_to_Jump_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[2\] GND " "Pin \"Instruction_to_Jump_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[3\] GND " "Pin \"Instruction_to_Jump_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[4\] GND " "Pin \"Instruction_to_Jump_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[5\] GND " "Pin \"Instruction_to_Jump_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[6\] GND " "Pin \"Instruction_to_Jump_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[7\] GND " "Pin \"Instruction_to_Jump_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[8\] GND " "Pin \"Instruction_to_Jump_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[9\] GND " "Pin \"Instruction_to_Jump_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[10\] GND " "Pin \"Instruction_to_Jump_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[11\] GND " "Pin \"Instruction_to_Jump_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Instruction_to_Jump_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Saida_OperacaoDaULA\[2\] GND " "Pin \"out_Saida_OperacaoDaULA\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|out_Saida_OperacaoDaULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Saida_OperacaoDaULA\[4\] GND " "Pin \"out_Saida_OperacaoDaULA\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|out_Saida_OperacaoDaULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Saida_OperacaoDaULA\[5\] GND " "Pin \"out_Saida_OperacaoDaULA\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|out_Saida_OperacaoDaULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Saida_OperacaoDaULA\[6\] GND " "Pin \"out_Saida_OperacaoDaULA\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|out_Saida_OperacaoDaULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[1\] GND " "Pin \"Flag_origialu_OUT\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_origialu_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[2\] GND " "Pin \"Flag_origialu_OUT\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_origialu_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[3\] GND " "Pin \"Flag_origialu_OUT\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_origialu_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_escrevereg_OUT VCC " "Pin \"Flag_escrevereg_OUT\" is stuck at VCC" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_escrevereg_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_escrevemem_OUT GND " "Pin \"Flag_escrevemem_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_escrevemem_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_branch_OUT GND " "Pin \"Flag_branch_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_branch_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_jump_OUT GND " "Pin \"Flag_jump_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/DataPath.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543949860506 "|DataPath|Flag_jump_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543949860506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543949860818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543949862011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543949862300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543949862300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "625 " "Implemented 625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543949862484 ""} { "Info" "ICUT_CUT_TM_OPINS" "184 " "Implemented 184 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543949862484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "424 " "Implemented 424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543949862484 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543949862484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543949862484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543949862531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 14:57:42 2018 " "Processing ended: Tue Dec 04 14:57:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543949862531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543949862531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543949862531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543949862531 ""}
