# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ParallelMul_TB_time_impl.v" \
"../../../../../../Module/1024BitsLargeMultiplication/Algorithm/Count256.v" \
"../../../../../1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Algorithm/ParallelMul.v" \
"../../../../../../Module/1024BitsLargeMultiplication/Algorithm/SerialMul256.v" \
"../../../../../../Sim/1024BitsLargeMultiplication/ParallelMul_TB.v" \

# Do not sort compile order
nosort
