Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 15:31:18 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_opt_timing.rpt
| Design       : fire4_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.588ns (19.493%)  route 2.428ns (80.507%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=552, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=7267, unplaced)      0.379     1.141    genblk1[4].mac_i/Q[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  genblk1[4].mac_i/mac_25_LUT2/O
                         net (fo=133, unplaced)       0.351     1.611    genblk1[31].mac_i/mul_out_reg_i_75__28_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.654 f  genblk1[31].mac_i/mac_23_LUT6_34/O
                         net (fo=2, unplaced)         0.388     2.042    genblk1[31].mac_i/mac_23_net_22
                         LUT6 (Prop_lut6_I2_O)        0.043     2.085 f  genblk1[31].mac_i/mac_23_LUT6_54/O
                         net (fo=1, unplaced)         0.244     2.329    genblk1[31].mac_i/mac_23_net_45
                         LUT5 (Prop_lut5_I3_O)        0.043     2.372 f  genblk1[31].mac_i/mac_23_LUT5_9/O
                         net (fo=2, unplaced)         0.388     2.760    genblk1[31].mac_i/mac_23_net_60
                         LUT6 (Prop_lut6_I3_O)        0.043     2.803 f  genblk1[31].mac_i/mac_23_LUT6_65/O
                         net (fo=1, unplaced)         0.244     3.047    genblk1[31].mac_i/mac_23_net_64
                         LUT5 (Prop_lut5_I3_O)        0.043     3.090 r  genblk1[31].mac_i/mac_23_LUT5_13/O
                         net (fo=1, unplaced)         0.434     3.524    genblk1[31].mac_i/kernels[31][11]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=552, unset)          0.483     5.483    genblk1[31].mac_i/clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  1.648    




