

================================================================
== Vivado HLS Report for 'axi_algorithm'
================================================================
* Date:           Thu Mar 23 13:40:40 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       sweepMinNoFilter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14345|  25620|  14346|  25621|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-------+-------+-------+-------+----------+
        |                                |                      |    Latency    |    Interval   | Pipeline |
        |            Instance            |        Module        |  min  |  max  |  min  |  max  |   Type   |
        +--------------------------------+----------------------+-------+-------+-------+-------+----------+
        |grp_sweep_algorithm_DECM_fu_76  |sweep_algorithm_DECM  |  14342|  25610|  14342|  25610|   none   |
        |grp_write_data_fu_89            |write_data            |      6|      6|      6|      6|   none   |
        |buf_Tj_in_0_V_read_data_fu_109  |read_data             |      0|      0|      1|      1| function |
        +--------------------------------+----------------------+-------+-------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|   2048|  160915|  63069|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    378|
|Register         |        -|      -|     307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|   2048|  161222|  63535|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|    930|     151|    119|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+--------+-------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF   |  LUT  |
    +--------------------------------+----------------------+---------+-------+--------+-------+
    |buf_Tj_in_0_V_read_data_fu_109  |read_data             |        0|      0|       1|     11|
    |grp_sweep_algorithm_DECM_fu_76  |sweep_algorithm_DECM  |       10|   2048|  160815|  62949|
    |grp_write_data_fu_89            |write_data            |        0|      0|      99|    109|
    +--------------------------------+----------------------+---------+-------+--------+-------+
    |Total                           |                      |       10|   2048|  160915|  63069|
    +--------------------------------+----------------------+---------+-------+--------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |input_AX_ALG_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_id_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_last_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_user_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_id_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_s_fu_132_p2                        |   icmp   |      0|  0|  16|          32|           1|
    |ap_block_state5                        |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  88|          89|          44|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |input_AX_ALG_TDATA_blk_n         |   9|          2|    1|          2|
    |input_AX_ALG_data_V_0_data_out   |   9|          2|   32|         64|
    |input_AX_ALG_data_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_dest_V_0_data_out   |   9|          2|    5|         10|
    |input_AX_ALG_dest_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_id_V_0_data_out     |   9|          2|    5|         10|
    |input_AX_ALG_id_V_0_state        |  15|          3|    2|          6|
    |input_AX_ALG_keep_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALG_keep_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_last_V_0_data_out   |   9|          2|    1|          2|
    |input_AX_ALG_last_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_strb_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALG_strb_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_user_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALG_user_V_0_state      |  15|          3|    2|          6|
    |output_AX_ALG_data_V_1_data_out  |   9|          2|   32|         64|
    |output_AX_ALG_data_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_dest_V_1_data_out  |   9|          2|    5|         10|
    |output_AX_ALG_dest_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_id_V_1_data_out    |   9|          2|    5|         10|
    |output_AX_ALG_id_V_1_state       |  15|          3|    2|          6|
    |output_AX_ALG_keep_V_1_data_out  |   9|          2|    4|          8|
    |output_AX_ALG_keep_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_last_V_1_data_out  |   9|          2|    1|          2|
    |output_AX_ALG_last_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_strb_V_1_data_out  |   9|          2|    4|          8|
    |output_AX_ALG_strb_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_user_V_1_data_out  |   9|          2|    4|          8|
    |output_AX_ALG_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 378|         78|  140|        312|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   5|   0|    5|          0|
    |ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_write_data_fu_89_ap_start            |   1|   0|    1|          0|
    |input_AX_ALG_data_V_0_payload_A                 |  32|   0|   32|          0|
    |input_AX_ALG_data_V_0_payload_B                 |  32|   0|   32|          0|
    |input_AX_ALG_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_data_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_dest_V_0_payload_A                 |   5|   0|    5|          0|
    |input_AX_ALG_dest_V_0_payload_B                 |   5|   0|    5|          0|
    |input_AX_ALG_dest_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_dest_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_dest_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_id_V_0_payload_A                   |   5|   0|    5|          0|
    |input_AX_ALG_id_V_0_payload_B                   |   5|   0|    5|          0|
    |input_AX_ALG_id_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_AX_ALG_id_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_AX_ALG_id_V_0_state                       |   2|   0|    2|          0|
    |input_AX_ALG_keep_V_0_payload_A                 |   4|   0|    4|          0|
    |input_AX_ALG_keep_V_0_payload_B                 |   4|   0|    4|          0|
    |input_AX_ALG_keep_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_keep_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_keep_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_last_V_0_payload_A                 |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_payload_B                 |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_strb_V_0_payload_A                 |   4|   0|    4|          0|
    |input_AX_ALG_strb_V_0_payload_B                 |   4|   0|    4|          0|
    |input_AX_ALG_strb_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_strb_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_strb_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_user_V_0_payload_A                 |   4|   0|    4|          0|
    |input_AX_ALG_user_V_0_payload_B                 |   4|   0|    4|          0|
    |input_AX_ALG_user_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_user_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_user_V_0_state                     |   2|   0|    2|          0|
    |output_AX_ALG_data_V_1_payload_A                |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_payload_B                |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_dest_V_1_payload_A                |   5|   0|    5|          0|
    |output_AX_ALG_dest_V_1_payload_B                |   5|   0|    5|          0|
    |output_AX_ALG_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_id_V_1_payload_A                  |   5|   0|    5|          0|
    |output_AX_ALG_id_V_1_payload_B                  |   5|   0|    5|          0|
    |output_AX_ALG_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_state                      |   2|   0|    2|          0|
    |output_AX_ALG_keep_V_1_payload_A                |   4|   0|    4|          0|
    |output_AX_ALG_keep_V_1_payload_B                |   4|   0|    4|          0|
    |output_AX_ALG_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_strb_V_1_payload_A                |   4|   0|    4|          0|
    |output_AX_ALG_strb_V_1_payload_B                |   4|   0|    4|          0|
    |output_AX_ALG_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_user_V_1_payload_A                |   4|   0|    4|          0|
    |output_AX_ALG_user_V_1_payload_B                |   4|   0|    4|          0|
    |output_AX_ALG_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_state                    |   2|   0|    2|          0|
    |p_Val2_1_reg_138                                |  24|   0|   24|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 307|   0|  307|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+----------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |     axi_algorithm    | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |     axi_algorithm    | return value |
|input_AX_ALG_TDATA    |  in |   32|     axis     |  input_AX_ALG_data_V |    pointer   |
|input_AX_ALG_TVALID   |  in |    1|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TREADY   | out |    1|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TDEST    |  in |    5|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TKEEP    |  in |    4|     axis     |  input_AX_ALG_keep_V |    pointer   |
|input_AX_ALG_TSTRB    |  in |    4|     axis     |  input_AX_ALG_strb_V |    pointer   |
|input_AX_ALG_TUSER    |  in |    4|     axis     |  input_AX_ALG_user_V |    pointer   |
|input_AX_ALG_TLAST    |  in |    1|     axis     |  input_AX_ALG_last_V |    pointer   |
|input_AX_ALG_TID      |  in |    5|     axis     |   input_AX_ALG_id_V  |    pointer   |
|output_AX_ALG_TDATA   | out |   32|     axis     | output_AX_ALG_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TDEST   | out |    5|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|     axis     | output_AX_ALG_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|     axis     | output_AX_ALG_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|     axis     | output_AX_ALG_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|     axis     | output_AX_ALG_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|     axis     |  output_AX_ALG_id_V  |    pointer   |
|full_fifo             |  in |   32|    ap_none   |       full_fifo      |    scalar    |
+----------------------+-----+-----+--------------+----------------------+--------------+

