<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register block"><meta name="keywords" content="rust, rustlang, rust-lang, RegisterBlock"><title>rp2040::dma::RegisterBlock - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc struct"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../rp2040/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Struct RegisterBlock</p><div class="sidebar-elems"><div class="block items"><a class="sidebar-title" href="#fields">Fields</a><div class="sidebar-links"><a href="#structfield.ch0_al1_ctrl">ch0_al1_ctrl</a><a href="#structfield.ch0_al1_read_addr">ch0_al1_read_addr</a><a href="#structfield.ch0_al1_trans_count_trig">ch0_al1_trans_count_trig</a><a href="#structfield.ch0_al1_write_addr">ch0_al1_write_addr</a><a href="#structfield.ch0_al2_ctrl">ch0_al2_ctrl</a><a href="#structfield.ch0_al2_read_addr">ch0_al2_read_addr</a><a href="#structfield.ch0_al2_trans_count">ch0_al2_trans_count</a><a href="#structfield.ch0_al2_write_addr_trig">ch0_al2_write_addr_trig</a><a href="#structfield.ch0_al3_ctrl">ch0_al3_ctrl</a><a href="#structfield.ch0_al3_read_addr_trig">ch0_al3_read_addr_trig</a><a href="#structfield.ch0_al3_trans_count">ch0_al3_trans_count</a><a href="#structfield.ch0_al3_write_addr">ch0_al3_write_addr</a><a href="#structfield.ch0_ctrl_trig">ch0_ctrl_trig</a><a href="#structfield.ch0_dbg_ctdreq">ch0_dbg_ctdreq</a><a href="#structfield.ch0_dbg_tcr">ch0_dbg_tcr</a><a href="#structfield.ch0_read_addr">ch0_read_addr</a><a href="#structfield.ch0_trans_count">ch0_trans_count</a><a href="#structfield.ch0_write_addr">ch0_write_addr</a><a href="#structfield.ch10_al1_ctrl">ch10_al1_ctrl</a><a href="#structfield.ch10_al1_read_addr">ch10_al1_read_addr</a><a href="#structfield.ch10_al1_trans_count_trig">ch10_al1_trans_count_trig</a><a href="#structfield.ch10_al1_write_addr">ch10_al1_write_addr</a><a href="#structfield.ch10_al2_ctrl">ch10_al2_ctrl</a><a href="#structfield.ch10_al2_read_addr">ch10_al2_read_addr</a><a href="#structfield.ch10_al2_trans_count">ch10_al2_trans_count</a><a href="#structfield.ch10_al2_write_addr_trig">ch10_al2_write_addr_trig</a><a href="#structfield.ch10_al3_ctrl">ch10_al3_ctrl</a><a href="#structfield.ch10_al3_read_addr_trig">ch10_al3_read_addr_trig</a><a href="#structfield.ch10_al3_trans_count">ch10_al3_trans_count</a><a href="#structfield.ch10_al3_write_addr">ch10_al3_write_addr</a><a href="#structfield.ch10_ctrl_trig">ch10_ctrl_trig</a><a href="#structfield.ch10_dbg_ctdreq">ch10_dbg_ctdreq</a><a href="#structfield.ch10_dbg_tcr">ch10_dbg_tcr</a><a href="#structfield.ch10_read_addr">ch10_read_addr</a><a href="#structfield.ch10_trans_count">ch10_trans_count</a><a href="#structfield.ch10_write_addr">ch10_write_addr</a><a href="#structfield.ch11_al1_ctrl">ch11_al1_ctrl</a><a href="#structfield.ch11_al1_read_addr">ch11_al1_read_addr</a><a href="#structfield.ch11_al1_trans_count_trig">ch11_al1_trans_count_trig</a><a href="#structfield.ch11_al1_write_addr">ch11_al1_write_addr</a><a href="#structfield.ch11_al2_ctrl">ch11_al2_ctrl</a><a href="#structfield.ch11_al2_read_addr">ch11_al2_read_addr</a><a href="#structfield.ch11_al2_trans_count">ch11_al2_trans_count</a><a href="#structfield.ch11_al2_write_addr_trig">ch11_al2_write_addr_trig</a><a href="#structfield.ch11_al3_ctrl">ch11_al3_ctrl</a><a href="#structfield.ch11_al3_read_addr_trig">ch11_al3_read_addr_trig</a><a href="#structfield.ch11_al3_trans_count">ch11_al3_trans_count</a><a href="#structfield.ch11_al3_write_addr">ch11_al3_write_addr</a><a href="#structfield.ch11_ctrl_trig">ch11_ctrl_trig</a><a href="#structfield.ch11_dbg_ctdreq">ch11_dbg_ctdreq</a><a href="#structfield.ch11_dbg_tcr">ch11_dbg_tcr</a><a href="#structfield.ch11_read_addr">ch11_read_addr</a><a href="#structfield.ch11_trans_count">ch11_trans_count</a><a href="#structfield.ch11_write_addr">ch11_write_addr</a><a href="#structfield.ch1_al1_ctrl">ch1_al1_ctrl</a><a href="#structfield.ch1_al1_read_addr">ch1_al1_read_addr</a><a href="#structfield.ch1_al1_trans_count_trig">ch1_al1_trans_count_trig</a><a href="#structfield.ch1_al1_write_addr">ch1_al1_write_addr</a><a href="#structfield.ch1_al2_ctrl">ch1_al2_ctrl</a><a href="#structfield.ch1_al2_read_addr">ch1_al2_read_addr</a><a href="#structfield.ch1_al2_trans_count">ch1_al2_trans_count</a><a href="#structfield.ch1_al2_write_addr_trig">ch1_al2_write_addr_trig</a><a href="#structfield.ch1_al3_ctrl">ch1_al3_ctrl</a><a href="#structfield.ch1_al3_read_addr_trig">ch1_al3_read_addr_trig</a><a href="#structfield.ch1_al3_trans_count">ch1_al3_trans_count</a><a href="#structfield.ch1_al3_write_addr">ch1_al3_write_addr</a><a href="#structfield.ch1_ctrl_trig">ch1_ctrl_trig</a><a href="#structfield.ch1_dbg_ctdreq">ch1_dbg_ctdreq</a><a href="#structfield.ch1_dbg_tcr">ch1_dbg_tcr</a><a href="#structfield.ch1_read_addr">ch1_read_addr</a><a href="#structfield.ch1_trans_count">ch1_trans_count</a><a href="#structfield.ch1_write_addr">ch1_write_addr</a><a href="#structfield.ch2_al1_ctrl">ch2_al1_ctrl</a><a href="#structfield.ch2_al1_read_addr">ch2_al1_read_addr</a><a href="#structfield.ch2_al1_trans_count_trig">ch2_al1_trans_count_trig</a><a href="#structfield.ch2_al1_write_addr">ch2_al1_write_addr</a><a href="#structfield.ch2_al2_ctrl">ch2_al2_ctrl</a><a href="#structfield.ch2_al2_read_addr">ch2_al2_read_addr</a><a href="#structfield.ch2_al2_trans_count">ch2_al2_trans_count</a><a href="#structfield.ch2_al2_write_addr_trig">ch2_al2_write_addr_trig</a><a href="#structfield.ch2_al3_ctrl">ch2_al3_ctrl</a><a href="#structfield.ch2_al3_read_addr_trig">ch2_al3_read_addr_trig</a><a href="#structfield.ch2_al3_trans_count">ch2_al3_trans_count</a><a href="#structfield.ch2_al3_write_addr">ch2_al3_write_addr</a><a href="#structfield.ch2_ctrl_trig">ch2_ctrl_trig</a><a href="#structfield.ch2_dbg_ctdreq">ch2_dbg_ctdreq</a><a href="#structfield.ch2_dbg_tcr">ch2_dbg_tcr</a><a href="#structfield.ch2_read_addr">ch2_read_addr</a><a href="#structfield.ch2_trans_count">ch2_trans_count</a><a href="#structfield.ch2_write_addr">ch2_write_addr</a><a href="#structfield.ch3_al1_ctrl">ch3_al1_ctrl</a><a href="#structfield.ch3_al1_read_addr">ch3_al1_read_addr</a><a href="#structfield.ch3_al1_trans_count_trig">ch3_al1_trans_count_trig</a><a href="#structfield.ch3_al1_write_addr">ch3_al1_write_addr</a><a href="#structfield.ch3_al2_ctrl">ch3_al2_ctrl</a><a href="#structfield.ch3_al2_read_addr">ch3_al2_read_addr</a><a href="#structfield.ch3_al2_trans_count">ch3_al2_trans_count</a><a href="#structfield.ch3_al2_write_addr_trig">ch3_al2_write_addr_trig</a><a href="#structfield.ch3_al3_ctrl">ch3_al3_ctrl</a><a href="#structfield.ch3_al3_read_addr_trig">ch3_al3_read_addr_trig</a><a href="#structfield.ch3_al3_trans_count">ch3_al3_trans_count</a><a href="#structfield.ch3_al3_write_addr">ch3_al3_write_addr</a><a href="#structfield.ch3_ctrl_trig">ch3_ctrl_trig</a><a href="#structfield.ch3_dbg_ctdreq">ch3_dbg_ctdreq</a><a href="#structfield.ch3_dbg_tcr">ch3_dbg_tcr</a><a href="#structfield.ch3_read_addr">ch3_read_addr</a><a href="#structfield.ch3_trans_count">ch3_trans_count</a><a href="#structfield.ch3_write_addr">ch3_write_addr</a><a href="#structfield.ch4_al1_ctrl">ch4_al1_ctrl</a><a href="#structfield.ch4_al1_read_addr">ch4_al1_read_addr</a><a href="#structfield.ch4_al1_trans_count_trig">ch4_al1_trans_count_trig</a><a href="#structfield.ch4_al1_write_addr">ch4_al1_write_addr</a><a href="#structfield.ch4_al2_ctrl">ch4_al2_ctrl</a><a href="#structfield.ch4_al2_read_addr">ch4_al2_read_addr</a><a href="#structfield.ch4_al2_trans_count">ch4_al2_trans_count</a><a href="#structfield.ch4_al2_write_addr_trig">ch4_al2_write_addr_trig</a><a href="#structfield.ch4_al3_ctrl">ch4_al3_ctrl</a><a href="#structfield.ch4_al3_read_addr_trig">ch4_al3_read_addr_trig</a><a href="#structfield.ch4_al3_trans_count">ch4_al3_trans_count</a><a href="#structfield.ch4_al3_write_addr">ch4_al3_write_addr</a><a href="#structfield.ch4_ctrl_trig">ch4_ctrl_trig</a><a href="#structfield.ch4_dbg_ctdreq">ch4_dbg_ctdreq</a><a href="#structfield.ch4_dbg_tcr">ch4_dbg_tcr</a><a href="#structfield.ch4_read_addr">ch4_read_addr</a><a href="#structfield.ch4_trans_count">ch4_trans_count</a><a href="#structfield.ch4_write_addr">ch4_write_addr</a><a href="#structfield.ch5_al1_ctrl">ch5_al1_ctrl</a><a href="#structfield.ch5_al1_read_addr">ch5_al1_read_addr</a><a href="#structfield.ch5_al1_trans_count_trig">ch5_al1_trans_count_trig</a><a href="#structfield.ch5_al1_write_addr">ch5_al1_write_addr</a><a href="#structfield.ch5_al2_ctrl">ch5_al2_ctrl</a><a href="#structfield.ch5_al2_read_addr">ch5_al2_read_addr</a><a href="#structfield.ch5_al2_trans_count">ch5_al2_trans_count</a><a href="#structfield.ch5_al2_write_addr_trig">ch5_al2_write_addr_trig</a><a href="#structfield.ch5_al3_ctrl">ch5_al3_ctrl</a><a href="#structfield.ch5_al3_read_addr_trig">ch5_al3_read_addr_trig</a><a href="#structfield.ch5_al3_trans_count">ch5_al3_trans_count</a><a href="#structfield.ch5_al3_write_addr">ch5_al3_write_addr</a><a href="#structfield.ch5_ctrl_trig">ch5_ctrl_trig</a><a href="#structfield.ch5_dbg_ctdreq">ch5_dbg_ctdreq</a><a href="#structfield.ch5_dbg_tcr">ch5_dbg_tcr</a><a href="#structfield.ch5_read_addr">ch5_read_addr</a><a href="#structfield.ch5_trans_count">ch5_trans_count</a><a href="#structfield.ch5_write_addr">ch5_write_addr</a><a href="#structfield.ch6_al1_ctrl">ch6_al1_ctrl</a><a href="#structfield.ch6_al1_read_addr">ch6_al1_read_addr</a><a href="#structfield.ch6_al1_trans_count_trig">ch6_al1_trans_count_trig</a><a href="#structfield.ch6_al1_write_addr">ch6_al1_write_addr</a><a href="#structfield.ch6_al2_ctrl">ch6_al2_ctrl</a><a href="#structfield.ch6_al2_read_addr">ch6_al2_read_addr</a><a href="#structfield.ch6_al2_trans_count">ch6_al2_trans_count</a><a href="#structfield.ch6_al2_write_addr_trig">ch6_al2_write_addr_trig</a><a href="#structfield.ch6_al3_ctrl">ch6_al3_ctrl</a><a href="#structfield.ch6_al3_read_addr_trig">ch6_al3_read_addr_trig</a><a href="#structfield.ch6_al3_trans_count">ch6_al3_trans_count</a><a href="#structfield.ch6_al3_write_addr">ch6_al3_write_addr</a><a href="#structfield.ch6_ctrl_trig">ch6_ctrl_trig</a><a href="#structfield.ch6_dbg_ctdreq">ch6_dbg_ctdreq</a><a href="#structfield.ch6_dbg_tcr">ch6_dbg_tcr</a><a href="#structfield.ch6_read_addr">ch6_read_addr</a><a href="#structfield.ch6_trans_count">ch6_trans_count</a><a href="#structfield.ch6_write_addr">ch6_write_addr</a><a href="#structfield.ch7_al1_ctrl">ch7_al1_ctrl</a><a href="#structfield.ch7_al1_read_addr">ch7_al1_read_addr</a><a href="#structfield.ch7_al1_trans_count_trig">ch7_al1_trans_count_trig</a><a href="#structfield.ch7_al1_write_addr">ch7_al1_write_addr</a><a href="#structfield.ch7_al2_ctrl">ch7_al2_ctrl</a><a href="#structfield.ch7_al2_read_addr">ch7_al2_read_addr</a><a href="#structfield.ch7_al2_trans_count">ch7_al2_trans_count</a><a href="#structfield.ch7_al2_write_addr_trig">ch7_al2_write_addr_trig</a><a href="#structfield.ch7_al3_ctrl">ch7_al3_ctrl</a><a href="#structfield.ch7_al3_read_addr_trig">ch7_al3_read_addr_trig</a><a href="#structfield.ch7_al3_trans_count">ch7_al3_trans_count</a><a href="#structfield.ch7_al3_write_addr">ch7_al3_write_addr</a><a href="#structfield.ch7_ctrl_trig">ch7_ctrl_trig</a><a href="#structfield.ch7_dbg_ctdreq">ch7_dbg_ctdreq</a><a href="#structfield.ch7_dbg_tcr">ch7_dbg_tcr</a><a href="#structfield.ch7_read_addr">ch7_read_addr</a><a href="#structfield.ch7_trans_count">ch7_trans_count</a><a href="#structfield.ch7_write_addr">ch7_write_addr</a><a href="#structfield.ch8_al1_ctrl">ch8_al1_ctrl</a><a href="#structfield.ch8_al1_read_addr">ch8_al1_read_addr</a><a href="#structfield.ch8_al1_trans_count_trig">ch8_al1_trans_count_trig</a><a href="#structfield.ch8_al1_write_addr">ch8_al1_write_addr</a><a href="#structfield.ch8_al2_ctrl">ch8_al2_ctrl</a><a href="#structfield.ch8_al2_read_addr">ch8_al2_read_addr</a><a href="#structfield.ch8_al2_trans_count">ch8_al2_trans_count</a><a href="#structfield.ch8_al2_write_addr_trig">ch8_al2_write_addr_trig</a><a href="#structfield.ch8_al3_ctrl">ch8_al3_ctrl</a><a href="#structfield.ch8_al3_read_addr_trig">ch8_al3_read_addr_trig</a><a href="#structfield.ch8_al3_trans_count">ch8_al3_trans_count</a><a href="#structfield.ch8_al3_write_addr">ch8_al3_write_addr</a><a href="#structfield.ch8_ctrl_trig">ch8_ctrl_trig</a><a href="#structfield.ch8_dbg_ctdreq">ch8_dbg_ctdreq</a><a href="#structfield.ch8_dbg_tcr">ch8_dbg_tcr</a><a href="#structfield.ch8_read_addr">ch8_read_addr</a><a href="#structfield.ch8_trans_count">ch8_trans_count</a><a href="#structfield.ch8_write_addr">ch8_write_addr</a><a href="#structfield.ch9_al1_ctrl">ch9_al1_ctrl</a><a href="#structfield.ch9_al1_read_addr">ch9_al1_read_addr</a><a href="#structfield.ch9_al1_trans_count_trig">ch9_al1_trans_count_trig</a><a href="#structfield.ch9_al1_write_addr">ch9_al1_write_addr</a><a href="#structfield.ch9_al2_ctrl">ch9_al2_ctrl</a><a href="#structfield.ch9_al2_read_addr">ch9_al2_read_addr</a><a href="#structfield.ch9_al2_trans_count">ch9_al2_trans_count</a><a href="#structfield.ch9_al2_write_addr_trig">ch9_al2_write_addr_trig</a><a href="#structfield.ch9_al3_ctrl">ch9_al3_ctrl</a><a href="#structfield.ch9_al3_read_addr_trig">ch9_al3_read_addr_trig</a><a href="#structfield.ch9_al3_trans_count">ch9_al3_trans_count</a><a href="#structfield.ch9_al3_write_addr">ch9_al3_write_addr</a><a href="#structfield.ch9_ctrl_trig">ch9_ctrl_trig</a><a href="#structfield.ch9_dbg_ctdreq">ch9_dbg_ctdreq</a><a href="#structfield.ch9_dbg_tcr">ch9_dbg_tcr</a><a href="#structfield.ch9_read_addr">ch9_read_addr</a><a href="#structfield.ch9_trans_count">ch9_trans_count</a><a href="#structfield.ch9_write_addr">ch9_write_addr</a><a href="#structfield.chan_abort">chan_abort</a><a href="#structfield.fifo_levels">fifo_levels</a><a href="#structfield.inte0">inte0</a><a href="#structfield.inte1">inte1</a><a href="#structfield.intf0">intf0</a><a href="#structfield.intf1">intf1</a><a href="#structfield.intr">intr</a><a href="#structfield.ints0">ints0</a><a href="#structfield.ints1">ints1</a><a href="#structfield.multi_chan_trigger">multi_chan_trigger</a><a href="#structfield.n_channels">n_channels</a><a href="#structfield.sniff_ctrl">sniff_ctrl</a><a href="#structfield.sniff_data">sniff_data</a><a href="#structfield.timer0">timer0</a><a href="#structfield.timer1">timer1</a></div><a class="sidebar-title" href="#synthetic-implementations">Auto Trait Implementations</a><div class="sidebar-links"><a href="#impl-Send">Send</a><a href="#impl-Sync">!Sync</a><a href="#impl-Unpin">Unpin</a></div><a class="sidebar-title" href="#blanket-implementations">Blanket Implementations</a><div class="sidebar-links"><a href="#impl-Any">Any</a><a href="#impl-Borrow%3CT%3E">Borrow&lt;T&gt;</a><a href="#impl-BorrowMut%3CT%3E">BorrowMut&lt;T&gt;</a><a href="#impl-From%3CT%3E">From&lt;T&gt;</a><a href="#impl-Into%3CU%3E">Into&lt;U&gt;</a><a href="#impl-TryFrom%3CU%3E">TryFrom&lt;U&gt;</a><a href="#impl-TryInto%3CU%3E">TryInto&lt;U&gt;</a></div></div><p class="location"><a href="../index.html">rp2040</a>::<wbr><a href="index.html">dma</a></p><div id="sidebar-vars" data-name="RegisterBlock" data-ty="struct" data-relpath=""></div><script defer src="sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Struct <a href="../index.html">rp2040</a>::<wbr><a href="index.html">dma</a>::<wbr><a class="struct" href="">RegisterBlock</a></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040/dma.rs.html#3-482" title="goto source code">[src]</a></span></h1><div class="docblock type-decl hidden-by-usual-hider"><pre class="rust struct"><span class="docblock attributes top-attr">#[repr(C)]</span>pub struct RegisterBlock {
    pub ch0_read_addr: <a class="type" href="../../rp2040/dma/type.CH0_READ_ADDR.html" title="type rp2040::dma::CH0_READ_ADDR">CH0_READ_ADDR</a>,
    pub ch0_write_addr: <a class="type" href="../../rp2040/dma/type.CH0_WRITE_ADDR.html" title="type rp2040::dma::CH0_WRITE_ADDR">CH0_WRITE_ADDR</a>,
    pub ch0_trans_count: <a class="type" href="../../rp2040/dma/type.CH0_TRANS_COUNT.html" title="type rp2040::dma::CH0_TRANS_COUNT">CH0_TRANS_COUNT</a>,
    pub ch0_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH0_CTRL_TRIG.html" title="type rp2040::dma::CH0_CTRL_TRIG">CH0_CTRL_TRIG</a>,
    pub ch0_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH0_AL1_CTRL.html" title="type rp2040::dma::CH0_AL1_CTRL">CH0_AL1_CTRL</a>,
    pub ch0_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL1_READ_ADDR.html" title="type rp2040::dma::CH0_AL1_READ_ADDR">CH0_AL1_READ_ADDR</a>,
    pub ch0_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH0_AL1_WRITE_ADDR">CH0_AL1_WRITE_ADDR</a>,
    pub ch0_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH0_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH0_AL1_TRANS_COUNT_TRIG">CH0_AL1_TRANS_COUNT_TRIG</a>,
    pub ch0_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH0_AL2_CTRL.html" title="type rp2040::dma::CH0_AL2_CTRL">CH0_AL2_CTRL</a>,
    pub ch0_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH0_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH0_AL2_TRANS_COUNT">CH0_AL2_TRANS_COUNT</a>,
    pub ch0_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL2_READ_ADDR.html" title="type rp2040::dma::CH0_AL2_READ_ADDR">CH0_AL2_READ_ADDR</a>,
    pub ch0_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH0_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH0_AL2_WRITE_ADDR_TRIG">CH0_AL2_WRITE_ADDR_TRIG</a>,
    pub ch0_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH0_AL3_CTRL.html" title="type rp2040::dma::CH0_AL3_CTRL">CH0_AL3_CTRL</a>,
    pub ch0_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH0_AL3_WRITE_ADDR">CH0_AL3_WRITE_ADDR</a>,
    pub ch0_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH0_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH0_AL3_TRANS_COUNT">CH0_AL3_TRANS_COUNT</a>,
    pub ch0_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH0_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH0_AL3_READ_ADDR_TRIG">CH0_AL3_READ_ADDR_TRIG</a>,
    pub ch1_read_addr: <a class="type" href="../../rp2040/dma/type.CH1_READ_ADDR.html" title="type rp2040::dma::CH1_READ_ADDR">CH1_READ_ADDR</a>,
    pub ch1_write_addr: <a class="type" href="../../rp2040/dma/type.CH1_WRITE_ADDR.html" title="type rp2040::dma::CH1_WRITE_ADDR">CH1_WRITE_ADDR</a>,
    pub ch1_trans_count: <a class="type" href="../../rp2040/dma/type.CH1_TRANS_COUNT.html" title="type rp2040::dma::CH1_TRANS_COUNT">CH1_TRANS_COUNT</a>,
    pub ch1_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH1_CTRL_TRIG.html" title="type rp2040::dma::CH1_CTRL_TRIG">CH1_CTRL_TRIG</a>,
    pub ch1_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH1_AL1_CTRL.html" title="type rp2040::dma::CH1_AL1_CTRL">CH1_AL1_CTRL</a>,
    pub ch1_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL1_READ_ADDR.html" title="type rp2040::dma::CH1_AL1_READ_ADDR">CH1_AL1_READ_ADDR</a>,
    pub ch1_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH1_AL1_WRITE_ADDR">CH1_AL1_WRITE_ADDR</a>,
    pub ch1_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH1_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH1_AL1_TRANS_COUNT_TRIG">CH1_AL1_TRANS_COUNT_TRIG</a>,
    pub ch1_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH1_AL2_CTRL.html" title="type rp2040::dma::CH1_AL2_CTRL">CH1_AL2_CTRL</a>,
    pub ch1_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH1_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH1_AL2_TRANS_COUNT">CH1_AL2_TRANS_COUNT</a>,
    pub ch1_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL2_READ_ADDR.html" title="type rp2040::dma::CH1_AL2_READ_ADDR">CH1_AL2_READ_ADDR</a>,
    pub ch1_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH1_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH1_AL2_WRITE_ADDR_TRIG">CH1_AL2_WRITE_ADDR_TRIG</a>,
    pub ch1_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH1_AL3_CTRL.html" title="type rp2040::dma::CH1_AL3_CTRL">CH1_AL3_CTRL</a>,
    pub ch1_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH1_AL3_WRITE_ADDR">CH1_AL3_WRITE_ADDR</a>,
    pub ch1_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH1_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH1_AL3_TRANS_COUNT">CH1_AL3_TRANS_COUNT</a>,
    pub ch1_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH1_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH1_AL3_READ_ADDR_TRIG">CH1_AL3_READ_ADDR_TRIG</a>,
    pub ch2_read_addr: <a class="type" href="../../rp2040/dma/type.CH2_READ_ADDR.html" title="type rp2040::dma::CH2_READ_ADDR">CH2_READ_ADDR</a>,
    pub ch2_write_addr: <a class="type" href="../../rp2040/dma/type.CH2_WRITE_ADDR.html" title="type rp2040::dma::CH2_WRITE_ADDR">CH2_WRITE_ADDR</a>,
    pub ch2_trans_count: <a class="type" href="../../rp2040/dma/type.CH2_TRANS_COUNT.html" title="type rp2040::dma::CH2_TRANS_COUNT">CH2_TRANS_COUNT</a>,
    pub ch2_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH2_CTRL_TRIG.html" title="type rp2040::dma::CH2_CTRL_TRIG">CH2_CTRL_TRIG</a>,
    pub ch2_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH2_AL1_CTRL.html" title="type rp2040::dma::CH2_AL1_CTRL">CH2_AL1_CTRL</a>,
    pub ch2_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL1_READ_ADDR.html" title="type rp2040::dma::CH2_AL1_READ_ADDR">CH2_AL1_READ_ADDR</a>,
    pub ch2_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH2_AL1_WRITE_ADDR">CH2_AL1_WRITE_ADDR</a>,
    pub ch2_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH2_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH2_AL1_TRANS_COUNT_TRIG">CH2_AL1_TRANS_COUNT_TRIG</a>,
    pub ch2_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH2_AL2_CTRL.html" title="type rp2040::dma::CH2_AL2_CTRL">CH2_AL2_CTRL</a>,
    pub ch2_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH2_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH2_AL2_TRANS_COUNT">CH2_AL2_TRANS_COUNT</a>,
    pub ch2_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL2_READ_ADDR.html" title="type rp2040::dma::CH2_AL2_READ_ADDR">CH2_AL2_READ_ADDR</a>,
    pub ch2_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH2_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH2_AL2_WRITE_ADDR_TRIG">CH2_AL2_WRITE_ADDR_TRIG</a>,
    pub ch2_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH2_AL3_CTRL.html" title="type rp2040::dma::CH2_AL3_CTRL">CH2_AL3_CTRL</a>,
    pub ch2_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH2_AL3_WRITE_ADDR">CH2_AL3_WRITE_ADDR</a>,
    pub ch2_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH2_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH2_AL3_TRANS_COUNT">CH2_AL3_TRANS_COUNT</a>,
    pub ch2_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH2_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH2_AL3_READ_ADDR_TRIG">CH2_AL3_READ_ADDR_TRIG</a>,
    pub ch3_read_addr: <a class="type" href="../../rp2040/dma/type.CH3_READ_ADDR.html" title="type rp2040::dma::CH3_READ_ADDR">CH3_READ_ADDR</a>,
    pub ch3_write_addr: <a class="type" href="../../rp2040/dma/type.CH3_WRITE_ADDR.html" title="type rp2040::dma::CH3_WRITE_ADDR">CH3_WRITE_ADDR</a>,
    pub ch3_trans_count: <a class="type" href="../../rp2040/dma/type.CH3_TRANS_COUNT.html" title="type rp2040::dma::CH3_TRANS_COUNT">CH3_TRANS_COUNT</a>,
    pub ch3_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH3_CTRL_TRIG.html" title="type rp2040::dma::CH3_CTRL_TRIG">CH3_CTRL_TRIG</a>,
    pub ch3_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH3_AL1_CTRL.html" title="type rp2040::dma::CH3_AL1_CTRL">CH3_AL1_CTRL</a>,
    pub ch3_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL1_READ_ADDR.html" title="type rp2040::dma::CH3_AL1_READ_ADDR">CH3_AL1_READ_ADDR</a>,
    pub ch3_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH3_AL1_WRITE_ADDR">CH3_AL1_WRITE_ADDR</a>,
    pub ch3_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH3_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH3_AL1_TRANS_COUNT_TRIG">CH3_AL1_TRANS_COUNT_TRIG</a>,
    pub ch3_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH3_AL2_CTRL.html" title="type rp2040::dma::CH3_AL2_CTRL">CH3_AL2_CTRL</a>,
    pub ch3_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH3_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH3_AL2_TRANS_COUNT">CH3_AL2_TRANS_COUNT</a>,
    pub ch3_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL2_READ_ADDR.html" title="type rp2040::dma::CH3_AL2_READ_ADDR">CH3_AL2_READ_ADDR</a>,
    pub ch3_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH3_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH3_AL2_WRITE_ADDR_TRIG">CH3_AL2_WRITE_ADDR_TRIG</a>,
    pub ch3_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH3_AL3_CTRL.html" title="type rp2040::dma::CH3_AL3_CTRL">CH3_AL3_CTRL</a>,
    pub ch3_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH3_AL3_WRITE_ADDR">CH3_AL3_WRITE_ADDR</a>,
    pub ch3_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH3_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH3_AL3_TRANS_COUNT">CH3_AL3_TRANS_COUNT</a>,
    pub ch3_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH3_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH3_AL3_READ_ADDR_TRIG">CH3_AL3_READ_ADDR_TRIG</a>,
    pub ch4_read_addr: <a class="type" href="../../rp2040/dma/type.CH4_READ_ADDR.html" title="type rp2040::dma::CH4_READ_ADDR">CH4_READ_ADDR</a>,
    pub ch4_write_addr: <a class="type" href="../../rp2040/dma/type.CH4_WRITE_ADDR.html" title="type rp2040::dma::CH4_WRITE_ADDR">CH4_WRITE_ADDR</a>,
    pub ch4_trans_count: <a class="type" href="../../rp2040/dma/type.CH4_TRANS_COUNT.html" title="type rp2040::dma::CH4_TRANS_COUNT">CH4_TRANS_COUNT</a>,
    pub ch4_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH4_CTRL_TRIG.html" title="type rp2040::dma::CH4_CTRL_TRIG">CH4_CTRL_TRIG</a>,
    pub ch4_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH4_AL1_CTRL.html" title="type rp2040::dma::CH4_AL1_CTRL">CH4_AL1_CTRL</a>,
    pub ch4_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL1_READ_ADDR.html" title="type rp2040::dma::CH4_AL1_READ_ADDR">CH4_AL1_READ_ADDR</a>,
    pub ch4_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH4_AL1_WRITE_ADDR">CH4_AL1_WRITE_ADDR</a>,
    pub ch4_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH4_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH4_AL1_TRANS_COUNT_TRIG">CH4_AL1_TRANS_COUNT_TRIG</a>,
    pub ch4_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH4_AL2_CTRL.html" title="type rp2040::dma::CH4_AL2_CTRL">CH4_AL2_CTRL</a>,
    pub ch4_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH4_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH4_AL2_TRANS_COUNT">CH4_AL2_TRANS_COUNT</a>,
    pub ch4_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL2_READ_ADDR.html" title="type rp2040::dma::CH4_AL2_READ_ADDR">CH4_AL2_READ_ADDR</a>,
    pub ch4_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH4_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH4_AL2_WRITE_ADDR_TRIG">CH4_AL2_WRITE_ADDR_TRIG</a>,
    pub ch4_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH4_AL3_CTRL.html" title="type rp2040::dma::CH4_AL3_CTRL">CH4_AL3_CTRL</a>,
    pub ch4_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH4_AL3_WRITE_ADDR">CH4_AL3_WRITE_ADDR</a>,
    pub ch4_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH4_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH4_AL3_TRANS_COUNT">CH4_AL3_TRANS_COUNT</a>,
    pub ch4_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH4_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH4_AL3_READ_ADDR_TRIG">CH4_AL3_READ_ADDR_TRIG</a>,
    pub ch5_read_addr: <a class="type" href="../../rp2040/dma/type.CH5_READ_ADDR.html" title="type rp2040::dma::CH5_READ_ADDR">CH5_READ_ADDR</a>,
    pub ch5_write_addr: <a class="type" href="../../rp2040/dma/type.CH5_WRITE_ADDR.html" title="type rp2040::dma::CH5_WRITE_ADDR">CH5_WRITE_ADDR</a>,
    pub ch5_trans_count: <a class="type" href="../../rp2040/dma/type.CH5_TRANS_COUNT.html" title="type rp2040::dma::CH5_TRANS_COUNT">CH5_TRANS_COUNT</a>,
    pub ch5_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH5_CTRL_TRIG.html" title="type rp2040::dma::CH5_CTRL_TRIG">CH5_CTRL_TRIG</a>,
    pub ch5_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH5_AL1_CTRL.html" title="type rp2040::dma::CH5_AL1_CTRL">CH5_AL1_CTRL</a>,
    pub ch5_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL1_READ_ADDR.html" title="type rp2040::dma::CH5_AL1_READ_ADDR">CH5_AL1_READ_ADDR</a>,
    pub ch5_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH5_AL1_WRITE_ADDR">CH5_AL1_WRITE_ADDR</a>,
    pub ch5_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH5_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH5_AL1_TRANS_COUNT_TRIG">CH5_AL1_TRANS_COUNT_TRIG</a>,
    pub ch5_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH5_AL2_CTRL.html" title="type rp2040::dma::CH5_AL2_CTRL">CH5_AL2_CTRL</a>,
    pub ch5_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH5_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH5_AL2_TRANS_COUNT">CH5_AL2_TRANS_COUNT</a>,
    pub ch5_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL2_READ_ADDR.html" title="type rp2040::dma::CH5_AL2_READ_ADDR">CH5_AL2_READ_ADDR</a>,
    pub ch5_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH5_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH5_AL2_WRITE_ADDR_TRIG">CH5_AL2_WRITE_ADDR_TRIG</a>,
    pub ch5_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH5_AL3_CTRL.html" title="type rp2040::dma::CH5_AL3_CTRL">CH5_AL3_CTRL</a>,
    pub ch5_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH5_AL3_WRITE_ADDR">CH5_AL3_WRITE_ADDR</a>,
    pub ch5_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH5_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH5_AL3_TRANS_COUNT">CH5_AL3_TRANS_COUNT</a>,
    pub ch5_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH5_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH5_AL3_READ_ADDR_TRIG">CH5_AL3_READ_ADDR_TRIG</a>,
    pub ch6_read_addr: <a class="type" href="../../rp2040/dma/type.CH6_READ_ADDR.html" title="type rp2040::dma::CH6_READ_ADDR">CH6_READ_ADDR</a>,
    pub ch6_write_addr: <a class="type" href="../../rp2040/dma/type.CH6_WRITE_ADDR.html" title="type rp2040::dma::CH6_WRITE_ADDR">CH6_WRITE_ADDR</a>,
    pub ch6_trans_count: <a class="type" href="../../rp2040/dma/type.CH6_TRANS_COUNT.html" title="type rp2040::dma::CH6_TRANS_COUNT">CH6_TRANS_COUNT</a>,
    pub ch6_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH6_CTRL_TRIG.html" title="type rp2040::dma::CH6_CTRL_TRIG">CH6_CTRL_TRIG</a>,
    pub ch6_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH6_AL1_CTRL.html" title="type rp2040::dma::CH6_AL1_CTRL">CH6_AL1_CTRL</a>,
    pub ch6_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL1_READ_ADDR.html" title="type rp2040::dma::CH6_AL1_READ_ADDR">CH6_AL1_READ_ADDR</a>,
    pub ch6_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH6_AL1_WRITE_ADDR">CH6_AL1_WRITE_ADDR</a>,
    pub ch6_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH6_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH6_AL1_TRANS_COUNT_TRIG">CH6_AL1_TRANS_COUNT_TRIG</a>,
    pub ch6_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH6_AL2_CTRL.html" title="type rp2040::dma::CH6_AL2_CTRL">CH6_AL2_CTRL</a>,
    pub ch6_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH6_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH6_AL2_TRANS_COUNT">CH6_AL2_TRANS_COUNT</a>,
    pub ch6_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL2_READ_ADDR.html" title="type rp2040::dma::CH6_AL2_READ_ADDR">CH6_AL2_READ_ADDR</a>,
    pub ch6_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH6_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH6_AL2_WRITE_ADDR_TRIG">CH6_AL2_WRITE_ADDR_TRIG</a>,
    pub ch6_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH6_AL3_CTRL.html" title="type rp2040::dma::CH6_AL3_CTRL">CH6_AL3_CTRL</a>,
    pub ch6_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH6_AL3_WRITE_ADDR">CH6_AL3_WRITE_ADDR</a>,
    pub ch6_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH6_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH6_AL3_TRANS_COUNT">CH6_AL3_TRANS_COUNT</a>,
    pub ch6_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH6_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH6_AL3_READ_ADDR_TRIG">CH6_AL3_READ_ADDR_TRIG</a>,
    pub ch7_read_addr: <a class="type" href="../../rp2040/dma/type.CH7_READ_ADDR.html" title="type rp2040::dma::CH7_READ_ADDR">CH7_READ_ADDR</a>,
    pub ch7_write_addr: <a class="type" href="../../rp2040/dma/type.CH7_WRITE_ADDR.html" title="type rp2040::dma::CH7_WRITE_ADDR">CH7_WRITE_ADDR</a>,
    pub ch7_trans_count: <a class="type" href="../../rp2040/dma/type.CH7_TRANS_COUNT.html" title="type rp2040::dma::CH7_TRANS_COUNT">CH7_TRANS_COUNT</a>,
    pub ch7_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH7_CTRL_TRIG.html" title="type rp2040::dma::CH7_CTRL_TRIG">CH7_CTRL_TRIG</a>,
    pub ch7_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH7_AL1_CTRL.html" title="type rp2040::dma::CH7_AL1_CTRL">CH7_AL1_CTRL</a>,
    pub ch7_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL1_READ_ADDR.html" title="type rp2040::dma::CH7_AL1_READ_ADDR">CH7_AL1_READ_ADDR</a>,
    pub ch7_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH7_AL1_WRITE_ADDR">CH7_AL1_WRITE_ADDR</a>,
    pub ch7_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH7_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH7_AL1_TRANS_COUNT_TRIG">CH7_AL1_TRANS_COUNT_TRIG</a>,
    pub ch7_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH7_AL2_CTRL.html" title="type rp2040::dma::CH7_AL2_CTRL">CH7_AL2_CTRL</a>,
    pub ch7_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH7_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH7_AL2_TRANS_COUNT">CH7_AL2_TRANS_COUNT</a>,
    pub ch7_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL2_READ_ADDR.html" title="type rp2040::dma::CH7_AL2_READ_ADDR">CH7_AL2_READ_ADDR</a>,
    pub ch7_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH7_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH7_AL2_WRITE_ADDR_TRIG">CH7_AL2_WRITE_ADDR_TRIG</a>,
    pub ch7_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH7_AL3_CTRL.html" title="type rp2040::dma::CH7_AL3_CTRL">CH7_AL3_CTRL</a>,
    pub ch7_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH7_AL3_WRITE_ADDR">CH7_AL3_WRITE_ADDR</a>,
    pub ch7_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH7_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH7_AL3_TRANS_COUNT">CH7_AL3_TRANS_COUNT</a>,
    pub ch7_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH7_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH7_AL3_READ_ADDR_TRIG">CH7_AL3_READ_ADDR_TRIG</a>,
    pub ch8_read_addr: <a class="type" href="../../rp2040/dma/type.CH8_READ_ADDR.html" title="type rp2040::dma::CH8_READ_ADDR">CH8_READ_ADDR</a>,
    pub ch8_write_addr: <a class="type" href="../../rp2040/dma/type.CH8_WRITE_ADDR.html" title="type rp2040::dma::CH8_WRITE_ADDR">CH8_WRITE_ADDR</a>,
    pub ch8_trans_count: <a class="type" href="../../rp2040/dma/type.CH8_TRANS_COUNT.html" title="type rp2040::dma::CH8_TRANS_COUNT">CH8_TRANS_COUNT</a>,
    pub ch8_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH8_CTRL_TRIG.html" title="type rp2040::dma::CH8_CTRL_TRIG">CH8_CTRL_TRIG</a>,
    pub ch8_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH8_AL1_CTRL.html" title="type rp2040::dma::CH8_AL1_CTRL">CH8_AL1_CTRL</a>,
    pub ch8_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL1_READ_ADDR.html" title="type rp2040::dma::CH8_AL1_READ_ADDR">CH8_AL1_READ_ADDR</a>,
    pub ch8_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH8_AL1_WRITE_ADDR">CH8_AL1_WRITE_ADDR</a>,
    pub ch8_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH8_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH8_AL1_TRANS_COUNT_TRIG">CH8_AL1_TRANS_COUNT_TRIG</a>,
    pub ch8_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH8_AL2_CTRL.html" title="type rp2040::dma::CH8_AL2_CTRL">CH8_AL2_CTRL</a>,
    pub ch8_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH8_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH8_AL2_TRANS_COUNT">CH8_AL2_TRANS_COUNT</a>,
    pub ch8_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL2_READ_ADDR.html" title="type rp2040::dma::CH8_AL2_READ_ADDR">CH8_AL2_READ_ADDR</a>,
    pub ch8_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH8_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH8_AL2_WRITE_ADDR_TRIG">CH8_AL2_WRITE_ADDR_TRIG</a>,
    pub ch8_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH8_AL3_CTRL.html" title="type rp2040::dma::CH8_AL3_CTRL">CH8_AL3_CTRL</a>,
    pub ch8_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH8_AL3_WRITE_ADDR">CH8_AL3_WRITE_ADDR</a>,
    pub ch8_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH8_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH8_AL3_TRANS_COUNT">CH8_AL3_TRANS_COUNT</a>,
    pub ch8_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH8_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH8_AL3_READ_ADDR_TRIG">CH8_AL3_READ_ADDR_TRIG</a>,
    pub ch9_read_addr: <a class="type" href="../../rp2040/dma/type.CH9_READ_ADDR.html" title="type rp2040::dma::CH9_READ_ADDR">CH9_READ_ADDR</a>,
    pub ch9_write_addr: <a class="type" href="../../rp2040/dma/type.CH9_WRITE_ADDR.html" title="type rp2040::dma::CH9_WRITE_ADDR">CH9_WRITE_ADDR</a>,
    pub ch9_trans_count: <a class="type" href="../../rp2040/dma/type.CH9_TRANS_COUNT.html" title="type rp2040::dma::CH9_TRANS_COUNT">CH9_TRANS_COUNT</a>,
    pub ch9_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH9_CTRL_TRIG.html" title="type rp2040::dma::CH9_CTRL_TRIG">CH9_CTRL_TRIG</a>,
    pub ch9_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH9_AL1_CTRL.html" title="type rp2040::dma::CH9_AL1_CTRL">CH9_AL1_CTRL</a>,
    pub ch9_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL1_READ_ADDR.html" title="type rp2040::dma::CH9_AL1_READ_ADDR">CH9_AL1_READ_ADDR</a>,
    pub ch9_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH9_AL1_WRITE_ADDR">CH9_AL1_WRITE_ADDR</a>,
    pub ch9_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH9_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH9_AL1_TRANS_COUNT_TRIG">CH9_AL1_TRANS_COUNT_TRIG</a>,
    pub ch9_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH9_AL2_CTRL.html" title="type rp2040::dma::CH9_AL2_CTRL">CH9_AL2_CTRL</a>,
    pub ch9_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH9_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH9_AL2_TRANS_COUNT">CH9_AL2_TRANS_COUNT</a>,
    pub ch9_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL2_READ_ADDR.html" title="type rp2040::dma::CH9_AL2_READ_ADDR">CH9_AL2_READ_ADDR</a>,
    pub ch9_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH9_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH9_AL2_WRITE_ADDR_TRIG">CH9_AL2_WRITE_ADDR_TRIG</a>,
    pub ch9_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH9_AL3_CTRL.html" title="type rp2040::dma::CH9_AL3_CTRL">CH9_AL3_CTRL</a>,
    pub ch9_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH9_AL3_WRITE_ADDR">CH9_AL3_WRITE_ADDR</a>,
    pub ch9_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH9_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH9_AL3_TRANS_COUNT">CH9_AL3_TRANS_COUNT</a>,
    pub ch9_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH9_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH9_AL3_READ_ADDR_TRIG">CH9_AL3_READ_ADDR_TRIG</a>,
    pub ch10_read_addr: <a class="type" href="../../rp2040/dma/type.CH10_READ_ADDR.html" title="type rp2040::dma::CH10_READ_ADDR">CH10_READ_ADDR</a>,
    pub ch10_write_addr: <a class="type" href="../../rp2040/dma/type.CH10_WRITE_ADDR.html" title="type rp2040::dma::CH10_WRITE_ADDR">CH10_WRITE_ADDR</a>,
    pub ch10_trans_count: <a class="type" href="../../rp2040/dma/type.CH10_TRANS_COUNT.html" title="type rp2040::dma::CH10_TRANS_COUNT">CH10_TRANS_COUNT</a>,
    pub ch10_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH10_CTRL_TRIG.html" title="type rp2040::dma::CH10_CTRL_TRIG">CH10_CTRL_TRIG</a>,
    pub ch10_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH10_AL1_CTRL.html" title="type rp2040::dma::CH10_AL1_CTRL">CH10_AL1_CTRL</a>,
    pub ch10_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL1_READ_ADDR.html" title="type rp2040::dma::CH10_AL1_READ_ADDR">CH10_AL1_READ_ADDR</a>,
    pub ch10_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH10_AL1_WRITE_ADDR">CH10_AL1_WRITE_ADDR</a>,
    pub ch10_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH10_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH10_AL1_TRANS_COUNT_TRIG">CH10_AL1_TRANS_COUNT_TRIG</a>,
    pub ch10_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH10_AL2_CTRL.html" title="type rp2040::dma::CH10_AL2_CTRL">CH10_AL2_CTRL</a>,
    pub ch10_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH10_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH10_AL2_TRANS_COUNT">CH10_AL2_TRANS_COUNT</a>,
    pub ch10_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL2_READ_ADDR.html" title="type rp2040::dma::CH10_AL2_READ_ADDR">CH10_AL2_READ_ADDR</a>,
    pub ch10_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH10_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH10_AL2_WRITE_ADDR_TRIG">CH10_AL2_WRITE_ADDR_TRIG</a>,
    pub ch10_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH10_AL3_CTRL.html" title="type rp2040::dma::CH10_AL3_CTRL">CH10_AL3_CTRL</a>,
    pub ch10_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH10_AL3_WRITE_ADDR">CH10_AL3_WRITE_ADDR</a>,
    pub ch10_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH10_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH10_AL3_TRANS_COUNT">CH10_AL3_TRANS_COUNT</a>,
    pub ch10_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH10_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH10_AL3_READ_ADDR_TRIG">CH10_AL3_READ_ADDR_TRIG</a>,
    pub ch11_read_addr: <a class="type" href="../../rp2040/dma/type.CH11_READ_ADDR.html" title="type rp2040::dma::CH11_READ_ADDR">CH11_READ_ADDR</a>,
    pub ch11_write_addr: <a class="type" href="../../rp2040/dma/type.CH11_WRITE_ADDR.html" title="type rp2040::dma::CH11_WRITE_ADDR">CH11_WRITE_ADDR</a>,
    pub ch11_trans_count: <a class="type" href="../../rp2040/dma/type.CH11_TRANS_COUNT.html" title="type rp2040::dma::CH11_TRANS_COUNT">CH11_TRANS_COUNT</a>,
    pub ch11_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH11_CTRL_TRIG.html" title="type rp2040::dma::CH11_CTRL_TRIG">CH11_CTRL_TRIG</a>,
    pub ch11_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH11_AL1_CTRL.html" title="type rp2040::dma::CH11_AL1_CTRL">CH11_AL1_CTRL</a>,
    pub ch11_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL1_READ_ADDR.html" title="type rp2040::dma::CH11_AL1_READ_ADDR">CH11_AL1_READ_ADDR</a>,
    pub ch11_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH11_AL1_WRITE_ADDR">CH11_AL1_WRITE_ADDR</a>,
    pub ch11_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH11_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH11_AL1_TRANS_COUNT_TRIG">CH11_AL1_TRANS_COUNT_TRIG</a>,
    pub ch11_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH11_AL2_CTRL.html" title="type rp2040::dma::CH11_AL2_CTRL">CH11_AL2_CTRL</a>,
    pub ch11_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH11_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH11_AL2_TRANS_COUNT">CH11_AL2_TRANS_COUNT</a>,
    pub ch11_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL2_READ_ADDR.html" title="type rp2040::dma::CH11_AL2_READ_ADDR">CH11_AL2_READ_ADDR</a>,
    pub ch11_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH11_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH11_AL2_WRITE_ADDR_TRIG">CH11_AL2_WRITE_ADDR_TRIG</a>,
    pub ch11_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH11_AL3_CTRL.html" title="type rp2040::dma::CH11_AL3_CTRL">CH11_AL3_CTRL</a>,
    pub ch11_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH11_AL3_WRITE_ADDR">CH11_AL3_WRITE_ADDR</a>,
    pub ch11_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH11_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH11_AL3_TRANS_COUNT">CH11_AL3_TRANS_COUNT</a>,
    pub ch11_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH11_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH11_AL3_READ_ADDR_TRIG">CH11_AL3_READ_ADDR_TRIG</a>,
    pub intr: <a class="type" href="../../rp2040/dma/type.INTR.html" title="type rp2040::dma::INTR">INTR</a>,
    pub inte0: <a class="type" href="../../rp2040/dma/type.INTE0.html" title="type rp2040::dma::INTE0">INTE0</a>,
    pub intf0: <a class="type" href="../../rp2040/dma/type.INTF0.html" title="type rp2040::dma::INTF0">INTF0</a>,
    pub ints0: <a class="type" href="../../rp2040/dma/type.INTS0.html" title="type rp2040::dma::INTS0">INTS0</a>,
    pub inte1: <a class="type" href="../../rp2040/dma/type.INTE1.html" title="type rp2040::dma::INTE1">INTE1</a>,
    pub intf1: <a class="type" href="../../rp2040/dma/type.INTF1.html" title="type rp2040::dma::INTF1">INTF1</a>,
    pub ints1: <a class="type" href="../../rp2040/dma/type.INTS1.html" title="type rp2040::dma::INTS1">INTS1</a>,
    pub timer0: <a class="type" href="../../rp2040/dma/type.TIMER0.html" title="type rp2040::dma::TIMER0">TIMER0</a>,
    pub timer1: <a class="type" href="../../rp2040/dma/type.TIMER1.html" title="type rp2040::dma::TIMER1">TIMER1</a>,
    pub multi_chan_trigger: <a class="type" href="../../rp2040/dma/type.MULTI_CHAN_TRIGGER.html" title="type rp2040::dma::MULTI_CHAN_TRIGGER">MULTI_CHAN_TRIGGER</a>,
    pub sniff_ctrl: <a class="type" href="../../rp2040/dma/type.SNIFF_CTRL.html" title="type rp2040::dma::SNIFF_CTRL">SNIFF_CTRL</a>,
    pub sniff_data: <a class="type" href="../../rp2040/dma/type.SNIFF_DATA.html" title="type rp2040::dma::SNIFF_DATA">SNIFF_DATA</a>,
    pub fifo_levels: <a class="type" href="../../rp2040/dma/type.FIFO_LEVELS.html" title="type rp2040::dma::FIFO_LEVELS">FIFO_LEVELS</a>,
    pub chan_abort: <a class="type" href="../../rp2040/dma/type.CHAN_ABORT.html" title="type rp2040::dma::CHAN_ABORT">CHAN_ABORT</a>,
    pub n_channels: <a class="type" href="../../rp2040/dma/type.N_CHANNELS.html" title="type rp2040::dma::N_CHANNELS">N_CHANNELS</a>,
    pub ch0_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH0_DBG_CTDREQ.html" title="type rp2040::dma::CH0_DBG_CTDREQ">CH0_DBG_CTDREQ</a>,
    pub ch0_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH0_DBG_TCR.html" title="type rp2040::dma::CH0_DBG_TCR">CH0_DBG_TCR</a>,
    pub ch1_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH1_DBG_CTDREQ.html" title="type rp2040::dma::CH1_DBG_CTDREQ">CH1_DBG_CTDREQ</a>,
    pub ch1_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH1_DBG_TCR.html" title="type rp2040::dma::CH1_DBG_TCR">CH1_DBG_TCR</a>,
    pub ch2_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH2_DBG_CTDREQ.html" title="type rp2040::dma::CH2_DBG_CTDREQ">CH2_DBG_CTDREQ</a>,
    pub ch2_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH2_DBG_TCR.html" title="type rp2040::dma::CH2_DBG_TCR">CH2_DBG_TCR</a>,
    pub ch3_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH3_DBG_CTDREQ.html" title="type rp2040::dma::CH3_DBG_CTDREQ">CH3_DBG_CTDREQ</a>,
    pub ch3_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH3_DBG_TCR.html" title="type rp2040::dma::CH3_DBG_TCR">CH3_DBG_TCR</a>,
    pub ch4_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH4_DBG_CTDREQ.html" title="type rp2040::dma::CH4_DBG_CTDREQ">CH4_DBG_CTDREQ</a>,
    pub ch4_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH4_DBG_TCR.html" title="type rp2040::dma::CH4_DBG_TCR">CH4_DBG_TCR</a>,
    pub ch5_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH5_DBG_CTDREQ.html" title="type rp2040::dma::CH5_DBG_CTDREQ">CH5_DBG_CTDREQ</a>,
    pub ch5_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH5_DBG_TCR.html" title="type rp2040::dma::CH5_DBG_TCR">CH5_DBG_TCR</a>,
    pub ch6_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH6_DBG_CTDREQ.html" title="type rp2040::dma::CH6_DBG_CTDREQ">CH6_DBG_CTDREQ</a>,
    pub ch6_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH6_DBG_TCR.html" title="type rp2040::dma::CH6_DBG_TCR">CH6_DBG_TCR</a>,
    pub ch7_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH7_DBG_CTDREQ.html" title="type rp2040::dma::CH7_DBG_CTDREQ">CH7_DBG_CTDREQ</a>,
    pub ch7_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH7_DBG_TCR.html" title="type rp2040::dma::CH7_DBG_TCR">CH7_DBG_TCR</a>,
    pub ch8_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH8_DBG_CTDREQ.html" title="type rp2040::dma::CH8_DBG_CTDREQ">CH8_DBG_CTDREQ</a>,
    pub ch8_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH8_DBG_TCR.html" title="type rp2040::dma::CH8_DBG_TCR">CH8_DBG_TCR</a>,
    pub ch9_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH9_DBG_CTDREQ.html" title="type rp2040::dma::CH9_DBG_CTDREQ">CH9_DBG_CTDREQ</a>,
    pub ch9_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH9_DBG_TCR.html" title="type rp2040::dma::CH9_DBG_TCR">CH9_DBG_TCR</a>,
    pub ch10_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH10_DBG_CTDREQ.html" title="type rp2040::dma::CH10_DBG_CTDREQ">CH10_DBG_CTDREQ</a>,
    pub ch10_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH10_DBG_TCR.html" title="type rp2040::dma::CH10_DBG_TCR">CH10_DBG_TCR</a>,
    pub ch11_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH11_DBG_CTDREQ.html" title="type rp2040::dma::CH11_DBG_CTDREQ">CH11_DBG_CTDREQ</a>,
    pub ch11_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH11_DBG_TCR.html" title="type rp2040::dma::CH11_DBG_TCR">CH11_DBG_TCR</a>,
    // some fields omitted
}</pre></div><div class="docblock"><p>Register block</p>
</div><h2 id="fields" class="fields small-section-header">
                       Fields<a href="#fields" class="anchor"></a></h2><span id="structfield.ch0_read_addr" class="structfield small-section-header"><a href="#structfield.ch0_read_addr" class="anchor field"></a><code>ch0_read_addr: <a class="type" href="../../rp2040/dma/type.CH0_READ_ADDR.html" title="type rp2040::dma::CH0_READ_ADDR">CH0_READ_ADDR</a></code></span><div class="docblock"><p>0x00 - DMA Channel 0 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch0_write_addr" class="structfield small-section-header"><a href="#structfield.ch0_write_addr" class="anchor field"></a><code>ch0_write_addr: <a class="type" href="../../rp2040/dma/type.CH0_WRITE_ADDR.html" title="type rp2040::dma::CH0_WRITE_ADDR">CH0_WRITE_ADDR</a></code></span><div class="docblock"><p>0x04 - DMA Channel 0 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch0_trans_count" class="structfield small-section-header"><a href="#structfield.ch0_trans_count" class="anchor field"></a><code>ch0_trans_count: <a class="type" href="../../rp2040/dma/type.CH0_TRANS_COUNT.html" title="type rp2040::dma::CH0_TRANS_COUNT">CH0_TRANS_COUNT</a></code></span><div class="docblock"><p>0x08 - DMA Channel 0 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch0_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch0_ctrl_trig" class="anchor field"></a><code>ch0_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH0_CTRL_TRIG.html" title="type rp2040::dma::CH0_CTRL_TRIG">CH0_CTRL_TRIG</a></code></span><div class="docblock"><p>0x0c - DMA Channel 0 Control and Status</p>
</div><span id="structfield.ch0_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch0_al1_ctrl" class="anchor field"></a><code>ch0_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH0_AL1_CTRL.html" title="type rp2040::dma::CH0_AL1_CTRL">CH0_AL1_CTRL</a></code></span><div class="docblock"><p>0x10 - Alias for channel 0 CTRL register</p>
</div><span id="structfield.ch0_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch0_al1_read_addr" class="anchor field"></a><code>ch0_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL1_READ_ADDR.html" title="type rp2040::dma::CH0_AL1_READ_ADDR">CH0_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x14 - Alias for channel 0 READ_ADDR register</p>
</div><span id="structfield.ch0_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch0_al1_write_addr" class="anchor field"></a><code>ch0_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH0_AL1_WRITE_ADDR">CH0_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x18 - Alias for channel 0 WRITE_ADDR register</p>
</div><span id="structfield.ch0_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch0_al1_trans_count_trig" class="anchor field"></a><code>ch0_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH0_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH0_AL1_TRANS_COUNT_TRIG">CH0_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x1c - Alias for channel 0 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch0_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch0_al2_ctrl" class="anchor field"></a><code>ch0_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH0_AL2_CTRL.html" title="type rp2040::dma::CH0_AL2_CTRL">CH0_AL2_CTRL</a></code></span><div class="docblock"><p>0x20 - Alias for channel 0 CTRL register</p>
</div><span id="structfield.ch0_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch0_al2_trans_count" class="anchor field"></a><code>ch0_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH0_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH0_AL2_TRANS_COUNT">CH0_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x24 - Alias for channel 0 TRANS_COUNT register</p>
</div><span id="structfield.ch0_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch0_al2_read_addr" class="anchor field"></a><code>ch0_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL2_READ_ADDR.html" title="type rp2040::dma::CH0_AL2_READ_ADDR">CH0_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x28 - Alias for channel 0 READ_ADDR register</p>
</div><span id="structfield.ch0_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch0_al2_write_addr_trig" class="anchor field"></a><code>ch0_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH0_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH0_AL2_WRITE_ADDR_TRIG">CH0_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x2c - Alias for channel 0 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch0_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch0_al3_ctrl" class="anchor field"></a><code>ch0_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH0_AL3_CTRL.html" title="type rp2040::dma::CH0_AL3_CTRL">CH0_AL3_CTRL</a></code></span><div class="docblock"><p>0x30 - Alias for channel 0 CTRL register</p>
</div><span id="structfield.ch0_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch0_al3_write_addr" class="anchor field"></a><code>ch0_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH0_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH0_AL3_WRITE_ADDR">CH0_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x34 - Alias for channel 0 WRITE_ADDR register</p>
</div><span id="structfield.ch0_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch0_al3_trans_count" class="anchor field"></a><code>ch0_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH0_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH0_AL3_TRANS_COUNT">CH0_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x38 - Alias for channel 0 TRANS_COUNT register</p>
</div><span id="structfield.ch0_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch0_al3_read_addr_trig" class="anchor field"></a><code>ch0_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH0_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH0_AL3_READ_ADDR_TRIG">CH0_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x3c - Alias for channel 0 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch1_read_addr" class="structfield small-section-header"><a href="#structfield.ch1_read_addr" class="anchor field"></a><code>ch1_read_addr: <a class="type" href="../../rp2040/dma/type.CH1_READ_ADDR.html" title="type rp2040::dma::CH1_READ_ADDR">CH1_READ_ADDR</a></code></span><div class="docblock"><p>0x40 - DMA Channel 1 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch1_write_addr" class="structfield small-section-header"><a href="#structfield.ch1_write_addr" class="anchor field"></a><code>ch1_write_addr: <a class="type" href="../../rp2040/dma/type.CH1_WRITE_ADDR.html" title="type rp2040::dma::CH1_WRITE_ADDR">CH1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x44 - DMA Channel 1 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch1_trans_count" class="structfield small-section-header"><a href="#structfield.ch1_trans_count" class="anchor field"></a><code>ch1_trans_count: <a class="type" href="../../rp2040/dma/type.CH1_TRANS_COUNT.html" title="type rp2040::dma::CH1_TRANS_COUNT">CH1_TRANS_COUNT</a></code></span><div class="docblock"><p>0x48 - DMA Channel 1 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch1_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch1_ctrl_trig" class="anchor field"></a><code>ch1_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH1_CTRL_TRIG.html" title="type rp2040::dma::CH1_CTRL_TRIG">CH1_CTRL_TRIG</a></code></span><div class="docblock"><p>0x4c - DMA Channel 1 Control and Status</p>
</div><span id="structfield.ch1_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch1_al1_ctrl" class="anchor field"></a><code>ch1_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH1_AL1_CTRL.html" title="type rp2040::dma::CH1_AL1_CTRL">CH1_AL1_CTRL</a></code></span><div class="docblock"><p>0x50 - Alias for channel 1 CTRL register</p>
</div><span id="structfield.ch1_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch1_al1_read_addr" class="anchor field"></a><code>ch1_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL1_READ_ADDR.html" title="type rp2040::dma::CH1_AL1_READ_ADDR">CH1_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x54 - Alias for channel 1 READ_ADDR register</p>
</div><span id="structfield.ch1_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch1_al1_write_addr" class="anchor field"></a><code>ch1_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH1_AL1_WRITE_ADDR">CH1_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x58 - Alias for channel 1 WRITE_ADDR register</p>
</div><span id="structfield.ch1_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch1_al1_trans_count_trig" class="anchor field"></a><code>ch1_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH1_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH1_AL1_TRANS_COUNT_TRIG">CH1_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x5c - Alias for channel 1 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch1_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch1_al2_ctrl" class="anchor field"></a><code>ch1_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH1_AL2_CTRL.html" title="type rp2040::dma::CH1_AL2_CTRL">CH1_AL2_CTRL</a></code></span><div class="docblock"><p>0x60 - Alias for channel 1 CTRL register</p>
</div><span id="structfield.ch1_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch1_al2_trans_count" class="anchor field"></a><code>ch1_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH1_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH1_AL2_TRANS_COUNT">CH1_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x64 - Alias for channel 1 TRANS_COUNT register</p>
</div><span id="structfield.ch1_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch1_al2_read_addr" class="anchor field"></a><code>ch1_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL2_READ_ADDR.html" title="type rp2040::dma::CH1_AL2_READ_ADDR">CH1_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x68 - Alias for channel 1 READ_ADDR register</p>
</div><span id="structfield.ch1_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch1_al2_write_addr_trig" class="anchor field"></a><code>ch1_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH1_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH1_AL2_WRITE_ADDR_TRIG">CH1_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x6c - Alias for channel 1 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch1_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch1_al3_ctrl" class="anchor field"></a><code>ch1_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH1_AL3_CTRL.html" title="type rp2040::dma::CH1_AL3_CTRL">CH1_AL3_CTRL</a></code></span><div class="docblock"><p>0x70 - Alias for channel 1 CTRL register</p>
</div><span id="structfield.ch1_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch1_al3_write_addr" class="anchor field"></a><code>ch1_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH1_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH1_AL3_WRITE_ADDR">CH1_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x74 - Alias for channel 1 WRITE_ADDR register</p>
</div><span id="structfield.ch1_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch1_al3_trans_count" class="anchor field"></a><code>ch1_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH1_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH1_AL3_TRANS_COUNT">CH1_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x78 - Alias for channel 1 TRANS_COUNT register</p>
</div><span id="structfield.ch1_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch1_al3_read_addr_trig" class="anchor field"></a><code>ch1_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH1_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH1_AL3_READ_ADDR_TRIG">CH1_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x7c - Alias for channel 1 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch2_read_addr" class="structfield small-section-header"><a href="#structfield.ch2_read_addr" class="anchor field"></a><code>ch2_read_addr: <a class="type" href="../../rp2040/dma/type.CH2_READ_ADDR.html" title="type rp2040::dma::CH2_READ_ADDR">CH2_READ_ADDR</a></code></span><div class="docblock"><p>0x80 - DMA Channel 2 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch2_write_addr" class="structfield small-section-header"><a href="#structfield.ch2_write_addr" class="anchor field"></a><code>ch2_write_addr: <a class="type" href="../../rp2040/dma/type.CH2_WRITE_ADDR.html" title="type rp2040::dma::CH2_WRITE_ADDR">CH2_WRITE_ADDR</a></code></span><div class="docblock"><p>0x84 - DMA Channel 2 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch2_trans_count" class="structfield small-section-header"><a href="#structfield.ch2_trans_count" class="anchor field"></a><code>ch2_trans_count: <a class="type" href="../../rp2040/dma/type.CH2_TRANS_COUNT.html" title="type rp2040::dma::CH2_TRANS_COUNT">CH2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x88 - DMA Channel 2 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch2_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch2_ctrl_trig" class="anchor field"></a><code>ch2_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH2_CTRL_TRIG.html" title="type rp2040::dma::CH2_CTRL_TRIG">CH2_CTRL_TRIG</a></code></span><div class="docblock"><p>0x8c - DMA Channel 2 Control and Status</p>
</div><span id="structfield.ch2_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch2_al1_ctrl" class="anchor field"></a><code>ch2_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH2_AL1_CTRL.html" title="type rp2040::dma::CH2_AL1_CTRL">CH2_AL1_CTRL</a></code></span><div class="docblock"><p>0x90 - Alias for channel 2 CTRL register</p>
</div><span id="structfield.ch2_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch2_al1_read_addr" class="anchor field"></a><code>ch2_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL1_READ_ADDR.html" title="type rp2040::dma::CH2_AL1_READ_ADDR">CH2_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x94 - Alias for channel 2 READ_ADDR register</p>
</div><span id="structfield.ch2_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch2_al1_write_addr" class="anchor field"></a><code>ch2_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH2_AL1_WRITE_ADDR">CH2_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x98 - Alias for channel 2 WRITE_ADDR register</p>
</div><span id="structfield.ch2_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch2_al1_trans_count_trig" class="anchor field"></a><code>ch2_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH2_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH2_AL1_TRANS_COUNT_TRIG">CH2_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x9c - Alias for channel 2 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch2_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch2_al2_ctrl" class="anchor field"></a><code>ch2_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH2_AL2_CTRL.html" title="type rp2040::dma::CH2_AL2_CTRL">CH2_AL2_CTRL</a></code></span><div class="docblock"><p>0xa0 - Alias for channel 2 CTRL register</p>
</div><span id="structfield.ch2_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch2_al2_trans_count" class="anchor field"></a><code>ch2_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH2_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH2_AL2_TRANS_COUNT">CH2_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0xa4 - Alias for channel 2 TRANS_COUNT register</p>
</div><span id="structfield.ch2_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch2_al2_read_addr" class="anchor field"></a><code>ch2_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL2_READ_ADDR.html" title="type rp2040::dma::CH2_AL2_READ_ADDR">CH2_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0xa8 - Alias for channel 2 READ_ADDR register</p>
</div><span id="structfield.ch2_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch2_al2_write_addr_trig" class="anchor field"></a><code>ch2_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH2_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH2_AL2_WRITE_ADDR_TRIG">CH2_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0xac - Alias for channel 2 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch2_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch2_al3_ctrl" class="anchor field"></a><code>ch2_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH2_AL3_CTRL.html" title="type rp2040::dma::CH2_AL3_CTRL">CH2_AL3_CTRL</a></code></span><div class="docblock"><p>0xb0 - Alias for channel 2 CTRL register</p>
</div><span id="structfield.ch2_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch2_al3_write_addr" class="anchor field"></a><code>ch2_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH2_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH2_AL3_WRITE_ADDR">CH2_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0xb4 - Alias for channel 2 WRITE_ADDR register</p>
</div><span id="structfield.ch2_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch2_al3_trans_count" class="anchor field"></a><code>ch2_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH2_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH2_AL3_TRANS_COUNT">CH2_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0xb8 - Alias for channel 2 TRANS_COUNT register</p>
</div><span id="structfield.ch2_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch2_al3_read_addr_trig" class="anchor field"></a><code>ch2_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH2_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH2_AL3_READ_ADDR_TRIG">CH2_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0xbc - Alias for channel 2 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch3_read_addr" class="structfield small-section-header"><a href="#structfield.ch3_read_addr" class="anchor field"></a><code>ch3_read_addr: <a class="type" href="../../rp2040/dma/type.CH3_READ_ADDR.html" title="type rp2040::dma::CH3_READ_ADDR">CH3_READ_ADDR</a></code></span><div class="docblock"><p>0xc0 - DMA Channel 3 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch3_write_addr" class="structfield small-section-header"><a href="#structfield.ch3_write_addr" class="anchor field"></a><code>ch3_write_addr: <a class="type" href="../../rp2040/dma/type.CH3_WRITE_ADDR.html" title="type rp2040::dma::CH3_WRITE_ADDR">CH3_WRITE_ADDR</a></code></span><div class="docblock"><p>0xc4 - DMA Channel 3 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch3_trans_count" class="structfield small-section-header"><a href="#structfield.ch3_trans_count" class="anchor field"></a><code>ch3_trans_count: <a class="type" href="../../rp2040/dma/type.CH3_TRANS_COUNT.html" title="type rp2040::dma::CH3_TRANS_COUNT">CH3_TRANS_COUNT</a></code></span><div class="docblock"><p>0xc8 - DMA Channel 3 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch3_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch3_ctrl_trig" class="anchor field"></a><code>ch3_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH3_CTRL_TRIG.html" title="type rp2040::dma::CH3_CTRL_TRIG">CH3_CTRL_TRIG</a></code></span><div class="docblock"><p>0xcc - DMA Channel 3 Control and Status</p>
</div><span id="structfield.ch3_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch3_al1_ctrl" class="anchor field"></a><code>ch3_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH3_AL1_CTRL.html" title="type rp2040::dma::CH3_AL1_CTRL">CH3_AL1_CTRL</a></code></span><div class="docblock"><p>0xd0 - Alias for channel 3 CTRL register</p>
</div><span id="structfield.ch3_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch3_al1_read_addr" class="anchor field"></a><code>ch3_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL1_READ_ADDR.html" title="type rp2040::dma::CH3_AL1_READ_ADDR">CH3_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0xd4 - Alias for channel 3 READ_ADDR register</p>
</div><span id="structfield.ch3_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch3_al1_write_addr" class="anchor field"></a><code>ch3_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH3_AL1_WRITE_ADDR">CH3_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0xd8 - Alias for channel 3 WRITE_ADDR register</p>
</div><span id="structfield.ch3_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch3_al1_trans_count_trig" class="anchor field"></a><code>ch3_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH3_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH3_AL1_TRANS_COUNT_TRIG">CH3_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0xdc - Alias for channel 3 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch3_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch3_al2_ctrl" class="anchor field"></a><code>ch3_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH3_AL2_CTRL.html" title="type rp2040::dma::CH3_AL2_CTRL">CH3_AL2_CTRL</a></code></span><div class="docblock"><p>0xe0 - Alias for channel 3 CTRL register</p>
</div><span id="structfield.ch3_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch3_al2_trans_count" class="anchor field"></a><code>ch3_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH3_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH3_AL2_TRANS_COUNT">CH3_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0xe4 - Alias for channel 3 TRANS_COUNT register</p>
</div><span id="structfield.ch3_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch3_al2_read_addr" class="anchor field"></a><code>ch3_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL2_READ_ADDR.html" title="type rp2040::dma::CH3_AL2_READ_ADDR">CH3_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0xe8 - Alias for channel 3 READ_ADDR register</p>
</div><span id="structfield.ch3_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch3_al2_write_addr_trig" class="anchor field"></a><code>ch3_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH3_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH3_AL2_WRITE_ADDR_TRIG">CH3_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0xec - Alias for channel 3 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch3_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch3_al3_ctrl" class="anchor field"></a><code>ch3_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH3_AL3_CTRL.html" title="type rp2040::dma::CH3_AL3_CTRL">CH3_AL3_CTRL</a></code></span><div class="docblock"><p>0xf0 - Alias for channel 3 CTRL register</p>
</div><span id="structfield.ch3_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch3_al3_write_addr" class="anchor field"></a><code>ch3_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH3_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH3_AL3_WRITE_ADDR">CH3_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0xf4 - Alias for channel 3 WRITE_ADDR register</p>
</div><span id="structfield.ch3_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch3_al3_trans_count" class="anchor field"></a><code>ch3_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH3_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH3_AL3_TRANS_COUNT">CH3_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0xf8 - Alias for channel 3 TRANS_COUNT register</p>
</div><span id="structfield.ch3_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch3_al3_read_addr_trig" class="anchor field"></a><code>ch3_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH3_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH3_AL3_READ_ADDR_TRIG">CH3_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0xfc - Alias for channel 3 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch4_read_addr" class="structfield small-section-header"><a href="#structfield.ch4_read_addr" class="anchor field"></a><code>ch4_read_addr: <a class="type" href="../../rp2040/dma/type.CH4_READ_ADDR.html" title="type rp2040::dma::CH4_READ_ADDR">CH4_READ_ADDR</a></code></span><div class="docblock"><p>0x100 - DMA Channel 4 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch4_write_addr" class="structfield small-section-header"><a href="#structfield.ch4_write_addr" class="anchor field"></a><code>ch4_write_addr: <a class="type" href="../../rp2040/dma/type.CH4_WRITE_ADDR.html" title="type rp2040::dma::CH4_WRITE_ADDR">CH4_WRITE_ADDR</a></code></span><div class="docblock"><p>0x104 - DMA Channel 4 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch4_trans_count" class="structfield small-section-header"><a href="#structfield.ch4_trans_count" class="anchor field"></a><code>ch4_trans_count: <a class="type" href="../../rp2040/dma/type.CH4_TRANS_COUNT.html" title="type rp2040::dma::CH4_TRANS_COUNT">CH4_TRANS_COUNT</a></code></span><div class="docblock"><p>0x108 - DMA Channel 4 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch4_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch4_ctrl_trig" class="anchor field"></a><code>ch4_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH4_CTRL_TRIG.html" title="type rp2040::dma::CH4_CTRL_TRIG">CH4_CTRL_TRIG</a></code></span><div class="docblock"><p>0x10c - DMA Channel 4 Control and Status</p>
</div><span id="structfield.ch4_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch4_al1_ctrl" class="anchor field"></a><code>ch4_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH4_AL1_CTRL.html" title="type rp2040::dma::CH4_AL1_CTRL">CH4_AL1_CTRL</a></code></span><div class="docblock"><p>0x110 - Alias for channel 4 CTRL register</p>
</div><span id="structfield.ch4_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch4_al1_read_addr" class="anchor field"></a><code>ch4_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL1_READ_ADDR.html" title="type rp2040::dma::CH4_AL1_READ_ADDR">CH4_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x114 - Alias for channel 4 READ_ADDR register</p>
</div><span id="structfield.ch4_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch4_al1_write_addr" class="anchor field"></a><code>ch4_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH4_AL1_WRITE_ADDR">CH4_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x118 - Alias for channel 4 WRITE_ADDR register</p>
</div><span id="structfield.ch4_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch4_al1_trans_count_trig" class="anchor field"></a><code>ch4_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH4_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH4_AL1_TRANS_COUNT_TRIG">CH4_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x11c - Alias for channel 4 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch4_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch4_al2_ctrl" class="anchor field"></a><code>ch4_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH4_AL2_CTRL.html" title="type rp2040::dma::CH4_AL2_CTRL">CH4_AL2_CTRL</a></code></span><div class="docblock"><p>0x120 - Alias for channel 4 CTRL register</p>
</div><span id="structfield.ch4_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch4_al2_trans_count" class="anchor field"></a><code>ch4_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH4_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH4_AL2_TRANS_COUNT">CH4_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x124 - Alias for channel 4 TRANS_COUNT register</p>
</div><span id="structfield.ch4_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch4_al2_read_addr" class="anchor field"></a><code>ch4_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL2_READ_ADDR.html" title="type rp2040::dma::CH4_AL2_READ_ADDR">CH4_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x128 - Alias for channel 4 READ_ADDR register</p>
</div><span id="structfield.ch4_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch4_al2_write_addr_trig" class="anchor field"></a><code>ch4_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH4_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH4_AL2_WRITE_ADDR_TRIG">CH4_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x12c - Alias for channel 4 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch4_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch4_al3_ctrl" class="anchor field"></a><code>ch4_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH4_AL3_CTRL.html" title="type rp2040::dma::CH4_AL3_CTRL">CH4_AL3_CTRL</a></code></span><div class="docblock"><p>0x130 - Alias for channel 4 CTRL register</p>
</div><span id="structfield.ch4_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch4_al3_write_addr" class="anchor field"></a><code>ch4_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH4_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH4_AL3_WRITE_ADDR">CH4_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x134 - Alias for channel 4 WRITE_ADDR register</p>
</div><span id="structfield.ch4_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch4_al3_trans_count" class="anchor field"></a><code>ch4_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH4_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH4_AL3_TRANS_COUNT">CH4_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x138 - Alias for channel 4 TRANS_COUNT register</p>
</div><span id="structfield.ch4_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch4_al3_read_addr_trig" class="anchor field"></a><code>ch4_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH4_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH4_AL3_READ_ADDR_TRIG">CH4_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x13c - Alias for channel 4 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch5_read_addr" class="structfield small-section-header"><a href="#structfield.ch5_read_addr" class="anchor field"></a><code>ch5_read_addr: <a class="type" href="../../rp2040/dma/type.CH5_READ_ADDR.html" title="type rp2040::dma::CH5_READ_ADDR">CH5_READ_ADDR</a></code></span><div class="docblock"><p>0x140 - DMA Channel 5 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch5_write_addr" class="structfield small-section-header"><a href="#structfield.ch5_write_addr" class="anchor field"></a><code>ch5_write_addr: <a class="type" href="../../rp2040/dma/type.CH5_WRITE_ADDR.html" title="type rp2040::dma::CH5_WRITE_ADDR">CH5_WRITE_ADDR</a></code></span><div class="docblock"><p>0x144 - DMA Channel 5 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch5_trans_count" class="structfield small-section-header"><a href="#structfield.ch5_trans_count" class="anchor field"></a><code>ch5_trans_count: <a class="type" href="../../rp2040/dma/type.CH5_TRANS_COUNT.html" title="type rp2040::dma::CH5_TRANS_COUNT">CH5_TRANS_COUNT</a></code></span><div class="docblock"><p>0x148 - DMA Channel 5 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch5_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch5_ctrl_trig" class="anchor field"></a><code>ch5_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH5_CTRL_TRIG.html" title="type rp2040::dma::CH5_CTRL_TRIG">CH5_CTRL_TRIG</a></code></span><div class="docblock"><p>0x14c - DMA Channel 5 Control and Status</p>
</div><span id="structfield.ch5_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch5_al1_ctrl" class="anchor field"></a><code>ch5_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH5_AL1_CTRL.html" title="type rp2040::dma::CH5_AL1_CTRL">CH5_AL1_CTRL</a></code></span><div class="docblock"><p>0x150 - Alias for channel 5 CTRL register</p>
</div><span id="structfield.ch5_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch5_al1_read_addr" class="anchor field"></a><code>ch5_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL1_READ_ADDR.html" title="type rp2040::dma::CH5_AL1_READ_ADDR">CH5_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x154 - Alias for channel 5 READ_ADDR register</p>
</div><span id="structfield.ch5_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch5_al1_write_addr" class="anchor field"></a><code>ch5_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH5_AL1_WRITE_ADDR">CH5_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x158 - Alias for channel 5 WRITE_ADDR register</p>
</div><span id="structfield.ch5_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch5_al1_trans_count_trig" class="anchor field"></a><code>ch5_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH5_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH5_AL1_TRANS_COUNT_TRIG">CH5_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x15c - Alias for channel 5 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch5_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch5_al2_ctrl" class="anchor field"></a><code>ch5_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH5_AL2_CTRL.html" title="type rp2040::dma::CH5_AL2_CTRL">CH5_AL2_CTRL</a></code></span><div class="docblock"><p>0x160 - Alias for channel 5 CTRL register</p>
</div><span id="structfield.ch5_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch5_al2_trans_count" class="anchor field"></a><code>ch5_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH5_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH5_AL2_TRANS_COUNT">CH5_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x164 - Alias for channel 5 TRANS_COUNT register</p>
</div><span id="structfield.ch5_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch5_al2_read_addr" class="anchor field"></a><code>ch5_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL2_READ_ADDR.html" title="type rp2040::dma::CH5_AL2_READ_ADDR">CH5_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x168 - Alias for channel 5 READ_ADDR register</p>
</div><span id="structfield.ch5_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch5_al2_write_addr_trig" class="anchor field"></a><code>ch5_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH5_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH5_AL2_WRITE_ADDR_TRIG">CH5_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x16c - Alias for channel 5 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch5_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch5_al3_ctrl" class="anchor field"></a><code>ch5_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH5_AL3_CTRL.html" title="type rp2040::dma::CH5_AL3_CTRL">CH5_AL3_CTRL</a></code></span><div class="docblock"><p>0x170 - Alias for channel 5 CTRL register</p>
</div><span id="structfield.ch5_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch5_al3_write_addr" class="anchor field"></a><code>ch5_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH5_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH5_AL3_WRITE_ADDR">CH5_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x174 - Alias for channel 5 WRITE_ADDR register</p>
</div><span id="structfield.ch5_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch5_al3_trans_count" class="anchor field"></a><code>ch5_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH5_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH5_AL3_TRANS_COUNT">CH5_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x178 - Alias for channel 5 TRANS_COUNT register</p>
</div><span id="structfield.ch5_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch5_al3_read_addr_trig" class="anchor field"></a><code>ch5_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH5_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH5_AL3_READ_ADDR_TRIG">CH5_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x17c - Alias for channel 5 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch6_read_addr" class="structfield small-section-header"><a href="#structfield.ch6_read_addr" class="anchor field"></a><code>ch6_read_addr: <a class="type" href="../../rp2040/dma/type.CH6_READ_ADDR.html" title="type rp2040::dma::CH6_READ_ADDR">CH6_READ_ADDR</a></code></span><div class="docblock"><p>0x180 - DMA Channel 6 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch6_write_addr" class="structfield small-section-header"><a href="#structfield.ch6_write_addr" class="anchor field"></a><code>ch6_write_addr: <a class="type" href="../../rp2040/dma/type.CH6_WRITE_ADDR.html" title="type rp2040::dma::CH6_WRITE_ADDR">CH6_WRITE_ADDR</a></code></span><div class="docblock"><p>0x184 - DMA Channel 6 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch6_trans_count" class="structfield small-section-header"><a href="#structfield.ch6_trans_count" class="anchor field"></a><code>ch6_trans_count: <a class="type" href="../../rp2040/dma/type.CH6_TRANS_COUNT.html" title="type rp2040::dma::CH6_TRANS_COUNT">CH6_TRANS_COUNT</a></code></span><div class="docblock"><p>0x188 - DMA Channel 6 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch6_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch6_ctrl_trig" class="anchor field"></a><code>ch6_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH6_CTRL_TRIG.html" title="type rp2040::dma::CH6_CTRL_TRIG">CH6_CTRL_TRIG</a></code></span><div class="docblock"><p>0x18c - DMA Channel 6 Control and Status</p>
</div><span id="structfield.ch6_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch6_al1_ctrl" class="anchor field"></a><code>ch6_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH6_AL1_CTRL.html" title="type rp2040::dma::CH6_AL1_CTRL">CH6_AL1_CTRL</a></code></span><div class="docblock"><p>0x190 - Alias for channel 6 CTRL register</p>
</div><span id="structfield.ch6_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch6_al1_read_addr" class="anchor field"></a><code>ch6_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL1_READ_ADDR.html" title="type rp2040::dma::CH6_AL1_READ_ADDR">CH6_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x194 - Alias for channel 6 READ_ADDR register</p>
</div><span id="structfield.ch6_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch6_al1_write_addr" class="anchor field"></a><code>ch6_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH6_AL1_WRITE_ADDR">CH6_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x198 - Alias for channel 6 WRITE_ADDR register</p>
</div><span id="structfield.ch6_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch6_al1_trans_count_trig" class="anchor field"></a><code>ch6_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH6_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH6_AL1_TRANS_COUNT_TRIG">CH6_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x19c - Alias for channel 6 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch6_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch6_al2_ctrl" class="anchor field"></a><code>ch6_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH6_AL2_CTRL.html" title="type rp2040::dma::CH6_AL2_CTRL">CH6_AL2_CTRL</a></code></span><div class="docblock"><p>0x1a0 - Alias for channel 6 CTRL register</p>
</div><span id="structfield.ch6_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch6_al2_trans_count" class="anchor field"></a><code>ch6_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH6_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH6_AL2_TRANS_COUNT">CH6_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x1a4 - Alias for channel 6 TRANS_COUNT register</p>
</div><span id="structfield.ch6_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch6_al2_read_addr" class="anchor field"></a><code>ch6_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL2_READ_ADDR.html" title="type rp2040::dma::CH6_AL2_READ_ADDR">CH6_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x1a8 - Alias for channel 6 READ_ADDR register</p>
</div><span id="structfield.ch6_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch6_al2_write_addr_trig" class="anchor field"></a><code>ch6_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH6_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH6_AL2_WRITE_ADDR_TRIG">CH6_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x1ac - Alias for channel 6 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch6_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch6_al3_ctrl" class="anchor field"></a><code>ch6_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH6_AL3_CTRL.html" title="type rp2040::dma::CH6_AL3_CTRL">CH6_AL3_CTRL</a></code></span><div class="docblock"><p>0x1b0 - Alias for channel 6 CTRL register</p>
</div><span id="structfield.ch6_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch6_al3_write_addr" class="anchor field"></a><code>ch6_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH6_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH6_AL3_WRITE_ADDR">CH6_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x1b4 - Alias for channel 6 WRITE_ADDR register</p>
</div><span id="structfield.ch6_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch6_al3_trans_count" class="anchor field"></a><code>ch6_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH6_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH6_AL3_TRANS_COUNT">CH6_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x1b8 - Alias for channel 6 TRANS_COUNT register</p>
</div><span id="structfield.ch6_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch6_al3_read_addr_trig" class="anchor field"></a><code>ch6_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH6_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH6_AL3_READ_ADDR_TRIG">CH6_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x1bc - Alias for channel 6 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch7_read_addr" class="structfield small-section-header"><a href="#structfield.ch7_read_addr" class="anchor field"></a><code>ch7_read_addr: <a class="type" href="../../rp2040/dma/type.CH7_READ_ADDR.html" title="type rp2040::dma::CH7_READ_ADDR">CH7_READ_ADDR</a></code></span><div class="docblock"><p>0x1c0 - DMA Channel 7 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch7_write_addr" class="structfield small-section-header"><a href="#structfield.ch7_write_addr" class="anchor field"></a><code>ch7_write_addr: <a class="type" href="../../rp2040/dma/type.CH7_WRITE_ADDR.html" title="type rp2040::dma::CH7_WRITE_ADDR">CH7_WRITE_ADDR</a></code></span><div class="docblock"><p>0x1c4 - DMA Channel 7 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch7_trans_count" class="structfield small-section-header"><a href="#structfield.ch7_trans_count" class="anchor field"></a><code>ch7_trans_count: <a class="type" href="../../rp2040/dma/type.CH7_TRANS_COUNT.html" title="type rp2040::dma::CH7_TRANS_COUNT">CH7_TRANS_COUNT</a></code></span><div class="docblock"><p>0x1c8 - DMA Channel 7 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch7_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch7_ctrl_trig" class="anchor field"></a><code>ch7_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH7_CTRL_TRIG.html" title="type rp2040::dma::CH7_CTRL_TRIG">CH7_CTRL_TRIG</a></code></span><div class="docblock"><p>0x1cc - DMA Channel 7 Control and Status</p>
</div><span id="structfield.ch7_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch7_al1_ctrl" class="anchor field"></a><code>ch7_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH7_AL1_CTRL.html" title="type rp2040::dma::CH7_AL1_CTRL">CH7_AL1_CTRL</a></code></span><div class="docblock"><p>0x1d0 - Alias for channel 7 CTRL register</p>
</div><span id="structfield.ch7_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch7_al1_read_addr" class="anchor field"></a><code>ch7_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL1_READ_ADDR.html" title="type rp2040::dma::CH7_AL1_READ_ADDR">CH7_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x1d4 - Alias for channel 7 READ_ADDR register</p>
</div><span id="structfield.ch7_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch7_al1_write_addr" class="anchor field"></a><code>ch7_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH7_AL1_WRITE_ADDR">CH7_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x1d8 - Alias for channel 7 WRITE_ADDR register</p>
</div><span id="structfield.ch7_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch7_al1_trans_count_trig" class="anchor field"></a><code>ch7_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH7_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH7_AL1_TRANS_COUNT_TRIG">CH7_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x1dc - Alias for channel 7 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch7_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch7_al2_ctrl" class="anchor field"></a><code>ch7_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH7_AL2_CTRL.html" title="type rp2040::dma::CH7_AL2_CTRL">CH7_AL2_CTRL</a></code></span><div class="docblock"><p>0x1e0 - Alias for channel 7 CTRL register</p>
</div><span id="structfield.ch7_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch7_al2_trans_count" class="anchor field"></a><code>ch7_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH7_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH7_AL2_TRANS_COUNT">CH7_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x1e4 - Alias for channel 7 TRANS_COUNT register</p>
</div><span id="structfield.ch7_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch7_al2_read_addr" class="anchor field"></a><code>ch7_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL2_READ_ADDR.html" title="type rp2040::dma::CH7_AL2_READ_ADDR">CH7_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x1e8 - Alias for channel 7 READ_ADDR register</p>
</div><span id="structfield.ch7_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch7_al2_write_addr_trig" class="anchor field"></a><code>ch7_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH7_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH7_AL2_WRITE_ADDR_TRIG">CH7_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x1ec - Alias for channel 7 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch7_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch7_al3_ctrl" class="anchor field"></a><code>ch7_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH7_AL3_CTRL.html" title="type rp2040::dma::CH7_AL3_CTRL">CH7_AL3_CTRL</a></code></span><div class="docblock"><p>0x1f0 - Alias for channel 7 CTRL register</p>
</div><span id="structfield.ch7_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch7_al3_write_addr" class="anchor field"></a><code>ch7_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH7_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH7_AL3_WRITE_ADDR">CH7_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x1f4 - Alias for channel 7 WRITE_ADDR register</p>
</div><span id="structfield.ch7_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch7_al3_trans_count" class="anchor field"></a><code>ch7_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH7_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH7_AL3_TRANS_COUNT">CH7_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x1f8 - Alias for channel 7 TRANS_COUNT register</p>
</div><span id="structfield.ch7_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch7_al3_read_addr_trig" class="anchor field"></a><code>ch7_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH7_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH7_AL3_READ_ADDR_TRIG">CH7_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x1fc - Alias for channel 7 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch8_read_addr" class="structfield small-section-header"><a href="#structfield.ch8_read_addr" class="anchor field"></a><code>ch8_read_addr: <a class="type" href="../../rp2040/dma/type.CH8_READ_ADDR.html" title="type rp2040::dma::CH8_READ_ADDR">CH8_READ_ADDR</a></code></span><div class="docblock"><p>0x200 - DMA Channel 8 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch8_write_addr" class="structfield small-section-header"><a href="#structfield.ch8_write_addr" class="anchor field"></a><code>ch8_write_addr: <a class="type" href="../../rp2040/dma/type.CH8_WRITE_ADDR.html" title="type rp2040::dma::CH8_WRITE_ADDR">CH8_WRITE_ADDR</a></code></span><div class="docblock"><p>0x204 - DMA Channel 8 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch8_trans_count" class="structfield small-section-header"><a href="#structfield.ch8_trans_count" class="anchor field"></a><code>ch8_trans_count: <a class="type" href="../../rp2040/dma/type.CH8_TRANS_COUNT.html" title="type rp2040::dma::CH8_TRANS_COUNT">CH8_TRANS_COUNT</a></code></span><div class="docblock"><p>0x208 - DMA Channel 8 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch8_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch8_ctrl_trig" class="anchor field"></a><code>ch8_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH8_CTRL_TRIG.html" title="type rp2040::dma::CH8_CTRL_TRIG">CH8_CTRL_TRIG</a></code></span><div class="docblock"><p>0x20c - DMA Channel 8 Control and Status</p>
</div><span id="structfield.ch8_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch8_al1_ctrl" class="anchor field"></a><code>ch8_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH8_AL1_CTRL.html" title="type rp2040::dma::CH8_AL1_CTRL">CH8_AL1_CTRL</a></code></span><div class="docblock"><p>0x210 - Alias for channel 8 CTRL register</p>
</div><span id="structfield.ch8_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch8_al1_read_addr" class="anchor field"></a><code>ch8_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL1_READ_ADDR.html" title="type rp2040::dma::CH8_AL1_READ_ADDR">CH8_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x214 - Alias for channel 8 READ_ADDR register</p>
</div><span id="structfield.ch8_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch8_al1_write_addr" class="anchor field"></a><code>ch8_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH8_AL1_WRITE_ADDR">CH8_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x218 - Alias for channel 8 WRITE_ADDR register</p>
</div><span id="structfield.ch8_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch8_al1_trans_count_trig" class="anchor field"></a><code>ch8_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH8_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH8_AL1_TRANS_COUNT_TRIG">CH8_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x21c - Alias for channel 8 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch8_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch8_al2_ctrl" class="anchor field"></a><code>ch8_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH8_AL2_CTRL.html" title="type rp2040::dma::CH8_AL2_CTRL">CH8_AL2_CTRL</a></code></span><div class="docblock"><p>0x220 - Alias for channel 8 CTRL register</p>
</div><span id="structfield.ch8_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch8_al2_trans_count" class="anchor field"></a><code>ch8_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH8_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH8_AL2_TRANS_COUNT">CH8_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x224 - Alias for channel 8 TRANS_COUNT register</p>
</div><span id="structfield.ch8_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch8_al2_read_addr" class="anchor field"></a><code>ch8_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL2_READ_ADDR.html" title="type rp2040::dma::CH8_AL2_READ_ADDR">CH8_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x228 - Alias for channel 8 READ_ADDR register</p>
</div><span id="structfield.ch8_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch8_al2_write_addr_trig" class="anchor field"></a><code>ch8_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH8_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH8_AL2_WRITE_ADDR_TRIG">CH8_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x22c - Alias for channel 8 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch8_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch8_al3_ctrl" class="anchor field"></a><code>ch8_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH8_AL3_CTRL.html" title="type rp2040::dma::CH8_AL3_CTRL">CH8_AL3_CTRL</a></code></span><div class="docblock"><p>0x230 - Alias for channel 8 CTRL register</p>
</div><span id="structfield.ch8_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch8_al3_write_addr" class="anchor field"></a><code>ch8_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH8_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH8_AL3_WRITE_ADDR">CH8_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x234 - Alias for channel 8 WRITE_ADDR register</p>
</div><span id="structfield.ch8_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch8_al3_trans_count" class="anchor field"></a><code>ch8_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH8_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH8_AL3_TRANS_COUNT">CH8_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x238 - Alias for channel 8 TRANS_COUNT register</p>
</div><span id="structfield.ch8_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch8_al3_read_addr_trig" class="anchor field"></a><code>ch8_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH8_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH8_AL3_READ_ADDR_TRIG">CH8_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x23c - Alias for channel 8 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch9_read_addr" class="structfield small-section-header"><a href="#structfield.ch9_read_addr" class="anchor field"></a><code>ch9_read_addr: <a class="type" href="../../rp2040/dma/type.CH9_READ_ADDR.html" title="type rp2040::dma::CH9_READ_ADDR">CH9_READ_ADDR</a></code></span><div class="docblock"><p>0x240 - DMA Channel 9 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch9_write_addr" class="structfield small-section-header"><a href="#structfield.ch9_write_addr" class="anchor field"></a><code>ch9_write_addr: <a class="type" href="../../rp2040/dma/type.CH9_WRITE_ADDR.html" title="type rp2040::dma::CH9_WRITE_ADDR">CH9_WRITE_ADDR</a></code></span><div class="docblock"><p>0x244 - DMA Channel 9 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch9_trans_count" class="structfield small-section-header"><a href="#structfield.ch9_trans_count" class="anchor field"></a><code>ch9_trans_count: <a class="type" href="../../rp2040/dma/type.CH9_TRANS_COUNT.html" title="type rp2040::dma::CH9_TRANS_COUNT">CH9_TRANS_COUNT</a></code></span><div class="docblock"><p>0x248 - DMA Channel 9 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch9_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch9_ctrl_trig" class="anchor field"></a><code>ch9_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH9_CTRL_TRIG.html" title="type rp2040::dma::CH9_CTRL_TRIG">CH9_CTRL_TRIG</a></code></span><div class="docblock"><p>0x24c - DMA Channel 9 Control and Status</p>
</div><span id="structfield.ch9_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch9_al1_ctrl" class="anchor field"></a><code>ch9_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH9_AL1_CTRL.html" title="type rp2040::dma::CH9_AL1_CTRL">CH9_AL1_CTRL</a></code></span><div class="docblock"><p>0x250 - Alias for channel 9 CTRL register</p>
</div><span id="structfield.ch9_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch9_al1_read_addr" class="anchor field"></a><code>ch9_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL1_READ_ADDR.html" title="type rp2040::dma::CH9_AL1_READ_ADDR">CH9_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x254 - Alias for channel 9 READ_ADDR register</p>
</div><span id="structfield.ch9_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch9_al1_write_addr" class="anchor field"></a><code>ch9_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH9_AL1_WRITE_ADDR">CH9_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x258 - Alias for channel 9 WRITE_ADDR register</p>
</div><span id="structfield.ch9_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch9_al1_trans_count_trig" class="anchor field"></a><code>ch9_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH9_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH9_AL1_TRANS_COUNT_TRIG">CH9_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x25c - Alias for channel 9 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch9_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch9_al2_ctrl" class="anchor field"></a><code>ch9_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH9_AL2_CTRL.html" title="type rp2040::dma::CH9_AL2_CTRL">CH9_AL2_CTRL</a></code></span><div class="docblock"><p>0x260 - Alias for channel 9 CTRL register</p>
</div><span id="structfield.ch9_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch9_al2_trans_count" class="anchor field"></a><code>ch9_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH9_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH9_AL2_TRANS_COUNT">CH9_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x264 - Alias for channel 9 TRANS_COUNT register</p>
</div><span id="structfield.ch9_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch9_al2_read_addr" class="anchor field"></a><code>ch9_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL2_READ_ADDR.html" title="type rp2040::dma::CH9_AL2_READ_ADDR">CH9_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x268 - Alias for channel 9 READ_ADDR register</p>
</div><span id="structfield.ch9_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch9_al2_write_addr_trig" class="anchor field"></a><code>ch9_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH9_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH9_AL2_WRITE_ADDR_TRIG">CH9_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x26c - Alias for channel 9 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch9_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch9_al3_ctrl" class="anchor field"></a><code>ch9_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH9_AL3_CTRL.html" title="type rp2040::dma::CH9_AL3_CTRL">CH9_AL3_CTRL</a></code></span><div class="docblock"><p>0x270 - Alias for channel 9 CTRL register</p>
</div><span id="structfield.ch9_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch9_al3_write_addr" class="anchor field"></a><code>ch9_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH9_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH9_AL3_WRITE_ADDR">CH9_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x274 - Alias for channel 9 WRITE_ADDR register</p>
</div><span id="structfield.ch9_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch9_al3_trans_count" class="anchor field"></a><code>ch9_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH9_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH9_AL3_TRANS_COUNT">CH9_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x278 - Alias for channel 9 TRANS_COUNT register</p>
</div><span id="structfield.ch9_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch9_al3_read_addr_trig" class="anchor field"></a><code>ch9_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH9_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH9_AL3_READ_ADDR_TRIG">CH9_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x27c - Alias for channel 9 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch10_read_addr" class="structfield small-section-header"><a href="#structfield.ch10_read_addr" class="anchor field"></a><code>ch10_read_addr: <a class="type" href="../../rp2040/dma/type.CH10_READ_ADDR.html" title="type rp2040::dma::CH10_READ_ADDR">CH10_READ_ADDR</a></code></span><div class="docblock"><p>0x280 - DMA Channel 10 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch10_write_addr" class="structfield small-section-header"><a href="#structfield.ch10_write_addr" class="anchor field"></a><code>ch10_write_addr: <a class="type" href="../../rp2040/dma/type.CH10_WRITE_ADDR.html" title="type rp2040::dma::CH10_WRITE_ADDR">CH10_WRITE_ADDR</a></code></span><div class="docblock"><p>0x284 - DMA Channel 10 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch10_trans_count" class="structfield small-section-header"><a href="#structfield.ch10_trans_count" class="anchor field"></a><code>ch10_trans_count: <a class="type" href="../../rp2040/dma/type.CH10_TRANS_COUNT.html" title="type rp2040::dma::CH10_TRANS_COUNT">CH10_TRANS_COUNT</a></code></span><div class="docblock"><p>0x288 - DMA Channel 10 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch10_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch10_ctrl_trig" class="anchor field"></a><code>ch10_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH10_CTRL_TRIG.html" title="type rp2040::dma::CH10_CTRL_TRIG">CH10_CTRL_TRIG</a></code></span><div class="docblock"><p>0x28c - DMA Channel 10 Control and Status</p>
</div><span id="structfield.ch10_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch10_al1_ctrl" class="anchor field"></a><code>ch10_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH10_AL1_CTRL.html" title="type rp2040::dma::CH10_AL1_CTRL">CH10_AL1_CTRL</a></code></span><div class="docblock"><p>0x290 - Alias for channel 10 CTRL register</p>
</div><span id="structfield.ch10_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch10_al1_read_addr" class="anchor field"></a><code>ch10_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL1_READ_ADDR.html" title="type rp2040::dma::CH10_AL1_READ_ADDR">CH10_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x294 - Alias for channel 10 READ_ADDR register</p>
</div><span id="structfield.ch10_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch10_al1_write_addr" class="anchor field"></a><code>ch10_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH10_AL1_WRITE_ADDR">CH10_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x298 - Alias for channel 10 WRITE_ADDR register</p>
</div><span id="structfield.ch10_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch10_al1_trans_count_trig" class="anchor field"></a><code>ch10_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH10_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH10_AL1_TRANS_COUNT_TRIG">CH10_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x29c - Alias for channel 10 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch10_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch10_al2_ctrl" class="anchor field"></a><code>ch10_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH10_AL2_CTRL.html" title="type rp2040::dma::CH10_AL2_CTRL">CH10_AL2_CTRL</a></code></span><div class="docblock"><p>0x2a0 - Alias for channel 10 CTRL register</p>
</div><span id="structfield.ch10_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch10_al2_trans_count" class="anchor field"></a><code>ch10_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH10_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH10_AL2_TRANS_COUNT">CH10_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x2a4 - Alias for channel 10 TRANS_COUNT register</p>
</div><span id="structfield.ch10_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch10_al2_read_addr" class="anchor field"></a><code>ch10_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL2_READ_ADDR.html" title="type rp2040::dma::CH10_AL2_READ_ADDR">CH10_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x2a8 - Alias for channel 10 READ_ADDR register</p>
</div><span id="structfield.ch10_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch10_al2_write_addr_trig" class="anchor field"></a><code>ch10_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH10_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH10_AL2_WRITE_ADDR_TRIG">CH10_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x2ac - Alias for channel 10 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch10_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch10_al3_ctrl" class="anchor field"></a><code>ch10_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH10_AL3_CTRL.html" title="type rp2040::dma::CH10_AL3_CTRL">CH10_AL3_CTRL</a></code></span><div class="docblock"><p>0x2b0 - Alias for channel 10 CTRL register</p>
</div><span id="structfield.ch10_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch10_al3_write_addr" class="anchor field"></a><code>ch10_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH10_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH10_AL3_WRITE_ADDR">CH10_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x2b4 - Alias for channel 10 WRITE_ADDR register</p>
</div><span id="structfield.ch10_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch10_al3_trans_count" class="anchor field"></a><code>ch10_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH10_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH10_AL3_TRANS_COUNT">CH10_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x2b8 - Alias for channel 10 TRANS_COUNT register</p>
</div><span id="structfield.ch10_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch10_al3_read_addr_trig" class="anchor field"></a><code>ch10_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH10_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH10_AL3_READ_ADDR_TRIG">CH10_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x2bc - Alias for channel 10 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch11_read_addr" class="structfield small-section-header"><a href="#structfield.ch11_read_addr" class="anchor field"></a><code>ch11_read_addr: <a class="type" href="../../rp2040/dma/type.CH11_READ_ADDR.html" title="type rp2040::dma::CH11_READ_ADDR">CH11_READ_ADDR</a></code></span><div class="docblock"><p>0x2c0 - DMA Channel 11 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</div><span id="structfield.ch11_write_addr" class="structfield small-section-header"><a href="#structfield.ch11_write_addr" class="anchor field"></a><code>ch11_write_addr: <a class="type" href="../../rp2040/dma/type.CH11_WRITE_ADDR.html" title="type rp2040::dma::CH11_WRITE_ADDR">CH11_WRITE_ADDR</a></code></span><div class="docblock"><p>0x2c4 - DMA Channel 11 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</div><span id="structfield.ch11_trans_count" class="structfield small-section-header"><a href="#structfield.ch11_trans_count" class="anchor field"></a><code>ch11_trans_count: <a class="type" href="../../rp2040/dma/type.CH11_TRANS_COUNT.html" title="type rp2040::dma::CH11_TRANS_COUNT">CH11_TRANS_COUNT</a></code></span><div class="docblock"><p>0x2c8 - DMA Channel 11 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</div><span id="structfield.ch11_ctrl_trig" class="structfield small-section-header"><a href="#structfield.ch11_ctrl_trig" class="anchor field"></a><code>ch11_ctrl_trig: <a class="type" href="../../rp2040/dma/type.CH11_CTRL_TRIG.html" title="type rp2040::dma::CH11_CTRL_TRIG">CH11_CTRL_TRIG</a></code></span><div class="docblock"><p>0x2cc - DMA Channel 11 Control and Status</p>
</div><span id="structfield.ch11_al1_ctrl" class="structfield small-section-header"><a href="#structfield.ch11_al1_ctrl" class="anchor field"></a><code>ch11_al1_ctrl: <a class="type" href="../../rp2040/dma/type.CH11_AL1_CTRL.html" title="type rp2040::dma::CH11_AL1_CTRL">CH11_AL1_CTRL</a></code></span><div class="docblock"><p>0x2d0 - Alias for channel 11 CTRL register</p>
</div><span id="structfield.ch11_al1_read_addr" class="structfield small-section-header"><a href="#structfield.ch11_al1_read_addr" class="anchor field"></a><code>ch11_al1_read_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL1_READ_ADDR.html" title="type rp2040::dma::CH11_AL1_READ_ADDR">CH11_AL1_READ_ADDR</a></code></span><div class="docblock"><p>0x2d4 - Alias for channel 11 READ_ADDR register</p>
</div><span id="structfield.ch11_al1_write_addr" class="structfield small-section-header"><a href="#structfield.ch11_al1_write_addr" class="anchor field"></a><code>ch11_al1_write_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL1_WRITE_ADDR.html" title="type rp2040::dma::CH11_AL1_WRITE_ADDR">CH11_AL1_WRITE_ADDR</a></code></span><div class="docblock"><p>0x2d8 - Alias for channel 11 WRITE_ADDR register</p>
</div><span id="structfield.ch11_al1_trans_count_trig" class="structfield small-section-header"><a href="#structfield.ch11_al1_trans_count_trig" class="anchor field"></a><code>ch11_al1_trans_count_trig: <a class="type" href="../../rp2040/dma/type.CH11_AL1_TRANS_COUNT_TRIG.html" title="type rp2040::dma::CH11_AL1_TRANS_COUNT_TRIG">CH11_AL1_TRANS_COUNT_TRIG</a></code></span><div class="docblock"><p>0x2dc - Alias for channel 11 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch11_al2_ctrl" class="structfield small-section-header"><a href="#structfield.ch11_al2_ctrl" class="anchor field"></a><code>ch11_al2_ctrl: <a class="type" href="../../rp2040/dma/type.CH11_AL2_CTRL.html" title="type rp2040::dma::CH11_AL2_CTRL">CH11_AL2_CTRL</a></code></span><div class="docblock"><p>0x2e0 - Alias for channel 11 CTRL register</p>
</div><span id="structfield.ch11_al2_trans_count" class="structfield small-section-header"><a href="#structfield.ch11_al2_trans_count" class="anchor field"></a><code>ch11_al2_trans_count: <a class="type" href="../../rp2040/dma/type.CH11_AL2_TRANS_COUNT.html" title="type rp2040::dma::CH11_AL2_TRANS_COUNT">CH11_AL2_TRANS_COUNT</a></code></span><div class="docblock"><p>0x2e4 - Alias for channel 11 TRANS_COUNT register</p>
</div><span id="structfield.ch11_al2_read_addr" class="structfield small-section-header"><a href="#structfield.ch11_al2_read_addr" class="anchor field"></a><code>ch11_al2_read_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL2_READ_ADDR.html" title="type rp2040::dma::CH11_AL2_READ_ADDR">CH11_AL2_READ_ADDR</a></code></span><div class="docblock"><p>0x2e8 - Alias for channel 11 READ_ADDR register</p>
</div><span id="structfield.ch11_al2_write_addr_trig" class="structfield small-section-header"><a href="#structfield.ch11_al2_write_addr_trig" class="anchor field"></a><code>ch11_al2_write_addr_trig: <a class="type" href="../../rp2040/dma/type.CH11_AL2_WRITE_ADDR_TRIG.html" title="type rp2040::dma::CH11_AL2_WRITE_ADDR_TRIG">CH11_AL2_WRITE_ADDR_TRIG</a></code></span><div class="docblock"><p>0x2ec - Alias for channel 11 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.ch11_al3_ctrl" class="structfield small-section-header"><a href="#structfield.ch11_al3_ctrl" class="anchor field"></a><code>ch11_al3_ctrl: <a class="type" href="../../rp2040/dma/type.CH11_AL3_CTRL.html" title="type rp2040::dma::CH11_AL3_CTRL">CH11_AL3_CTRL</a></code></span><div class="docblock"><p>0x2f0 - Alias for channel 11 CTRL register</p>
</div><span id="structfield.ch11_al3_write_addr" class="structfield small-section-header"><a href="#structfield.ch11_al3_write_addr" class="anchor field"></a><code>ch11_al3_write_addr: <a class="type" href="../../rp2040/dma/type.CH11_AL3_WRITE_ADDR.html" title="type rp2040::dma::CH11_AL3_WRITE_ADDR">CH11_AL3_WRITE_ADDR</a></code></span><div class="docblock"><p>0x2f4 - Alias for channel 11 WRITE_ADDR register</p>
</div><span id="structfield.ch11_al3_trans_count" class="structfield small-section-header"><a href="#structfield.ch11_al3_trans_count" class="anchor field"></a><code>ch11_al3_trans_count: <a class="type" href="../../rp2040/dma/type.CH11_AL3_TRANS_COUNT.html" title="type rp2040::dma::CH11_AL3_TRANS_COUNT">CH11_AL3_TRANS_COUNT</a></code></span><div class="docblock"><p>0x2f8 - Alias for channel 11 TRANS_COUNT register</p>
</div><span id="structfield.ch11_al3_read_addr_trig" class="structfield small-section-header"><a href="#structfield.ch11_al3_read_addr_trig" class="anchor field"></a><code>ch11_al3_read_addr_trig: <a class="type" href="../../rp2040/dma/type.CH11_AL3_READ_ADDR_TRIG.html" title="type rp2040::dma::CH11_AL3_READ_ADDR_TRIG">CH11_AL3_READ_ADDR_TRIG</a></code></span><div class="docblock"><p>0x2fc - Alias for channel 11 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</div><span id="structfield.intr" class="structfield small-section-header"><a href="#structfield.intr" class="anchor field"></a><code>intr: <a class="type" href="../../rp2040/dma/type.INTR.html" title="type rp2040::dma::INTR">INTR</a></code></span><div class="docblock"><p>0x400 - Interrupt Status (raw)</p>
</div><span id="structfield.inte0" class="structfield small-section-header"><a href="#structfield.inte0" class="anchor field"></a><code>inte0: <a class="type" href="../../rp2040/dma/type.INTE0.html" title="type rp2040::dma::INTE0">INTE0</a></code></span><div class="docblock"><p>0x404 - Interrupt Enables for IRQ 0</p>
</div><span id="structfield.intf0" class="structfield small-section-header"><a href="#structfield.intf0" class="anchor field"></a><code>intf0: <a class="type" href="../../rp2040/dma/type.INTF0.html" title="type rp2040::dma::INTF0">INTF0</a></code></span><div class="docblock"><p>0x408 - Force Interrupts</p>
</div><span id="structfield.ints0" class="structfield small-section-header"><a href="#structfield.ints0" class="anchor field"></a><code>ints0: <a class="type" href="../../rp2040/dma/type.INTS0.html" title="type rp2040::dma::INTS0">INTS0</a></code></span><div class="docblock"><p>0x40c - Interrupt Status for IRQ 0</p>
</div><span id="structfield.inte1" class="structfield small-section-header"><a href="#structfield.inte1" class="anchor field"></a><code>inte1: <a class="type" href="../../rp2040/dma/type.INTE1.html" title="type rp2040::dma::INTE1">INTE1</a></code></span><div class="docblock"><p>0x414 - Interrupt Enables for IRQ 1</p>
</div><span id="structfield.intf1" class="structfield small-section-header"><a href="#structfield.intf1" class="anchor field"></a><code>intf1: <a class="type" href="../../rp2040/dma/type.INTF1.html" title="type rp2040::dma::INTF1">INTF1</a></code></span><div class="docblock"><p>0x418 - Force Interrupts for IRQ 1</p>
</div><span id="structfield.ints1" class="structfield small-section-header"><a href="#structfield.ints1" class="anchor field"></a><code>ints1: <a class="type" href="../../rp2040/dma/type.INTS1.html" title="type rp2040::dma::INTS1">INTS1</a></code></span><div class="docblock"><p>0x41c - Interrupt Status (masked) for IRQ 1</p>
</div><span id="structfield.timer0" class="structfield small-section-header"><a href="#structfield.timer0" class="anchor field"></a><code>timer0: <a class="type" href="../../rp2040/dma/type.TIMER0.html" title="type rp2040::dma::TIMER0">TIMER0</a></code></span><div class="docblock"><p>0x420 - Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</div><span id="structfield.timer1" class="structfield small-section-header"><a href="#structfield.timer1" class="anchor field"></a><code>timer1: <a class="type" href="../../rp2040/dma/type.TIMER1.html" title="type rp2040::dma::TIMER1">TIMER1</a></code></span><div class="docblock"><p>0x424 - Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</div><span id="structfield.multi_chan_trigger" class="structfield small-section-header"><a href="#structfield.multi_chan_trigger" class="anchor field"></a><code>multi_chan_trigger: <a class="type" href="../../rp2040/dma/type.MULTI_CHAN_TRIGGER.html" title="type rp2040::dma::MULTI_CHAN_TRIGGER">MULTI_CHAN_TRIGGER</a></code></span><div class="docblock"><p>0x430 - Trigger one or more channels simultaneously</p>
</div><span id="structfield.sniff_ctrl" class="structfield small-section-header"><a href="#structfield.sniff_ctrl" class="anchor field"></a><code>sniff_ctrl: <a class="type" href="../../rp2040/dma/type.SNIFF_CTRL.html" title="type rp2040::dma::SNIFF_CTRL">SNIFF_CTRL</a></code></span><div class="docblock"><p>0x434 - Sniffer Control</p>
</div><span id="structfield.sniff_data" class="structfield small-section-header"><a href="#structfield.sniff_data" class="anchor field"></a><code>sniff_data: <a class="type" href="../../rp2040/dma/type.SNIFF_DATA.html" title="type rp2040::dma::SNIFF_DATA">SNIFF_DATA</a></code></span><div class="docblock"><p>0x438 - Data accumulator for sniff hardware\n Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.</p>
</div><span id="structfield.fifo_levels" class="structfield small-section-header"><a href="#structfield.fifo_levels" class="anchor field"></a><code>fifo_levels: <a class="type" href="../../rp2040/dma/type.FIFO_LEVELS.html" title="type rp2040::dma::FIFO_LEVELS">FIFO_LEVELS</a></code></span><div class="docblock"><p>0x440 - Debug RAF, WAF, TDF levels</p>
</div><span id="structfield.chan_abort" class="structfield small-section-header"><a href="#structfield.chan_abort" class="anchor field"></a><code>chan_abort: <a class="type" href="../../rp2040/dma/type.CHAN_ABORT.html" title="type rp2040::dma::CHAN_ABORT">CHAN_ABORT</a></code></span><div class="docblock"><p>0x444 - Abort an in-progress transfer sequence on one or more channels</p>
</div><span id="structfield.n_channels" class="structfield small-section-header"><a href="#structfield.n_channels" class="anchor field"></a><code>n_channels: <a class="type" href="../../rp2040/dma/type.N_CHANNELS.html" title="type rp2040::dma::N_CHANNELS">N_CHANNELS</a></code></span><div class="docblock"><p>0x448 - The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.</p>
</div><span id="structfield.ch0_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch0_dbg_ctdreq" class="anchor field"></a><code>ch0_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH0_DBG_CTDREQ.html" title="type rp2040::dma::CH0_DBG_CTDREQ">CH0_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x800 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch0_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch0_dbg_tcr" class="anchor field"></a><code>ch0_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH0_DBG_TCR.html" title="type rp2040::dma::CH0_DBG_TCR">CH0_DBG_TCR</a></code></span><div class="docblock"><p>0x804 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch1_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch1_dbg_ctdreq" class="anchor field"></a><code>ch1_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH1_DBG_CTDREQ.html" title="type rp2040::dma::CH1_DBG_CTDREQ">CH1_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x840 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch1_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch1_dbg_tcr" class="anchor field"></a><code>ch1_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH1_DBG_TCR.html" title="type rp2040::dma::CH1_DBG_TCR">CH1_DBG_TCR</a></code></span><div class="docblock"><p>0x844 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch2_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch2_dbg_ctdreq" class="anchor field"></a><code>ch2_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH2_DBG_CTDREQ.html" title="type rp2040::dma::CH2_DBG_CTDREQ">CH2_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x880 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch2_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch2_dbg_tcr" class="anchor field"></a><code>ch2_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH2_DBG_TCR.html" title="type rp2040::dma::CH2_DBG_TCR">CH2_DBG_TCR</a></code></span><div class="docblock"><p>0x884 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch3_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch3_dbg_ctdreq" class="anchor field"></a><code>ch3_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH3_DBG_CTDREQ.html" title="type rp2040::dma::CH3_DBG_CTDREQ">CH3_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x8c0 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch3_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch3_dbg_tcr" class="anchor field"></a><code>ch3_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH3_DBG_TCR.html" title="type rp2040::dma::CH3_DBG_TCR">CH3_DBG_TCR</a></code></span><div class="docblock"><p>0x8c4 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch4_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch4_dbg_ctdreq" class="anchor field"></a><code>ch4_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH4_DBG_CTDREQ.html" title="type rp2040::dma::CH4_DBG_CTDREQ">CH4_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x900 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch4_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch4_dbg_tcr" class="anchor field"></a><code>ch4_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH4_DBG_TCR.html" title="type rp2040::dma::CH4_DBG_TCR">CH4_DBG_TCR</a></code></span><div class="docblock"><p>0x904 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch5_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch5_dbg_ctdreq" class="anchor field"></a><code>ch5_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH5_DBG_CTDREQ.html" title="type rp2040::dma::CH5_DBG_CTDREQ">CH5_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x940 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch5_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch5_dbg_tcr" class="anchor field"></a><code>ch5_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH5_DBG_TCR.html" title="type rp2040::dma::CH5_DBG_TCR">CH5_DBG_TCR</a></code></span><div class="docblock"><p>0x944 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch6_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch6_dbg_ctdreq" class="anchor field"></a><code>ch6_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH6_DBG_CTDREQ.html" title="type rp2040::dma::CH6_DBG_CTDREQ">CH6_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x980 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch6_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch6_dbg_tcr" class="anchor field"></a><code>ch6_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH6_DBG_TCR.html" title="type rp2040::dma::CH6_DBG_TCR">CH6_DBG_TCR</a></code></span><div class="docblock"><p>0x984 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch7_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch7_dbg_ctdreq" class="anchor field"></a><code>ch7_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH7_DBG_CTDREQ.html" title="type rp2040::dma::CH7_DBG_CTDREQ">CH7_DBG_CTDREQ</a></code></span><div class="docblock"><p>0x9c0 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch7_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch7_dbg_tcr" class="anchor field"></a><code>ch7_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH7_DBG_TCR.html" title="type rp2040::dma::CH7_DBG_TCR">CH7_DBG_TCR</a></code></span><div class="docblock"><p>0x9c4 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch8_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch8_dbg_ctdreq" class="anchor field"></a><code>ch8_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH8_DBG_CTDREQ.html" title="type rp2040::dma::CH8_DBG_CTDREQ">CH8_DBG_CTDREQ</a></code></span><div class="docblock"><p>0xa00 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch8_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch8_dbg_tcr" class="anchor field"></a><code>ch8_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH8_DBG_TCR.html" title="type rp2040::dma::CH8_DBG_TCR">CH8_DBG_TCR</a></code></span><div class="docblock"><p>0xa04 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch9_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch9_dbg_ctdreq" class="anchor field"></a><code>ch9_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH9_DBG_CTDREQ.html" title="type rp2040::dma::CH9_DBG_CTDREQ">CH9_DBG_CTDREQ</a></code></span><div class="docblock"><p>0xa40 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch9_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch9_dbg_tcr" class="anchor field"></a><code>ch9_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH9_DBG_TCR.html" title="type rp2040::dma::CH9_DBG_TCR">CH9_DBG_TCR</a></code></span><div class="docblock"><p>0xa44 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch10_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch10_dbg_ctdreq" class="anchor field"></a><code>ch10_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH10_DBG_CTDREQ.html" title="type rp2040::dma::CH10_DBG_CTDREQ">CH10_DBG_CTDREQ</a></code></span><div class="docblock"><p>0xa80 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch10_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch10_dbg_tcr" class="anchor field"></a><code>ch10_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH10_DBG_TCR.html" title="type rp2040::dma::CH10_DBG_TCR">CH10_DBG_TCR</a></code></span><div class="docblock"><p>0xa84 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><span id="structfield.ch11_dbg_ctdreq" class="structfield small-section-header"><a href="#structfield.ch11_dbg_ctdreq" class="anchor field"></a><code>ch11_dbg_ctdreq: <a class="type" href="../../rp2040/dma/type.CH11_DBG_CTDREQ.html" title="type rp2040::dma::CH11_DBG_CTDREQ">CH11_DBG_CTDREQ</a></code></span><div class="docblock"><p>0xac0 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div><span id="structfield.ch11_dbg_tcr" class="structfield small-section-header"><a href="#structfield.ch11_dbg_tcr" class="anchor field"></a><code>ch11_dbg_tcr: <a class="type" href="../../rp2040/dma/type.CH11_DBG_TCR.html" title="type rp2040::dma::CH11_DBG_TCR">CH11_DBG_TCR</a></code></span><div class="docblock"><p>0xac4 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div><h2 id="synthetic-implementations" class="small-section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor"></a></h2><div id="synthetic-implementations-list"><h3 id="impl-Send" class="impl"><code class="in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Send.html" title="trait core::marker::Send">Send</a> for <a class="struct" href="../../rp2040/dma/struct.RegisterBlock.html" title="struct rp2040::dma::RegisterBlock">RegisterBlock</a></code><a href="#impl-Send" class="anchor"></a></h3><div class="impl-items"></div><h3 id="impl-Sync" class="impl"><code class="in-band">impl !<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sync.html" title="trait core::marker::Sync">Sync</a> for <a class="struct" href="../../rp2040/dma/struct.RegisterBlock.html" title="struct rp2040::dma::RegisterBlock">RegisterBlock</a></code><a href="#impl-Sync" class="anchor"></a></h3><div class="impl-items"></div><h3 id="impl-Unpin" class="impl"><code class="in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Unpin.html" title="trait core::marker::Unpin">Unpin</a> for <a class="struct" href="../../rp2040/dma/struct.RegisterBlock.html" title="struct rp2040::dma::RegisterBlock">RegisterBlock</a></code><a href="#impl-Unpin" class="anchor"></a></h3><div class="impl-items"></div></div><h2 id="blanket-implementations" class="small-section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor"></a></h2><div id="blanket-implementations-list"><h3 id="impl-Any" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html" title="trait core::any::Any">Any</a> for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: 'static + ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></code><a href="#impl-Any" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#131-135" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="method.type_id" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id" class="fnname">type_id</a>(&amp;self) -&gt; <a class="struct" href="https://doc.rust-lang.org/nightly/core/any/struct.TypeId.html" title="struct core::any::TypeId">TypeId</a></code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#132" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Gets the <code>TypeId</code> of <code>self</code>. <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id">Read more</a></p>
</div></div><h3 id="impl-Borrow%3CT%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html" title="trait core::borrow::Borrow">Borrow</a>&lt;T&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></code><a href="#impl-Borrow%3CT%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#208-213" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="method.borrow" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow" class="fnname">borrow</a>(&amp;self) -&gt; &amp;T</code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#210" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Immutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow">Read more</a></p>
</div></div><h3 id="impl-BorrowMut%3CT%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html" title="trait core::borrow::BorrowMut">BorrowMut</a>&lt;T&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></code><a href="#impl-BorrowMut%3CT%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#216-220" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="method.borrow_mut" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut" class="fnname">borrow_mut</a>(&amp;mut self) -&gt; &amp;mut T</code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#217" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Mutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut">Read more</a></p>
</div></div><h3 id="impl-From%3CT%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for T</code><a href="#impl-From%3CT%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#544-548" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="method.from" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html#tymethod.from" class="fnname">from</a>(t: T) -&gt; T</code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#545" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div><h3 id="impl-Into%3CU%3E" class="impl"><code class="in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt;,&nbsp;</span></code><a href="#impl-Into%3CU%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#533-540" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="method.into" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html#tymethod.into" class="fnname">into</a>(self) -&gt; U</code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#537" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div><h3 id="impl-TryFrom%3CU%3E" class="impl"><code class="in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;T&gt;,&nbsp;</span></code><a href="#impl-TryFrom%3CU%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#581-590" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="associatedtype.Error" class="type"><code>type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" class="type">Error</a> = <a class="enum" href="https://doc.rust-lang.org/nightly/core/convert/enum.Infallible.html" title="enum core::convert::Infallible">Infallible</a></code></h4><div class='docblock'><p>The type returned in the event of a conversion error.</p>
</div><h4 id="method.try_from" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#tymethod.try_from" class="fnname">try_from</a>(value: U) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;T, &lt;T as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt;&gt;::<a class="type" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#587" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div><h3 id="impl-TryInto%3CU%3E" class="impl"><code class="in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html" title="trait core::convert::TryInto">TryInto</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;,&nbsp;</span></code><a href="#impl-TryInto%3CU%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#567-576" title="goto source code">[src]</a></h3><div class="impl-items"><h4 id="associatedtype.Error-1" class="type"><code>type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#associatedtype.Error" class="type">Error</a> = &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="type" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a></code></h4><div class='docblock'><p>The type returned in the event of a conversion error.</p>
</div><h4 id="method.try_into" class="method hidden"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#tymethod.try_into" class="fnname">try_into</a>(self) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;U, &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="type" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</code><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#573" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div></div></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040" data-search-js="../../search-index.js"></div>
    <script src="../../main.js"></script></body></html>