# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DataPath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:57 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 20:41:57 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:57 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v 
# -- Compiling module MDR_register
# 
# Top level modules:
# 	MDR_register
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v 
# -- Compiling module Mux32to1
# 
# Top level modules:
# 	Mux32to1
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v 
# -- Compiling module Encoder32to5
# 
# Top level modules:
# 	Encoder32to5
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v 
# -- Compiling module sra
# 
# Top level modules:
# 	sra
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v 
# -- Compiling module shiftRight
# 
# Top level modules:
# 	shiftRight
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v 
# -- Compiling module shiftLeft
# 
# Top level modules:
# 	shiftLeft
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v 
# -- Compiling module rotateRight
# 
# Top level modules:
# 	rotateRight
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v 
# -- Compiling module rotLeft
# 
# Top level modules:
# 	rotLeft
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v 
# -- Compiling module orALU
# 
# Top level modules:
# 	orALU
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v 
# -- Compiling module notALU
# 
# Top level modules:
# 	notALU
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v 
# -- Compiling module negALU
# 
# Top level modules:
# 	negALU
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v 
# -- Compiling module andALU
# 
# Top level modules:
# 	andALU
# End time: 20:41:58 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:58 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v 
# -- Compiling module booth
# 
# Top level modules:
# 	booth
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:59 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v 
# -- Compiling module divisor
# 
# Top level modules:
# 	divisor
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:59 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:59 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:59 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:59 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:59 on Feb 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 20:41:59 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU 
# Start time: 20:41:59 on Feb 27,2025
# Loading work.ALU
# Loading work.andALU
# Loading work.orALU
# Loading work.notALU
# Loading work.adder
# Loading work.subtractor
# Loading work.booth
# Loading work.shiftLeft
# Loading work.shiftRight
# Loading work.sra
# Loading work.rotLeft
# Loading work.rotateRight
# Loading work.negALU
# Loading work.divisor
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(12): [PCDPC] - Port size (32) does not match connection size (64) for port 'A'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/sub_op/add1 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(12): [PCDPC] - Port size (32) does not match connection size (64) for port 'B'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/sub_op/add1 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'A'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/sub_op/add2 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'B'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/sub_op/add2 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v(27): [PCDPC] - Port size (5) does not match connection size (6) for port 'rotate'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/ror_op File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mistr  Hostname: LAPTOP-D6TF3BP4  ProcessID: 18488
#           Attempting to use alternate WLF file "./wlftmr0tcd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmr0tcd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder_test.v 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v 
# -- Compiling module andALU
# 
# Top level modules:
# 	andALU
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v 
# -- Compiling module booth
# 
# Top level modules:
# 	booth
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 20:42:14 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus_test.v 
# -- Compiling module Bus_tb
# 
# Top level modules:
# 	Bus_tb
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath_test.v 
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v 
# -- Compiling module divisor
# 
# Top level modules:
# 	divisor
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor_tb.v 
# -- Compiling module divisor_tb
# 
# Top level modules:
# 	divisor_tb
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v 
# -- Compiling module Encoder32to5
# 
# Top level modules:
# 	Encoder32to5
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5_test.v 
# -- Compiling module Encoder32to5_test
# 
# Top level modules:
# 	Encoder32to5_test
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v 
# -- Compiling module MDR_register
# 
# Top level modules:
# 	MDR_register
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_test.v 
# -- Compiling module MDR_register_tb
# 
# Top level modules:
# 	MDR_register_tb
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v 
# -- Compiling module Mux32to1
# 
# Top level modules:
# 	Mux32to1
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux32to1_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux32to1_test.v 
# -- Compiling module Mux32to1_test
# 
# Top level modules:
# 	Mux32to1_test
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v 
# -- Compiling module negALU
# 
# Top level modules:
# 	negALU
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v 
# -- Compiling module notALU
# 
# Top level modules:
# 	notALU
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v 
# -- Compiling module orALU
# 
# Top level modules:
# 	orALU
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:42:15 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:15 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_test.v 
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v 
# -- Compiling module rotLeft
# 
# Top level modules:
# 	rotLeft
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v 
# -- Compiling module rotateRight
# 
# Top level modules:
# 	rotateRight
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v 
# -- Compiling module shiftLeft
# 
# Top level modules:
# 	shiftLeft
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v 
# -- Compiling module shiftRight
# 
# Top level modules:
# 	shiftRight
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v 
# -- Compiling module sra
# 
# Top level modules:
# 	sra
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:16 on Feb 27,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor_test.v 
# -- Compiling module subtractor_tb
# 
# Top level modules:
# 	subtractor_tb
# End time: 20:42:16 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" work.ALU_tb
# End time: 20:42:28 on Feb 27,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 7
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" work.ALU_tb 
# Start time: 20:42:28 on Feb 27,2025
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.andALU
# Loading work.orALU
# Loading work.notALU
# Loading work.adder
# Loading work.subtractor
# Loading work.booth
# Loading work.shiftLeft
# Loading work.shiftRight
# Loading work.sra
# Loading work.rotLeft
# Loading work.rotateRight
# Loading work.negALU
# Loading work.divisor
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(12): [PCDPC] - Port size (32) does not match connection size (64) for port 'A'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/sub_op/add1 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(12): [PCDPC] - Port size (32) does not match connection size (64) for port 'B'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/sub_op/add1 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'A'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/sub_op/add2 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'B'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/sub_op/add2 File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v(27): [PCDPC] - Port size (5) does not match connection size (6) for port 'rotate'. The port definition is at: C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/ror_op File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v
add wave -position insertpoint  \
sim:/ALU_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mistr  Hostname: LAPTOP-D6TF3BP4  ProcessID: 18488
#           Attempting to use alternate WLF file "./wlft6ard59".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ard59
add wave -position insertpoint  \
sim:/ALU_tb/A
add wave -position insertpoint  \
sim:/ALU_tb/B
add wave -position insertpoint  \
sim:/ALU_tb/Result
run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v(59)
#    Time: 1035 ns  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v line 59
# End time: 20:43:20 on Feb 27,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 7
