CLK_SET_RATE_PARENT,VAR_0
IS_ERR,FUNC_0
PTR_ERR,FUNC_1
__clk_get_name,FUNC_2
clk_register_fractional_divider,FUNC_3
clk_register_gate,FUNC_4
snprintf,FUNC_5
intel_lpss_register_clock_divider,FUNC_6
lpss,VAR_1
devname,VAR_2
clk,VAR_3
name,VAR_4
tmp,VAR_5
