// Seed: 51043641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(1),
      .id_1(1 - 1'h0),
      .id_2(1),
      .id_3(id_3),
      .id_4(id_3),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_4),
      .id_8(id_4),
      .id_9(id_1)
  );
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_7;
  module_0(
      id_4, id_6, id_7, id_4
  );
  wire id_8;
  supply0 id_9 = 1'b0;
  wire id_10;
  id_11(
      .id_0(1'b0), .id_1(id_2), .id_2(1), .id_3(id_9)
  );
  assign id_7 = 1;
endmodule
