
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.213112                       # Number of seconds simulated
sim_ticks                                213111550500                       # Number of ticks simulated
final_tick                               213111550500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31081                       # Simulator instruction rate (inst/s)
host_op_rate                                    50060                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21063663                       # Simulator tick rate (ticks/s)
host_mem_usage                                4996796                       # Number of bytes of host memory used
host_seconds                                 10117.50                       # Real time elapsed on the host
sim_insts                                   314460328                       # Number of instructions simulated
sim_ops                                     506480861                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          198400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        50637440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50835840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       198400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        198400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22946816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22946816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           791210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              794310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        358544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             358544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             930968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          237610021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238540989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        930968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           930968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       107675140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107675140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       107675140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            930968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         237610021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            346216129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      794310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     358544                       # Number of write requests accepted
system.mem_ctrls.readBursts                    794310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   358544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               50819648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22945728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50835840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22946816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22774                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  213111438500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                794310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               358544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  664418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       275509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.735660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.031275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.983900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       149625     54.31%     54.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40016     14.52%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19689      7.15%     75.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12902      4.68%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7130      2.59%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5631      2.04%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5817      2.11%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5763      2.09%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28936     10.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       275509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.187076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.957123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    452.160300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        21937     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18363     83.69%     83.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              350      1.60%     85.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2669     12.16%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              497      2.26%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.28%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21943                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16296816000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31185384750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3970285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20523.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39273.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       238.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   603258                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  273808                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     184855.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                964892460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                512837325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2803920840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              927594000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11391123120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9656945700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            477794400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     39675323100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9630095040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19611065640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            95652503715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            448.837726                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         190687005500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    570224250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4826932000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  78602088750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  25078057000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17027337000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  87006911500                       # Time in different power states
system.mem_ctrls_1.actEnergy               1002306060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                532719330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2865646140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              943916940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11590266480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10061213070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            475859520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     39604787880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10172882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19126652760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            96376938540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            452.237048                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         189805765250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    552552750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4911574000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  76462275750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26491887750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   17841658500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  86851601750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               118446560                       # Number of BP lookups
system.cpu.branchPred.condPredicted         118446560                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8620192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             83369885                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6992698                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              77969                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        83369885                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           55200200                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         28169685                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2676751                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    92474845                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    32315890                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        286224                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        526793                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    79371424                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1306                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                  2293                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        426223102                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           83056477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      716502577                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   118446560                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           62192898                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     334304552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17249126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         11                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6662                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  79370305                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2063031                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          425993574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.733307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.428279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                230061375     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 15135797      3.55%     57.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21456258      5.04%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5060955      1.19%     63.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20189865      4.74%     68.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10507035      2.47%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5015266      1.18%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 20782186      4.88%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 97784837     22.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            425993574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.277898                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.681051                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 65588807                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             190742380                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 138253505                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              22784319                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8624563                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1092546584                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8624563                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 77350467                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               109128260                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         103328                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 146561330                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              84225626                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1049970845                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 46389                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25112690                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               32666481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               25040272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              100                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1466499747                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2618322547                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1587821149                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1730554                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             721107396                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                745392351                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               3823                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3980                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  91526300                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            104413799                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            44399829                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11142627                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         12798647                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  964622750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9900                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 810698795                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4485699                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       458151788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    641972123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6860                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     425993574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.903078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.296885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           197224559     46.30%     46.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            47370850     11.12%     57.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            40814060      9.58%     67.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28170594      6.61%     73.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            35834701      8.41%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            29894934      7.02%     89.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            27008276      6.34%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15079887      3.54%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4595713      1.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       425993574                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6150949     93.70%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2788      0.04%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 206137      3.14%     96.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18213      0.28%     97.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            142454      2.17%     99.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            44000      0.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11425925      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             660749938     81.50%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2857055      0.35%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1212950      0.15%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              267288      0.03%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  44      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             99008247     12.21%     95.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            33276590      4.10%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1057252      0.13%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         843506      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              810698795                       # Type of FU issued
system.cpu.iq.rate                           1.902053                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6564541                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008097                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2053734386                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1419868052                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    772655649                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4707018                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2921427                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1887558                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              803411395                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2426016                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 815184494                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10660185                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2803768                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     47193275                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        89001                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7532                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     21849078                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        34971                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        128839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8624563                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                77174783                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              28325267                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           964632650                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1111924                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             104413799                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             44399829                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5745                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 300263                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              27777042                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7532                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4008199                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      7077756                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             11085955                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             782151628                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              89990465                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21332064                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    122305175                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71598321                       # Number of branches executed
system.cpu.iew.exec_stores                   32314710                       # Number of stores executed
system.cpu.iew.exec_rate                     1.835076                       # Inst execution rate
system.cpu.iew.wb_sent                      777251262                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     774543207                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 596058579                       # num instructions producing a value
system.cpu.iew.wb_consumers                 995303919                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.817225                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.598871                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       458206114                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8621123                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               3439                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1284188                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    363547093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.393164                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.136397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    178498918     49.10%     49.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84942578     23.36%     72.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     32401111      8.91%     81.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18497107      5.09%     86.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     11739335      3.23%     89.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     12622600      3.47%     93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2112014      0.58%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3365124      0.93%     94.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     19368306      5.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    363547093                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            314460328                       # Number of instructions committed
system.cpu.commit.committedOps              506480861                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       79771275                       # Number of memory references committed
system.cpu.commit.loads                      57220524                       # Number of loads committed
system.cpu.commit.membars                         498                       # Number of memory barriers committed
system.cpu.commit.branches                   49077706                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1769139                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 501366601                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4100190                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4906554      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        418237351     82.58%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2239003      0.44%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1152952      0.23%     84.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         173726      0.03%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        56493211     11.15%     95.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21744452      4.29%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       727313      0.14%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       806299      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         506480861                       # Class of committed instruction
system.cpu.commit.bw_lim_events              19368306                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1308865762                       # The number of ROB reads
system.cpu.rob.rob_writes                  1992148625                       # The number of ROB writes
system.cpu.timesIdled                            2065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          229528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   314460328                       # Number of Instructions Simulated
system.cpu.committedOps                     506480861                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.355411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.355411                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.737783                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.737783                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1096867826                       # number of integer regfile reads
system.cpu.int_regfile_writes               666966472                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1347219                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1089750                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 402044732                       # number of cc regfile reads
system.cpu.cc_regfile_writes                385841799                       # number of cc regfile writes
system.cpu.misc_regfile_reads               286543705                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2287407                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.072491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           100041204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287407                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.735638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.072491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         216206667                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        216206667                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     78976344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        78976344                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21926643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21926643                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     100902987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        100902987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    100903030                       # number of overall hits
system.cpu.dcache.overall_hits::total       100903030                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5431725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5431725                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       624362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       624362                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6056087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6056087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6056088                       # number of overall misses
system.cpu.dcache.overall_misses::total       6056088                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 307765524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 307765524000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  29966313282                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29966313282                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 337731837282                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 337731837282                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 337731837282                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 337731837282                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     84408069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84408069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     22551005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22551005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           44                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           44                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    106959074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    106959074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    106959118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    106959118                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.064351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064351                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027687                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.022727                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022727                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.056621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.056621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056621                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56660.733745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56660.733745                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47995.094644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47995.094644                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55767.335787                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55767.335787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55767.326578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55767.326578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       967472                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        53354                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18617                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             499                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.967127                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.921844                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1743013                       # number of writebacks
system.cpu.dcache.writebacks::total           1743013                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3751061                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3751061                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        16589                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16589                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3767650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3767650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3767650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3767650                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1680664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1680664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       607773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       607773                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2288437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2288437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2288437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2288437                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  62850188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62850188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27892653785                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27892653785                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  90742841785                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90742841785                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  90742841785                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90742841785                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021395                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37396.045849                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37396.045849                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45893.209776                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45893.209776                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39652.759410                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39652.759410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39652.759410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39652.759410                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6603                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.233877                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            77499544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11737.020142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.233877                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         158747726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        158747726                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     79362079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        79362079                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      79362079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         79362079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     79362079                       # number of overall hits
system.cpu.icache.overall_hits::total        79362079                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8223                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8223                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8223                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8223                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8223                       # number of overall misses
system.cpu.icache.overall_misses::total          8223                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    429308497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    429308497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    429308497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    429308497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    429308497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    429308497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     79370302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     79370302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     79370302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     79370302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     79370302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     79370302                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52208.256962                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52208.256962                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52208.256962                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52208.256962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52208.256962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52208.256962                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2638                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.963636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         6603                       # number of writebacks
system.cpu.icache.writebacks::total              6603                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1100                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1100                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1100                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1100                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1100                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1100                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7123                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7123                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    360633997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    360633997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    360633997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    360633997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    360633997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    360633997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50629.509617                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50629.509617                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50629.509617                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50629.509617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50629.509617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50629.509617                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    763521                       # number of replacements
system.l2.tags.tagsinuse                 28575.721767                       # Cycle average of tags in use
system.l2.tags.total_refs                     2525751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    763521                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.308031                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       47.404107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        408.524556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      28119.793104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.012467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.858148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.872062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2261                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37511969                       # Number of tag accesses
system.l2.tags.data_accesses                 37511969                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1743013                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1743013                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6600                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6600                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             360298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                360298                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            4016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4016                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1136923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1136923                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  4016                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1497221                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1501237                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4016                       # number of overall hits
system.l2.overall_hits::cpu.data              1497221                       # number of overall hits
system.l2.overall_hits::total                 1501237                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           262729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262729                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3101                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       528481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          528481                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              791210                       # number of demand (read+write) misses
system.l2.demand_misses::total                 794311                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3101                       # number of overall misses
system.l2.overall_misses::cpu.data             791210                       # number of overall misses
system.l2.overall_misses::total                794311                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  24486110500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24486110500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    307398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    307398000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  47006217500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47006217500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     307398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   71492328000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71799726000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    307398000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  71492328000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71799726000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1743013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1743013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6600                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6600                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         623027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            623027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         7117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1665404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1665404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7117                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2288431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2295548                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7117                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2288431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2295548                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.421698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421698                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.435717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.435717                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.317329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.317329                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.435717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.345743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.346022                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.435717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.345743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.346022                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93199.115819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93199.115819                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99128.668172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99128.668172                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88945.898717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88945.898717                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99128.668172                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90358.220953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90392.460887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99128.668172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90358.220953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90392.460887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               358544                       # number of writebacks
system.l2.writebacks::total                    358544                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       262729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262729                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3101                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       528481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       528481                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         791210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            794311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        791210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           794311                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  21858820500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21858820500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    276398000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    276398000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41721407500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41721407500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    276398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  63580228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63856626000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    276398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  63580228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63856626000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.421698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.435717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.435717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.317329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.317329                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.435717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.345743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.346022                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.435717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.345743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.346022                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83199.115819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83199.115819                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89131.892938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89131.892938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78945.898717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78945.898717                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89131.892938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80358.220953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80392.473477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89131.892938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80358.220953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80392.473477                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1555575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       761283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             531581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       358544                       # Transaction distribution
system.membus.trans_dist::CleanEvict           402721                       # Transaction distribution
system.membus.trans_dist::ReadExReq            262729                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        531581                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2349885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2349885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2349885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73782656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73782656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73782656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            794310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  794310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              794310                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3187091000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4225211750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4589570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2294016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2266                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 213111550500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1672526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2101557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6603                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          949371                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           623027                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          623027                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1665404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6864281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6885123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       878016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    258012416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              258890432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          763527                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22947200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3059081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3056358     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2723      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3059081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4044401000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10694976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3432649500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
