----------===Caloric Connector and BuddySet Information===----------
entry: {1 1 } 
sw.bb1: { 1 0 } 
label_4: { 1 0 } 
sw.bb: { 0 1 } 
label_3: { 0 1 } 
sw.default: 
label_5: 
end is a Caloric Connector
end: { 1 0 } { 0 1 } 
if.else: { 1 0 } { 0 1 } 
if.then: 
if.end is a Caloric Connector
if.end: { 1 0 } { 0 1 } 
----------===Initiating Tau Insertion Algroithm===----------
Inserted Tau at : end
Inserted Tau at : if.end
Inserted Tau at : if.end
-- BB: entry
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: sw.default
-------- Succ: sw.bb
-------- Succ: sw.bb1
------ Recurse over Child 
-------- Parent: entry | Child: sw.default
-- BB: sw.default
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: label_5
------ Recurse over Child 
-------- Parent: sw.default | Child: label_5
-- BB: label_5
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: end
---------- phi: a.0
---------- V: add3
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
------ Remove definitions if needed
-------- Parent: entry | Child: end
-- BB: end
---- I: ---- attempt to renaming uses in I
------ a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: if.then
-------- Succ: if.else
------ Recurse over Child 
-------- Parent: end | Child: if.then
-- BB: if.then
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: if.end
---------- phi: a.1
---------- V: add6
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: a.0 mrd: tau
---------- mrd not changed
-------- Parent: end | Child: if.end
-- BB: if.end
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ phi: a.1
------ tau2
------ mrd: tau2
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau1
------ mrd: tau1
------ phi: a.1
------ tau2
------ mrd: tau2
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau1
------ mrd: tau1
------ phi: a.1
------ tau2
------ mrd: tau2
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: a.0 mrd: tau1
---------- mrd changed
-------- phi: a.1 mrd: tau2
---------- mrd changed
-------- Parent: end | Child: if.else
-- BB: if.else
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ tau
------ mrd: tau
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: if.end
---------- phi: a.1
---------- V: add7
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: a.0 mrd: tau
---------- mrd not changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
------ Remove definitions if needed
-------- phi: a.0 mrd: tau
---------- mrd changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
-------- Parent: entry | Child: sw.bb
-- BB: sw.bb
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: label_3
------ Recurse over Child 
-------- Parent: sw.bb | Child: label_3
-- BB: label_3
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: end
---------- phi: a.0
---------- V: add
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: a.0 mrd: a.0
---------- mrd not changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
------ Remove definitions if needed
-------- phi: a.0 mrd: a.0
---------- mrd not changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
-------- Parent: entry | Child: sw.bb1
-- BB: sw.bb1
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: label_4
------ Recurse over Child 
-------- Parent: sw.bb1 | Child: label_4
-- BB: label_4
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: a.0
------ a.0
------ mrd: a.0
------ phi: a.1
------ a.1
------ mrd: a.1
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: end
---------- phi: a.0
---------- V: add2
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: a.0 mrd: a.0
---------- mrd not changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
------ Remove definitions if needed
-------- phi: a.0 mrd: a.0
---------- mrd not changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
------ Remove definitions if needed
-------- phi: a.0 mrd: a.0
---------- mrd not changed
-------- phi: a.1 mrd: a.1
---------- mrd not changed
Speculative SCCP on function 'main'
Marking Block Executable: entry

Popped off BBWL: 
entry:
  switch i32 undef, label %sw.default [
    i32 2, label %sw.bb
    i32 4, label %sw.bb1
  ]

RESOLVING UNDEFs
Marking Block Executable: sw.bb

Popped off BBWL: 
sw.bb:                                            ; preds = %entry
  br label %label_3

Marking Block Executable: label_3

Popped off BBWL: 
label_3:                                          ; preds = %sw.bb
  %add = add nsw i32 101, 50
  br label %end

Merged constantrange<151, 152> into   %add = add nsw i32 101, 50 : constantrange<151, 152>
Marking Block Executable: end

Popped off BBWL: 
end:                                              ; preds = %label_5, %label_4, %label_3
  %a.0 = phi i32 [ %add3, %label_5 ], [ %add2, %label_4 ], [ %add, %label_3 ]
  %tau = call i32 (...) @llvm.tau.i32(i32 %a.0, i32 %add, i32 %add2)
  %add4 = add nsw i32 %tau, 101
  %add5 = add nsw i32 %add4, 100
  %cmp = icmp sge i32 %add5, 100
  br i1 %cmp, label %if.then, label %if.else

Marking Spec PHINode exec.
Merged constantrange<151, 152> into   %a.0 = phi i32 [ %add3, %label_5 ], [ %add2, %label_4 ], [ %add, %label_3 ] : constantrange<151, 152>
Merged overdefined into   %tau = call i32 (...) @llvm.tau.i32(i32 %a.0, i32 %add, i32 %add2) : overdefined
Merged overdefined into   %add4 = add nsw i32 %tau, 101 : overdefined
Merged overdefined into   %add5 = add nsw i32 %add4, 100 : overdefined
markOverdefined:   %cmp = icmp sge i32 %add5, 100
Marking Block Executable: if.then
Marking Block Executable: if.else
[Taulog] Visiting LLVM Instrinsic : llvm.tau (call)
		Tau State init : unknown
		x0 (phi-state) a.0 : constantrange<151, 152>
		Tau Operand (L) : add, constantrange<151, 152>
		Tau Operand (L) : add2, constantrange<151, 152>
		Meet over Ops : Beta constantrange<151, 152>
		ValueLattice (TauState) tau : speculative constant

Popped off BBWL: 
if.else:                                          ; preds = %end
  %add7 = add nsw i32 %add4, 666
  br label %if.end

Merged overdefined into   %add7 = add nsw i32 %add4, 666 : overdefined
Marking Block Executable: if.end

Popped off BBWL: 
if.end:                                           ; preds = %if.else, %if.then
  %a.1 = phi i32 [ %add6, %if.then ], [ %add7, %if.else ]
  %tau2 = call i32 (...) @llvm.tau.i32(i32 %a.1, i32 %add7)
  %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %add, i32 %add2)
  %add8 = add nsw i32 %tau2, 1
  ret i32 0

Marking Spec PHINode exec.
Merged overdefined into   %a.1 = phi i32 [ %add6, %if.then ], [ %add7, %if.else ] : overdefined
Merged overdefined into   %tau2 = call i32 (...) @llvm.tau.i32(i32 %a.1, i32 %add7) : overdefined
Merged overdefined into   %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %add, i32 %add2) : overdefined
Merged overdefined into   %add8 = add nsw i32 %tau2, 1 : overdefined
[Taulog] Visiting LLVM Instrinsic : llvm.tau (call)
		Tau State init : unknown
		x0 (phi-state) a.1 : overdefined
		Tau Operand (L) : add7, overdefined
		Meet over Ops : Beta overdefined
		ValueLattice (TauState) tau2 : overdefined
[Taulog] Visiting LLVM Instrinsic : llvm.tau (call)
		Tau State init : unknown
		x0 (phi-state) tau : overdefined
		Tau Operand (L) : add, constantrange<151, 152>
		Tau Operand (L) : add2, constantrange<151, 152>
		Meet over Ops : Beta constantrange<151, 152>
		ValueLattice (TauState) tau1 : overdefined

Popped off BBWL: 
if.then:                                          ; preds = %end
  %add6 = add nsw i32 %add4, 999
  br label %if.end

Merged overdefined into   %add6 = add nsw i32 %add4, 999 : overdefined
Marking Edge Executable: if.then -> if.end
Marking Spec PHINode exec.
		Tau State init : unknown
		x0 (phi-state) a.1 : overdefined
		Tau Operand (L) : add7, overdefined
		Meet over Ops : Beta overdefined
		ValueLattice (TauState) tau2 : overdefined
		Tau State init : unknown
		x0 (phi-state) tau : overdefined
		Tau Operand (L) : add, constantrange<151, 152>
		Tau Operand (L) : add2, constantrange<151, 152>
		Meet over Ops : Beta constantrange<151, 152>
		ValueLattice (TauState) tau1 : overdefined

Popped off OI-WL:   %add6 = add nsw i32 %add4, 999
Marking Spec PHINode exec.

Popped off OI-WL:   %add8 = add nsw i32 %tau2, 1

Popped off OI-WL:   %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %add, i32 %add2)

Popped off OI-WL:   %tau2 = call i32 (...) @llvm.tau.i32(i32 %a.1, i32 %add7)

Popped off OI-WL:   %a.1 = phi i32 [ %add6, %if.then ], [ %add7, %if.else ]

Popped off OI-WL:   %add7 = add nsw i32 %add4, 666
Marking Spec PHINode exec.

Popped off OI-WL:   %cmp = icmp sge i32 %add5, 100

Popped off OI-WL:   %add5 = add nsw i32 %add4, 100

Popped off OI-WL:   %add4 = add nsw i32 %tau, 101

Popped off OI-WL:   %tau = call i32 (...) @llvm.tau.i32(i32 %a.0, i32 %add, i32 %add2)

Popped off I-WL:   %a.0 = phi i32 [ %add3, %label_5 ], [ %add2, %label_4 ], [ %add, %label_3 ]

Popped off I-WL:   %add = add nsw i32 101, 50
Marking Spec PHINode exec.
RESOLVING UNDEFs
  BasicBlock Dead:
sw.bb1:                                           ; preds = %entry
  br label %label_4
  BasicBlock Dead:
sw.default:                                       ; preds = %entry
  br label %label_5
  Constant: i32 151 =   %add = add nsw i32 101, 50
  BasicBlock Dead:
label_4:                                          ; preds = %sw.bb1
  %add2 = add nsw i32 101, 40
  br label %end
  BasicBlock Dead:
label_5:                                          ; preds = %sw.default
  %add3 = add nsw i32 101, 40
  br label %end
  Constant: i32 151 =   %a.0 = phi i32 [ undef, %label_5 ], [ undef, %label_4 ], [ 151, %label_3 ]
===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0118 seconds (0.0118 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0000 (  0.0%)   0.0094 ( 81.8%)   0.0094 ( 80.1%)   0.0094 ( 80.0%)  SCCPTauPass
   0.0000 (  0.4%)   0.0008 (  7.3%)   0.0008 (  7.1%)   0.0009 (  7.2%)  VerifierPass
   0.0000 (  0.0%)   0.0008 (  6.8%)   0.0008 (  6.7%)   0.0008 (  6.7%)  VerifierAnalysis
   0.0002 ( 99.6%)   0.0003 (  2.7%)   0.0006 (  4.7%)   0.0006 (  4.7%)  PrintModulePass
   0.0000 (  0.0%)   0.0001 (  0.7%)   0.0001 (  0.7%)   0.0001 (  0.7%)  DominatorTreeAnalysis
   0.0000 (  0.0%)   0.0001 (  0.6%)   0.0001 (  0.6%)   0.0001 (  0.6%)  PreservedCFGCheckerAnalysis
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)  TargetLibraryAnalysis
   0.0002 (100.0%)   0.0115 (100.0%)   0.0118 (100.0%)   0.0118 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0025 seconds (0.0025 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0016 (100.0%)   0.0008 (100.0%)   0.0025 (100.0%)   0.0025 (100.0%)  Parse IR
   0.0016 (100.0%)   0.0008 (100.0%)   0.0025 (100.0%)   0.0025 (100.0%)  Total

