"""IBuffer — Instruction Buffer for XiangShan-pyc.

Circular FIFO between IFU and Decode.  Receives up to ``enq_width``
instructions per cycle from IFU and supplies up to ``deq_width`` (DecodeWidth)
instructions per cycle to the decode stage.

Reference: XiangShan/src/main/scala/xiangshan/frontend/ibuffer/

Key features:
  F-IB-001  Circular queue storage with head/tail pointers
  F-IB-002  Multi-enqueue (up to enq_width per cycle)
  F-IB-003  Multi-dequeue (up to deq_width per cycle)
  F-IB-004  Flush on redirect (synchronous clear of pointers)
  F-IB-005  Backpressure: in_ready deasserted when insufficient space
  F-IB-006  Bypass path when buffer is empty and decode can accept
"""
from __future__ import annotations

import sys
from pathlib import Path

_XS_ROOT = Path(__file__).resolve().parent.parent.parent
if str(_XS_ROOT) not in sys.path:
    sys.path.insert(0, str(_XS_ROOT))

from pycircuit import (
    CycleAwareCircuit,
    CycleAwareDomain,
    CycleAwareSignal,
    cas,
    compile_cycle_aware,
    mux,
    u,
    wire_of,
)

from top.parameters import (
    DECODE_WIDTH,
    FTQ_IDX_WIDTH,
    IBUFFER_SIZE,
    INST_BYTES,
    FETCH_BLOCK_SIZE,
    PC_WIDTH,
)

INST_WIDTH = 32
IBUF_ENTRY_WIDTH = INST_WIDTH + PC_WIDTH + 1 + 1 + FTQ_IDX_WIDTH + 1  # inst + pc + isRvc + predTaken + ftqPtr + isLast

ENQ_WIDTH = FETCH_BLOCK_SIZE // INST_BYTES  # 32  (max enqueue per cycle)
DEQ_WIDTH = DECODE_WIDTH                    # 8   (decode width)
PTR_WIDTH = (IBUFFER_SIZE - 1).bit_length() + 1  # extra bit for wrap-around


def ibuffer(
    m: CycleAwareCircuit,
    domain: CycleAwareDomain,
    *,
    prefix: str = "ibuf",
    size: int = IBUFFER_SIZE,
    enq_width: int = ENQ_WIDTH,
    deq_width: int = DEQ_WIDTH,
    inst_width: int = INST_WIDTH,
    pc_width: int = PC_WIDTH,
    inputs: dict[str, CycleAwareSignal] | None = None,
) -> dict[str, CycleAwareSignal]:
    """IBuffer: circular instruction FIFO between IFU and Decode."""
    _in = inputs or {}
    _out: dict[str, CycleAwareSignal] = {}

    ptr_w = max(1, (size - 1).bit_length() + 1)
    idx_w = max(1, (size - 1).bit_length())
    cnt_w = max(1, size.bit_length())
    enq_cnt_w = max(1, enq_width.bit_length())
    deq_cnt_w = max(1, deq_width.bit_length())

    cd = domain.clock_domain
    rst = m.reset_active(cd.rst)

    # ── Cycle 0: Inputs ──────────────────────────────────────────────
    flush = (_in["flush"] if "flush" in _in else
        cas(domain, m.input(f"{prefix}_flush", width=1), cycle=0))

    # Enqueue interface (from IFU)
    in_valid = (_in["in_valid"] if "in_valid" in _in else
        cas(domain, m.input(f"{prefix}_in_valid", width=1), cycle=0))
    in_num = (_in["in_num"] if "in_num" in _in else
        cas(domain, m.input(f"{prefix}_in_num", width=enq_cnt_w), cycle=0))
    in_insts = [cas(domain, m.input(f"{prefix}_in_inst_{i}", width=inst_width), cycle=0) for i in range(enq_width)]
    in_pcs = [cas(domain, m.input(f"{prefix}_in_pc_{i}", width=pc_width), cycle=0) for i in range(enq_width)]
    in_is_rvc = [cas(domain, m.input(f"{prefix}_in_is_rvc_{i}", width=1), cycle=0) for i in range(enq_width)]

    # Dequeue interface (to Decode) — decode_accept tells us how many decode consumed
    decode_accept = (_in["decode_accept"] if "decode_accept" in _in else
        cas(domain, m.input(f"{prefix}_decode_accept", width=1), cycle=0))

    # ── State registers ──────────────────────────────────────────────
    # Circular queue pointers (with wrap bit for full/empty disambiguation)
    enq_ptr = domain.signal(width=ptr_w, reset_value=0, name=f"{prefix}_enq_ptr")
    deq_ptr = domain.signal(width=ptr_w, reset_value=0, name=f"{prefix}_deq_ptr")

    # Storage: per-entry inst and pc
    entry_inst = [domain.signal(width=inst_width, reset_value=0, name=f"{prefix}_ent_inst_{i}") for i in range(size)]
    entry_pc = [domain.signal(width=pc_width, reset_value=0, name=f"{prefix}_ent_pc_{i}") for i in range(size)]
    entry_rvc = [domain.signal(width=1, reset_value=0, name=f"{prefix}_ent_rvc_{i}") for i in range(size)]
    entry_valid = [domain.signal(width=1, reset_value=0, name=f"{prefix}_ent_v_{i}") for i in range(size)]

    # ── Cycle 0: Combinational logic ─────────────────────────────────

    # Current pointer values (idx = ptr mod size)
    zero = cas(domain, m.const(0, width=ptr_w), cycle=0)
    size_const = cas(domain, m.const(size, width=cnt_w), cycle=0)

    enq_idx = enq_ptr[0:idx_w]
    deq_idx = deq_ptr[0:idx_w]

    # Number of valid entries = (enq_ptr - deq_ptr) mod (2*size), but since
    # ptr_w has the wrap bit, we can compute:
    num_valid = cas(domain, (wire_of(enq_ptr) - wire_of(deq_ptr))[0:cnt_w], cycle=0)

    num_free = cas(domain, (m.const(size, width=cnt_w) - wire_of(num_valid))[0:cnt_w], cycle=0)

    # Backpressure: ready if we have enough space for incoming instructions
    in_ready_comb = cas(domain, m.const(1, width=1), cycle=0)  # simplified: ready when not full
    is_full = num_valid == size_const
    in_ready_comb = mux(is_full, cas(domain, m.const(0, width=1), cycle=0), in_ready_comb)
    m.output(f"{prefix}_in_ready", wire_of(in_ready_comb))
    _out["in_ready"] = in_ready_comb

    # Enqueue fire
    enq_fire = in_valid & in_ready_comb & (~flush)

    # How many actually enqueue
    actual_enq = mux(enq_fire, in_num, cas(domain, m.const(0, width=enq_cnt_w), cycle=0))

    # ── Dequeue outputs ──────────────────────────────────────────────
    # Produce up to deq_width outputs
    for i in range(deq_width):
        # Index for this dequeue slot
        slot_ptr = cas(domain, (wire_of(deq_ptr) + m.const(i, width=ptr_w))[0:ptr_w], cycle=0)
        slot_idx = slot_ptr[0:idx_w]

        # Mux over storage to find the entry at slot_idx
        out_inst = cas(domain, m.const(0, width=inst_width), cycle=0)
        out_pc = cas(domain, m.const(0, width=pc_width), cycle=0)
        out_rvc = cas(domain, m.const(0, width=1), cycle=0)
        out_v = cas(domain, m.const(0, width=1), cycle=0)

        for j in range(size):
            hit = slot_idx == cas(domain, m.const(j, width=idx_w), cycle=0)
            out_inst = mux(hit, entry_inst[j], out_inst)
            out_pc = mux(hit, entry_pc[j], out_pc)
            out_rvc = mux(hit, entry_rvc[j], out_rvc)
            out_v = mux(hit, entry_valid[j], out_v)

        # Valid if there are enough entries in the buffer
        i_const = cas(domain, m.const(i, width=cnt_w), cycle=0)
        has_entry = cas(domain, m.const(0, width=1), cycle=0)
        has_entry = mux(i_const < num_valid, cas(domain, m.const(1, width=1), cycle=0), has_entry)

        out_valid = has_entry & (~flush)

        m.output(f"{prefix}_out_valid_{i}", wire_of(out_valid))
        m.output(f"{prefix}_out_inst_{i}", wire_of(out_inst))
        m.output(f"{prefix}_out_pc_{i}", wire_of(out_pc))
        m.output(f"{prefix}_out_is_rvc_{i}", wire_of(out_rvc))

    # Count actual dequeues: number of consecutive valid outputs accepted
    num_deq = cas(domain, m.const(0, width=deq_cnt_w), cycle=0)
    running_valid = cas(domain, m.const(1, width=1), cycle=0)
    for i in range(deq_width):
        i_const = cas(domain, m.const(i, width=cnt_w), cycle=0)
        slot_valid = mux(i_const < num_valid, cas(domain, m.const(1, width=1), cycle=0),
                         cas(domain, m.const(0, width=1), cycle=0))
        running_valid = running_valid & slot_valid
        num_deq = mux(running_valid & decode_accept,
                      cas(domain, m.const(i + 1, width=deq_cnt_w), cycle=0),
                      num_deq)

    m.output(f"{prefix}_num_valid", wire_of(num_valid))
    _out["num_valid"] = num_valid

    # ── domain.next() → Cycle 1: State updates ──────────────────────
    domain.next()

    # Enqueue: write instructions into circular buffer
    for i in range(enq_width):
        wr_ptr = cas(domain, (wire_of(enq_ptr) + m.const(i, width=ptr_w))[0:ptr_w], cycle=0)
        wr_idx = wr_ptr[0:idx_w]
        i_const_enq = cas(domain, m.const(i, width=enq_cnt_w), cycle=0)
        do_write = enq_fire & (i_const_enq < in_num)
        for j in range(size):
            hit = wr_idx == cas(domain, m.const(j, width=idx_w), cycle=0)
            we = do_write & hit
            entry_inst[j].assign(mux(we, in_insts[i], entry_inst[j]), when=we)
            entry_pc[j].assign(mux(we, in_pcs[i], entry_pc[j]), when=we)
            entry_rvc[j].assign(mux(we, in_is_rvc[i], entry_rvc[j]), when=we)
            entry_valid[j].assign(mux(we, cas(domain, m.const(1, width=1), cycle=0), entry_valid[j]), when=we)

    # Update enq pointer
    next_enq = cas(domain, (wire_of(enq_ptr) + wire_of(actual_enq) + u(ptr_w, 0))[0:ptr_w], cycle=0)
    next_deq = cas(domain, (wire_of(deq_ptr) + wire_of(num_deq) + u(ptr_w, 0))[0:ptr_w], cycle=0)

    # Invalidate dequeued entries
    for i in range(deq_width):
        clr_ptr = cas(domain, (wire_of(deq_ptr) + m.const(i, width=ptr_w))[0:ptr_w], cycle=0)
        clr_idx = clr_ptr[0:idx_w]
        i_const_deq = cas(domain, m.const(i, width=deq_cnt_w), cycle=0)
        do_clear = i_const_deq < num_deq
        for j in range(size):
            hit = clr_idx == cas(domain, m.const(j, width=idx_w), cycle=0)
            ce = do_clear & hit
            entry_valid[j].assign(cas(domain, m.const(0, width=1), cycle=0), when=ce)

    # Flush: reset pointers and all valid bits
    flush_val = cas(domain, m.const(0, width=ptr_w), cycle=0)
    enq_ptr <<= mux(flush, flush_val, next_enq)
    deq_ptr <<= mux(flush, flush_val, next_deq)

    for j in range(size):
        entry_valid[j].assign(cas(domain, m.const(0, width=1), cycle=0), when=flush)
    return _out


ibuffer.__pycircuit_name__ = "ibuffer"


if __name__ == "__main__":
    print(compile_cycle_aware(
        ibuffer, name="ibuffer", eager=True,
        size=IBUFFER_SIZE, enq_width=ENQ_WIDTH, deq_width=DEQ_WIDTH,
    ).emit_mlir())
