<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='128' type='5'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='330' u='r' c='_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='128'>// Replace this one-element vector with its element.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='2126' c='_ZN4llvm16DAGTypeLegalizer34PromoteFloatRes_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='313' c='_ZN4llvm16DAGTypeLegalizer21PromoteIntRes_BITCASTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='271' c='_ZN4llvm16DAGTypeLegalizer3runEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='327' c='_ZN4llvm16DAGTypeLegalizer3runEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='85' c='_ZN4llvm16DAGTypeLegalizer17ExpandRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='257' u='r' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='276' u='r' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='386' u='r' c='_ZN4llvm16DAGTypeLegalizer23ScalarizeVecRes_UnaryOpEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='413' u='r' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_VecInregOpEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='450' u='r' c='_ZN4llvm16DAGTypeLegalizer23ScalarizeVecRes_VSELECTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='551' u='r' c='_ZN4llvm16DAGTypeLegalizer21ScalarizeVecRes_SETCCEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1046' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2542' u='r' c='_ZN4llvm16DAGTypeLegalizer25SplitVecOp_TruncateHelperEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3437' c='_ZN4llvm16DAGTypeLegalizer19WidenVecRes_BITCASTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='806' u='r' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='837' u='a' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1274' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1286' u='r' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1287' u='r' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1292' u='r' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1849' u='r' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
