#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 03 00:14:02 2017
# Process ID: 19200
# Current directory: E:/HITCS/principles-of-computer-organization/exp2/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7352 E:\HITCS\principles-of-computer-organization\exp2\ram\ram.xpr
# Log file: E:/HITCS/principles-of-computer-organization/exp2/ram/vivado.log
# Journal file: E:/HITCS/principles-of-computer-organization/exp2/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/HITCS/principles-of-computer-organization/exp2/ram/ram.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
reset_run synth_1
launch_runs impl_1
[Wed May 03 00:35:57 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 00:35:57 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed May 03 00:37:53 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed May 03 00:52:05 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 03 00:53:53 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed May 03 00:55:52 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed May 03 00:56:16 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 03 00:58:00 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 01:01:05 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 01:01:05 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744510A
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 01:15:27 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Wed May 03 01:15:30 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 01:15:30 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed May 03 01:16:33 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 01:17:45 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 01:17:45 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 01:28:53 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 01:28:53 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_behav xil_defaultlib.ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram
Built simulation snapshot ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 01:33:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 01:33:49 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 972.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_behav -key {Behavioral:sim_1:Functional:ram} -tclbatch {ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.875 ; gain = 6.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 997.418 ; gain = 0.000
file mkdir E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd w ]
add_files -fileset sim_1 E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.203 ; gain = 314.785
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.v"
write_verilog: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1407.336 ; gain = 95.133
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'ram' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perform
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ram_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.ram in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 1764.547 ; gain = 767.129
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_behav xil_defaultlib.ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram
Built simulation snapshot ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 01:37:00 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1764.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_behav -key {Behavioral:sim_1:Functional:ram} -tclbatch {ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1764.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.957 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/ram_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/ram_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'ram' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/ram_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_func_synth xil_defaultlib.ram -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.ram in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_behav xil_defaultlib.ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram
Built simulation snapshot ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 01:40:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 01:40:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_behav -key {Behavioral:sim_1:Functional:ram} -tclbatch {ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.957 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 03 01:43:15 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 01:43:15 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.957 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 01:58:52 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 01:58:52 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 02:16:14 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 02:16:14 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292744510A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292744510A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744510A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 10:07:19 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 10:07:19 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 10:18:12 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 10:18:12 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 10:23:16 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 10:53:14 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 10:53:14 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 10:56:39 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 10:56:39 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 10:57:53 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Wed May 03 10:57:53 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
print 1
WARNING: [Common 17-259] Unknown Tcl command 'print 1' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
找不到文件 1 
echo 1
WARNING: [Common 17-259] Unknown Tcl command 'echo 1' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
1
chrome
invalid command name "chrome"
firefox
invalid command name "firefox"
file
wrong # args: should be "file option ?arg ...?"
ls
ambiguous command name "ls": lsearch lset lsort
ls
ambiguous command name "ls": lsearch lset lsort
echo
WARNING: [Common 17-259] Unknown Tcl command 'echo' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ECHO 处于打开状态。
1
[1]
2
[2]
3
[3]
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 03 11:00:09 2017...
