                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _fsadd
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl ___fsadd_PARM_2
                             23 	.globl ___fsadd_PARM_1
                             24 	.globl ___fsadd
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
                             29 ;--------------------------------------------------------
                             30 ; overlayable items in ram
                             31 ;--------------------------------------------------------
                             32 	.area	OSEG    (PAG, OVR)
   0000                      33 ___fsadd_sloc0_1_0:
   0000                      34 	.ds 4
   0004                      35 ___fsadd_sloc1_1_0:
   0004                      36 	.ds 4
   0008                      37 ___fsadd_sloc2_1_0:
   0008                      38 	.ds 4
   000C                      39 ___fsadd_sloc3_1_0:
   000C                      40 	.ds 4
                             41 ;--------------------------------------------------------
                             42 ; absolute ram data
                             43 ;--------------------------------------------------------
                             44 	.area IABS    (ABS)
                             45 	.area IABS    (ABS)
                             46 ;--------------------------------------------------------
                             47 ; absolute external ram data
                             48 ;--------------------------------------------------------
                             49 	.area XABS    (ABS)
                             50 ;--------------------------------------------------------
                             51 ; initialized external ram data
                             52 ;--------------------------------------------------------
                             53 	.area XISEG
                             54 ;--------------------------------------------------------
                             55 ; extended address mode data
                             56 ;--------------------------------------------------------
                             57 	.area XSEG
   0000                      58 ___fsadd_PARM_1:
   0000                      59 	.ds 4
   0004                      60 ___fsadd_PARM_2:
   0004                      61 	.ds 4
   0008                      62 ___fsadd_mant1_65536_21:
   0008                      63 	.ds 4
   000C                      64 ___fsadd_mant2_65536_21:
   000C                      65 	.ds 4
   0010                      66 ___fsadd_exp1_65536_21:
   0010                      67 	.ds 2
   0012                      68 ___fsadd_exp2_65536_21:
   0012                      69 	.ds 2
   0014                      70 ___fsadd_sign_65536_21:
   0014                      71 	.ds 1
                             72 ;--------------------------------------------------------
                             73 ; global & static initialisations
                             74 ;--------------------------------------------------------
                             75 	.area HOME    (CODE)
                             76 	.area GSINIT  (CODE)
                             77 	.area GSFINAL (CODE)
                             78 	.area GSINIT  (CODE)
                             79 ;--------------------------------------------------------
                             80 ; Home
                             81 ;--------------------------------------------------------
                             82 	.area HOME    (CODE)
                             83 	.area HOME    (CODE)
                             84 ;--------------------------------------------------------
                             85 ; code
                             86 ;--------------------------------------------------------
                             87 	.area CSEG    (CODE)
                             88 ;------------------------------------------------------------
                             89 ;Allocation info for local variables in function '__fsadd'
                             90 ;------------------------------------------------------------
                             91 ;a1                        Allocated with name '___fsadd_PARM_1'
                             92 ;a2                        Allocated with name '___fsadd_PARM_2'
                             93 ;mant1                     Allocated with name '___fsadd_mant1_65536_21'
                             94 ;mant2                     Allocated with name '___fsadd_mant2_65536_21'
                             95 ;pfl1                      Allocated to registers 
                             96 ;pfl2                      Allocated to registers 
                             97 ;exp1                      Allocated with name '___fsadd_exp1_65536_21'
                             98 ;exp2                      Allocated with name '___fsadd_exp2_65536_21'
                             99 ;expd                      Allocated to registers x h 
                            100 ;sign                      Allocated with name '___fsadd_sign_65536_21'
                            101 ;sloc0                     Allocated with name '___fsadd_sloc0_1_0'
                            102 ;sloc1                     Allocated with name '___fsadd_sloc1_1_0'
                            103 ;sloc2                     Allocated with name '___fsadd_sloc2_1_0'
                            104 ;sloc3                     Allocated with name '___fsadd_sloc3_1_0'
                            105 ;------------------------------------------------------------
                            106 ;../_fsadd.c:170: float __fsadd (float a1, float a2)
                            107 ;	-----------------------------------------
                            108 ;	 function __fsadd
                            109 ;	-----------------------------------------
                            110 ;	Register assignment is optimal.
                            111 ;	Stack space usage: 0 bytes.
   0000                     112 ___fsadd:
                            113 ;../_fsadd.c:178: pfl2 = (long _AUTOMEM *)&a2;
                            114 ;../_fsadd.c:179: exp2 = EXP (*pfl2);
   0000 C6r00r04      [ 4]  115 	lda	___fsadd_PARM_2
   0003 B7*00         [ 3]  116 	sta	*___fsadd_sloc0_1_0
   0005 C6r00r05      [ 4]  117 	lda	(___fsadd_PARM_2 + 1)
   0008 B7*01         [ 3]  118 	sta	*(___fsadd_sloc0_1_0 + 1)
   000A C6r00r06      [ 4]  119 	lda	(___fsadd_PARM_2 + 2)
   000D B7*02         [ 3]  120 	sta	*(___fsadd_sloc0_1_0 + 2)
   000F C6r00r07      [ 4]  121 	lda	(___fsadd_PARM_2 + 3)
   0012 B7*03         [ 3]  122 	sta	*(___fsadd_sloc0_1_0 + 3)
   0014 4E*03*07      [ 5]  123 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   0017 4E*02*06      [ 5]  124 	mov	*(___fsadd_sloc0_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   001A 4E*01*05      [ 5]  125 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   001D 4E*00*04      [ 5]  126 	mov	*___fsadd_sloc0_1_0,*___fsadd_sloc1_1_0
   0020 B6*05         [ 3]  127 	lda	*(___fsadd_sloc1_1_0 + 1)
   0022 BE*04         [ 3]  128 	ldx	*___fsadd_sloc1_1_0
   0024 48            [ 1]  129 	lsla
   0025 9F            [ 1]  130 	txa
   0026 49            [ 1]  131 	rola
   0027 5F            [ 1]  132 	clrx
   0028 59            [ 1]  133 	rolx
   0029 B7*0B         [ 3]  134 	sta	*(___fsadd_sloc2_1_0 + 3)
   002B BF*0A         [ 3]  135 	stx	*(___fsadd_sloc2_1_0 + 2)
   002D 6E 00*09      [ 4]  136 	mov	#0x00,*(___fsadd_sloc2_1_0 + 1)
   0030 6E 00*08      [ 4]  137 	mov	#0x00,*___fsadd_sloc2_1_0
   0033 B6*0B         [ 3]  138 	lda	*(___fsadd_sloc2_1_0 + 3)
   0035 BE*0A         [ 3]  139 	ldx	*(___fsadd_sloc2_1_0 + 2)
   0037 C7r00r13      [ 4]  140 	sta	(___fsadd_exp2_65536_21 + 1)
   003A 87            [ 2]  141 	psha
   003B 4F            [ 1]  142 	clra
   003C C7r00r12      [ 4]  143 	sta	___fsadd_exp2_65536_21
   003F 86            [ 2]  144 	pula
                            145 ;../_fsadd.c:180: mant2 = MANT (*pfl2) << 4;
   0040 4E*03*0B      [ 5]  146 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc2_1_0 + 3)
   0043 4E*02*0A      [ 5]  147 	mov	*(___fsadd_sloc0_1_0 + 2),*(___fsadd_sloc2_1_0 + 2)
   0046 4E*01*09      [ 5]  148 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc2_1_0 + 1)
   0049 6E 00*08      [ 4]  149 	mov	#0x00,*___fsadd_sloc2_1_0
   004C 1E*09         [ 4]  150 	bset	#7,*(___fsadd_sloc2_1_0 + 1)
   004E B6*09         [ 3]  151 	lda	*(___fsadd_sloc2_1_0 + 1)
   0050 BE*08         [ 3]  152 	ldx	*___fsadd_sloc2_1_0
   0052 48            [ 1]  153 	lsla
   0053 59            [ 1]  154 	rolx
   0054 48            [ 1]  155 	lsla
   0055 59            [ 1]  156 	rolx
   0056 48            [ 1]  157 	lsla
   0057 59            [ 1]  158 	rolx
   0058 48            [ 1]  159 	lsla
   0059 59            [ 1]  160 	rolx
   005A B7*09         [ 3]  161 	sta	*(___fsadd_sloc2_1_0 + 1)
   005C BF*08         [ 3]  162 	stx	*___fsadd_sloc2_1_0
   005E B6*0A         [ 3]  163 	lda	*(___fsadd_sloc2_1_0 + 2)
   0060 62            [ 3]  164 	nsa	
   0061 A4 0F         [ 2]  165 	and	#0x0f
   0063 BA*09         [ 3]  166 	ora	*(___fsadd_sloc2_1_0 + 1)
   0065 B7*09         [ 3]  167 	sta	*(___fsadd_sloc2_1_0 + 1)
   0067 B6*0B         [ 3]  168 	lda	*(___fsadd_sloc2_1_0 + 3)
   0069 BE*0A         [ 3]  169 	ldx	*(___fsadd_sloc2_1_0 + 2)
   006B 48            [ 1]  170 	lsla
   006C 59            [ 1]  171 	rolx
   006D 48            [ 1]  172 	lsla
   006E 59            [ 1]  173 	rolx
   006F 48            [ 1]  174 	lsla
   0070 59            [ 1]  175 	rolx
   0071 48            [ 1]  176 	lsla
   0072 59            [ 1]  177 	rolx
   0073 B7*0B         [ 3]  178 	sta	*(___fsadd_sloc2_1_0 + 3)
   0075 BF*0A         [ 3]  179 	stx	*(___fsadd_sloc2_1_0 + 2)
   0077 45r00r0C      [ 3]  180 	ldhx	#___fsadd_mant2_65536_21
   007A 5E*08         [ 4]  181 	mov	*___fsadd_sloc2_1_0,x+
   007C 5E*09         [ 4]  182 	mov	*(___fsadd_sloc2_1_0 + 1),x+
   007E 5E*0A         [ 4]  183 	mov	*(___fsadd_sloc2_1_0 + 2),x+
   0080 5E*0B         [ 4]  184 	mov	*(___fsadd_sloc2_1_0 + 3),x+
                            185 ;../_fsadd.c:181: if (SIGN (*pfl2))
   0082 B6*04         [ 3]  186 	lda	*___fsadd_sloc1_1_0
   0084 49            [ 1]  187 	rola
   0085 4F            [ 1]  188 	clra
   0086 49            [ 1]  189 	rola
   0087 4D            [ 1]  190 	tsta
   0088 27 18         [ 3]  191 	beq	00102$
                            192 ;../_fsadd.c:182: mant2 = -mant2;
   008A 4F            [ 1]  193 	clra
   008B B0*0B         [ 3]  194 	sub	*(___fsadd_sloc2_1_0 + 3)
   008D C7r00r0F      [ 4]  195 	sta	(___fsadd_mant2_65536_21 + 3)
   0090 4F            [ 1]  196 	clra
   0091 B2*0A         [ 3]  197 	sbc	*(___fsadd_sloc2_1_0 + 2)
   0093 C7r00r0E      [ 4]  198 	sta	(___fsadd_mant2_65536_21 + 2)
   0096 4F            [ 1]  199 	clra
   0097 B2*09         [ 3]  200 	sbc	*(___fsadd_sloc2_1_0 + 1)
   0099 C7r00r0D      [ 4]  201 	sta	(___fsadd_mant2_65536_21 + 1)
   009C 4F            [ 1]  202 	clra
   009D B2*08         [ 3]  203 	sbc	*___fsadd_sloc2_1_0
   009F C7r00r0C      [ 4]  204 	sta	___fsadd_mant2_65536_21
   00A2                     205 00102$:
                            206 ;../_fsadd.c:184: if (!*pfl2)
   00A2 B6*00         [ 3]  207 	lda	*___fsadd_sloc0_1_0
   00A4 BA*01         [ 3]  208 	ora	*(___fsadd_sloc0_1_0 + 1)
   00A6 BA*02         [ 3]  209 	ora	*(___fsadd_sloc0_1_0 + 2)
   00A8 BA*03         [ 3]  210 	ora	*(___fsadd_sloc0_1_0 + 3)
   00AA 26 11         [ 3]  211 	bne	00104$
                            212 ;../_fsadd.c:185: return (a1);
   00AC C6r00r00      [ 4]  213 	lda	___fsadd_PARM_1
   00AF B7*00         [ 3]  214 	sta	*___SDCC_hc08_ret3
   00B1 C6r00r01      [ 4]  215 	lda	(___fsadd_PARM_1 + 1)
   00B4 B7*00         [ 3]  216 	sta	*___SDCC_hc08_ret2
   00B6 CEr00r02      [ 4]  217 	ldx	(___fsadd_PARM_1 + 2)
   00B9 C6r00r03      [ 4]  218 	lda	(___fsadd_PARM_1 + 3)
   00BC 81            [ 4]  219 	rts
   00BD                     220 00104$:
                            221 ;../_fsadd.c:187: pfl1 = (long _AUTOMEM *)&a1;
                            222 ;../_fsadd.c:188: exp1 = EXP (*pfl1);
   00BD C6r00r00      [ 4]  223 	lda	___fsadd_PARM_1
   00C0 B7*08         [ 3]  224 	sta	*___fsadd_sloc2_1_0
   00C2 C6r00r01      [ 4]  225 	lda	(___fsadd_PARM_1 + 1)
   00C5 B7*09         [ 3]  226 	sta	*(___fsadd_sloc2_1_0 + 1)
   00C7 C6r00r02      [ 4]  227 	lda	(___fsadd_PARM_1 + 2)
   00CA B7*0A         [ 3]  228 	sta	*(___fsadd_sloc2_1_0 + 2)
   00CC C6r00r03      [ 4]  229 	lda	(___fsadd_PARM_1 + 3)
   00CF B7*0B         [ 3]  230 	sta	*(___fsadd_sloc2_1_0 + 3)
   00D1 4E*0B*07      [ 5]  231 	mov	*(___fsadd_sloc2_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   00D4 4E*0A*06      [ 5]  232 	mov	*(___fsadd_sloc2_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   00D7 4E*09*05      [ 5]  233 	mov	*(___fsadd_sloc2_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   00DA 4E*08*04      [ 5]  234 	mov	*___fsadd_sloc2_1_0,*___fsadd_sloc1_1_0
   00DD B6*05         [ 3]  235 	lda	*(___fsadd_sloc1_1_0 + 1)
   00DF BE*04         [ 3]  236 	ldx	*___fsadd_sloc1_1_0
   00E1 48            [ 1]  237 	lsla
   00E2 9F            [ 1]  238 	txa
   00E3 49            [ 1]  239 	rola
   00E4 5F            [ 1]  240 	clrx
   00E5 59            [ 1]  241 	rolx
   00E6 B7*03         [ 3]  242 	sta	*(___fsadd_sloc0_1_0 + 3)
   00E8 BF*02         [ 3]  243 	stx	*(___fsadd_sloc0_1_0 + 2)
   00EA 6E 00*01      [ 4]  244 	mov	#0x00,*(___fsadd_sloc0_1_0 + 1)
   00ED 6E 00*00      [ 4]  245 	mov	#0x00,*___fsadd_sloc0_1_0
   00F0 B6*03         [ 3]  246 	lda	*(___fsadd_sloc0_1_0 + 3)
   00F2 BE*02         [ 3]  247 	ldx	*(___fsadd_sloc0_1_0 + 2)
   00F4 B7*01         [ 3]  248 	sta	*(___fsadd_sloc0_1_0 + 1)
   00F6 6E 00*00      [ 4]  249 	mov	#0x00,*___fsadd_sloc0_1_0
                            250 ;../_fsadd.c:189: mant1 = MANT (*pfl1) << 4;
   00F9 4E*0B*0F      [ 5]  251 	mov	*(___fsadd_sloc2_1_0 + 3),*(___fsadd_sloc3_1_0 + 3)
   00FC 4E*0A*0E      [ 5]  252 	mov	*(___fsadd_sloc2_1_0 + 2),*(___fsadd_sloc3_1_0 + 2)
   00FF 4E*09*0D      [ 5]  253 	mov	*(___fsadd_sloc2_1_0 + 1),*(___fsadd_sloc3_1_0 + 1)
   0102 6E 00*0C      [ 4]  254 	mov	#0x00,*___fsadd_sloc3_1_0
   0105 1E*0D         [ 4]  255 	bset	#7,*(___fsadd_sloc3_1_0 + 1)
   0107 B6*0D         [ 3]  256 	lda	*(___fsadd_sloc3_1_0 + 1)
   0109 BE*0C         [ 3]  257 	ldx	*___fsadd_sloc3_1_0
   010B 48            [ 1]  258 	lsla
   010C 59            [ 1]  259 	rolx
   010D 48            [ 1]  260 	lsla
   010E 59            [ 1]  261 	rolx
   010F 48            [ 1]  262 	lsla
   0110 59            [ 1]  263 	rolx
   0111 48            [ 1]  264 	lsla
   0112 59            [ 1]  265 	rolx
   0113 B7*0D         [ 3]  266 	sta	*(___fsadd_sloc3_1_0 + 1)
   0115 BF*0C         [ 3]  267 	stx	*___fsadd_sloc3_1_0
   0117 B6*0E         [ 3]  268 	lda	*(___fsadd_sloc3_1_0 + 2)
   0119 62            [ 3]  269 	nsa	
   011A A4 0F         [ 2]  270 	and	#0x0f
   011C BA*0D         [ 3]  271 	ora	*(___fsadd_sloc3_1_0 + 1)
   011E B7*0D         [ 3]  272 	sta	*(___fsadd_sloc3_1_0 + 1)
   0120 B6*0F         [ 3]  273 	lda	*(___fsadd_sloc3_1_0 + 3)
   0122 BE*0E         [ 3]  274 	ldx	*(___fsadd_sloc3_1_0 + 2)
   0124 48            [ 1]  275 	lsla
   0125 59            [ 1]  276 	rolx
   0126 48            [ 1]  277 	lsla
   0127 59            [ 1]  278 	rolx
   0128 48            [ 1]  279 	lsla
   0129 59            [ 1]  280 	rolx
   012A 48            [ 1]  281 	lsla
   012B 59            [ 1]  282 	rolx
   012C B7*0F         [ 3]  283 	sta	*(___fsadd_sloc3_1_0 + 3)
   012E BF*0E         [ 3]  284 	stx	*(___fsadd_sloc3_1_0 + 2)
   0130 45r00r08      [ 3]  285 	ldhx	#___fsadd_mant1_65536_21
   0133 5E*0C         [ 4]  286 	mov	*___fsadd_sloc3_1_0,x+
   0135 5E*0D         [ 4]  287 	mov	*(___fsadd_sloc3_1_0 + 1),x+
   0137 5E*0E         [ 4]  288 	mov	*(___fsadd_sloc3_1_0 + 2),x+
   0139 5E*0F         [ 4]  289 	mov	*(___fsadd_sloc3_1_0 + 3),x+
                            290 ;../_fsadd.c:190: if (SIGN(*pfl1))
   013B B6*04         [ 3]  291 	lda	*___fsadd_sloc1_1_0
   013D 49            [ 1]  292 	rola
   013E 4F            [ 1]  293 	clra
   013F 49            [ 1]  294 	rola
   0140 4D            [ 1]  295 	tsta
   0141 27 1B         [ 3]  296 	beq	00108$
                            297 ;../_fsadd.c:191: if (*pfl1 & 0x80000000)
   0143 0F*08 18      [ 5]  298 	brclr	#7,*___fsadd_sloc2_1_0,00108$
                            299 ;../_fsadd.c:192: mant1 = -mant1;
   0146 4F            [ 1]  300 	clra
   0147 B0*0F         [ 3]  301 	sub	*(___fsadd_sloc3_1_0 + 3)
   0149 C7r00r0B      [ 4]  302 	sta	(___fsadd_mant1_65536_21 + 3)
   014C 4F            [ 1]  303 	clra
   014D B2*0E         [ 3]  304 	sbc	*(___fsadd_sloc3_1_0 + 2)
   014F C7r00r0A      [ 4]  305 	sta	(___fsadd_mant1_65536_21 + 2)
   0152 4F            [ 1]  306 	clra
   0153 B2*0D         [ 3]  307 	sbc	*(___fsadd_sloc3_1_0 + 1)
   0155 C7r00r09      [ 4]  308 	sta	(___fsadd_mant1_65536_21 + 1)
   0158 4F            [ 1]  309 	clra
   0159 B2*0C         [ 3]  310 	sbc	*___fsadd_sloc3_1_0
   015B C7r00r08      [ 4]  311 	sta	___fsadd_mant1_65536_21
   015E                     312 00108$:
                            313 ;../_fsadd.c:194: if (!*pfl1)
   015E B6*08         [ 3]  314 	lda	*___fsadd_sloc2_1_0
   0160 BA*09         [ 3]  315 	ora	*(___fsadd_sloc2_1_0 + 1)
   0162 BA*0A         [ 3]  316 	ora	*(___fsadd_sloc2_1_0 + 2)
   0164 BA*0B         [ 3]  317 	ora	*(___fsadd_sloc2_1_0 + 3)
   0166 26 11         [ 3]  318 	bne	00110$
                            319 ;../_fsadd.c:195: return (a2);
   0168 C6r00r04      [ 4]  320 	lda	___fsadd_PARM_2
   016B B7*00         [ 3]  321 	sta	*___SDCC_hc08_ret3
   016D C6r00r05      [ 4]  322 	lda	(___fsadd_PARM_2 + 1)
   0170 B7*00         [ 3]  323 	sta	*___SDCC_hc08_ret2
   0172 CEr00r06      [ 4]  324 	ldx	(___fsadd_PARM_2 + 2)
   0175 C6r00r07      [ 4]  325 	lda	(___fsadd_PARM_2 + 3)
   0178 81            [ 4]  326 	rts
   0179                     327 00110$:
                            328 ;../_fsadd.c:197: expd = exp1 - exp2;
   0179 B6*01         [ 3]  329 	lda	*(___fsadd_sloc0_1_0 + 1)
   017B C0r00r13      [ 4]  330 	sub	(___fsadd_exp2_65536_21 + 1)
   017E 97            [ 1]  331 	tax
   017F B6*00         [ 3]  332 	lda	*___fsadd_sloc0_1_0
   0181 C2r00r12      [ 4]  333 	sbc	___fsadd_exp2_65536_21
   0184 87            [ 2]  334 	psha
   0185 8A            [ 2]  335 	pulh
                            336 ;../_fsadd.c:198: if (expd > 25)
   0186 65 00 19      [ 3]  337 	cphx	#0x0019
   0189 93 11         [ 3]  338 	ble	00112$
                            339 ;../_fsadd.c:199: return (a1);
   018B C6r00r00      [ 4]  340 	lda	___fsadd_PARM_1
   018E B7*00         [ 3]  341 	sta	*___SDCC_hc08_ret3
   0190 C6r00r01      [ 4]  342 	lda	(___fsadd_PARM_1 + 1)
   0193 B7*00         [ 3]  343 	sta	*___SDCC_hc08_ret2
   0195 CEr00r02      [ 4]  344 	ldx	(___fsadd_PARM_1 + 2)
   0198 C6r00r03      [ 4]  345 	lda	(___fsadd_PARM_1 + 3)
   019B 81            [ 4]  346 	rts
   019C                     347 00112$:
                            348 ;../_fsadd.c:200: if (expd < -25)
   019C 65 FF E7      [ 3]  349 	cphx	#0xffe7
   019F 90 11         [ 3]  350 	bge	00114$
                            351 ;../_fsadd.c:201: return (a2);
   01A1 C6r00r04      [ 4]  352 	lda	___fsadd_PARM_2
   01A4 B7*00         [ 3]  353 	sta	*___SDCC_hc08_ret3
   01A6 C6r00r05      [ 4]  354 	lda	(___fsadd_PARM_2 + 1)
   01A9 B7*00         [ 3]  355 	sta	*___SDCC_hc08_ret2
   01AB CEr00r06      [ 4]  356 	ldx	(___fsadd_PARM_2 + 2)
   01AE C6r00r07      [ 4]  357 	lda	(___fsadd_PARM_2 + 3)
   01B1 81            [ 4]  358 	rts
   01B2                     359 00114$:
                            360 ;../_fsadd.c:203: if (expd < 0)
   01B2 65 00 00      [ 3]  361 	cphx	#0x0000
   01B5 90 3F         [ 3]  362 	bge	00116$
                            363 ;../_fsadd.c:205: expd = -expd;
   01B7 4F            [ 1]  364 	clra
   01B8 89            [ 2]  365 	pshx
   01B9 9E E0 01      [ 4]  366 	sub	1,s
   01BC A7 01         [ 2]  367 	ais	#1
   01BE 97            [ 1]  368 	tax
   01BF 4F            [ 1]  369 	clra
   01C0 8B            [ 2]  370 	pshh
   01C1 9E E2 01      [ 4]  371 	sbc	1,s
   01C4 A7 01         [ 2]  372 	ais	#1
   01C6 87            [ 2]  373 	psha
   01C7 8A            [ 2]  374 	pulh
                            375 ;../_fsadd.c:206: exp1 += expd;
   01C8 9F            [ 1]  376 	txa
   01C9 BB*01         [ 3]  377 	add	*(___fsadd_sloc0_1_0 + 1)
   01CB B7*01         [ 3]  378 	sta	*(___fsadd_sloc0_1_0 + 1)
   01CD 8B            [ 2]  379 	pshh
   01CE 86            [ 2]  380 	pula
   01CF B9*00         [ 3]  381 	adc	*___fsadd_sloc0_1_0
   01D1 B7*00         [ 3]  382 	sta	*___fsadd_sloc0_1_0
                            383 ;../_fsadd.c:207: mant1 >>= expd;
   01D3 5D            [ 1]  384 	tstx
   01D4 27 1E         [ 3]  385 	beq	00249$
   01D6                     386 00248$:
   01D6 C6r00r08      [ 4]  387 	lda	___fsadd_mant1_65536_21
   01D9 47            [ 1]  388 	asra
   01DA C7r00r08      [ 4]  389 	sta	___fsadd_mant1_65536_21
   01DD C6r00r09      [ 4]  390 	lda	(___fsadd_mant1_65536_21 + 1)
   01E0 46            [ 1]  391 	rora
   01E1 C7r00r09      [ 4]  392 	sta	(___fsadd_mant1_65536_21 + 1)
   01E4 C6r00r0A      [ 4]  393 	lda	(___fsadd_mant1_65536_21 + 2)
   01E7 46            [ 1]  394 	rora
   01E8 C7r00r0A      [ 4]  395 	sta	(___fsadd_mant1_65536_21 + 2)
   01EB C6r00r0B      [ 4]  396 	lda	(___fsadd_mant1_65536_21 + 3)
   01EE 46            [ 1]  397 	rora
   01EF C7r00r0B      [ 4]  398 	sta	(___fsadd_mant1_65536_21 + 3)
   01F2 5B E2         [ 3]  399 	dbnzx	00248$
   01F4                     400 00249$:
   01F4 20 21         [ 3]  401 	bra	00117$
   01F6                     402 00116$:
                            403 ;../_fsadd.c:211: mant2 >>= expd;
   01F6 5D            [ 1]  404 	tstx
   01F7 27 1E         [ 3]  405 	beq	00251$
   01F9                     406 00250$:
   01F9 C6r00r0C      [ 4]  407 	lda	___fsadd_mant2_65536_21
   01FC 47            [ 1]  408 	asra
   01FD C7r00r0C      [ 4]  409 	sta	___fsadd_mant2_65536_21
   0200 C6r00r0D      [ 4]  410 	lda	(___fsadd_mant2_65536_21 + 1)
   0203 46            [ 1]  411 	rora
   0204 C7r00r0D      [ 4]  412 	sta	(___fsadd_mant2_65536_21 + 1)
   0207 C6r00r0E      [ 4]  413 	lda	(___fsadd_mant2_65536_21 + 2)
   020A 46            [ 1]  414 	rora
   020B C7r00r0E      [ 4]  415 	sta	(___fsadd_mant2_65536_21 + 2)
   020E C6r00r0F      [ 4]  416 	lda	(___fsadd_mant2_65536_21 + 3)
   0211 46            [ 1]  417 	rora
   0212 C7r00r0F      [ 4]  418 	sta	(___fsadd_mant2_65536_21 + 3)
   0215 5B E2         [ 3]  419 	dbnzx	00250$
   0217                     420 00251$:
   0217                     421 00117$:
                            422 ;../_fsadd.c:213: mant1 += mant2;
   0217 45r00r08      [ 3]  423 	ldhx	#___fsadd_mant1_65536_21
   021A E6 03         [ 3]  424 	lda	3,x
   021C CBr00r0F      [ 4]  425 	add	(___fsadd_mant2_65536_21 + 3)
   021F E7 03         [ 3]  426 	sta	3,x
   0221 E6 02         [ 3]  427 	lda	2,x
   0223 C9r00r0E      [ 4]  428 	adc	(___fsadd_mant2_65536_21 + 2)
   0226 E7 02         [ 3]  429 	sta	2,x
   0228 E6 01         [ 3]  430 	lda	1,x
   022A C9r00r0D      [ 4]  431 	adc	(___fsadd_mant2_65536_21 + 1)
   022D E7 01         [ 3]  432 	sta	1,x
   022F F6            [ 2]  433 	lda	,x
   0230 C9r00r0C      [ 4]  434 	adc	___fsadd_mant2_65536_21
   0233 F7            [ 2]  435 	sta	,x
                            436 ;../_fsadd.c:215: sign = false;
   0234 4F            [ 1]  437 	clra
   0235 C7r00r14      [ 4]  438 	sta	___fsadd_sign_65536_21
                            439 ;../_fsadd.c:217: if (mant1 < 0)
   0238 C6r00r08      [ 4]  440 	lda	___fsadd_mant1_65536_21
   023B A0 00         [ 2]  441 	sub	#0x00
   023D 90 23         [ 3]  442 	bge	00121$
                            443 ;../_fsadd.c:219: mant1 = -mant1;
   023F 4F            [ 1]  444 	clra
   0240 C0r00r0B      [ 4]  445 	sub	(___fsadd_mant1_65536_21 + 3)
   0243 C7r00r0B      [ 4]  446 	sta	(___fsadd_mant1_65536_21 + 3)
   0246 4F            [ 1]  447 	clra
   0247 C2r00r0A      [ 4]  448 	sbc	(___fsadd_mant1_65536_21 + 2)
   024A C7r00r0A      [ 4]  449 	sta	(___fsadd_mant1_65536_21 + 2)
   024D 4F            [ 1]  450 	clra
   024E C2r00r09      [ 4]  451 	sbc	(___fsadd_mant1_65536_21 + 1)
   0251 C7r00r09      [ 4]  452 	sta	(___fsadd_mant1_65536_21 + 1)
   0254 4F            [ 1]  453 	clra
   0255 C2r00r08      [ 4]  454 	sbc	___fsadd_mant1_65536_21
   0258 C7r00r08      [ 4]  455 	sta	___fsadd_mant1_65536_21
                            456 ;../_fsadd.c:220: sign = true;
   025B A6 01         [ 2]  457 	lda	#0x01
   025D C7r00r14      [ 4]  458 	sta	___fsadd_sign_65536_21
   0260 20 15         [ 3]  459 	bra	00154$
   0262                     460 00121$:
                            461 ;../_fsadd.c:222: else if (!mant1)
   0262 C6r00r08      [ 4]  462 	lda	___fsadd_mant1_65536_21
   0265 CAr00r09      [ 4]  463 	ora	(___fsadd_mant1_65536_21 + 1)
   0268 CAr00r0A      [ 4]  464 	ora	(___fsadd_mant1_65536_21 + 2)
   026B CAr00r0B      [ 4]  465 	ora	(___fsadd_mant1_65536_21 + 3)
   026E 26 07         [ 3]  466 	bne	00154$
                            467 ;../_fsadd.c:223: return (0);
   0270 4F            [ 1]  468 	clra
   0271 97            [ 1]  469 	tax
   0272 B7*00         [ 3]  470 	sta	*___SDCC_hc08_ret2
   0274 B7*00         [ 3]  471 	sta	*___SDCC_hc08_ret3
   0276 81            [ 4]  472 	rts
                            473 ;../_fsadd.c:226: while (mant1 < (HIDDEN<<4)) {
   0277                     474 00154$:
   0277 55*00         [ 4]  475 	ldhx	*___fsadd_sloc0_1_0
   0279                     476 00123$:
   0279 C6r00r0B      [ 4]  477 	lda	(___fsadd_mant1_65536_21 + 3)
   027C B7*0F         [ 3]  478 	sta	*(___fsadd_sloc3_1_0 + 3)
   027E C6r00r0A      [ 4]  479 	lda	(___fsadd_mant1_65536_21 + 2)
   0281 B7*0E         [ 3]  480 	sta	*(___fsadd_sloc3_1_0 + 2)
   0283 C6r00r09      [ 4]  481 	lda	(___fsadd_mant1_65536_21 + 1)
   0286 B7*0D         [ 3]  482 	sta	*(___fsadd_sloc3_1_0 + 1)
   0288 C6r00r08      [ 4]  483 	lda	___fsadd_mant1_65536_21
   028B B7*0C         [ 3]  484 	sta	*___fsadd_sloc3_1_0
   028D B6*0C         [ 3]  485 	lda	*___fsadd_sloc3_1_0
   028F A0 08         [ 2]  486 	sub	#0x08
   0291 24 22         [ 3]  487 	bcc	00157$
                            488 ;../_fsadd.c:227: mant1 <<= 1;
   0293 89            [ 2]  489 	pshx
   0294 C6r00r0B      [ 4]  490 	lda	(___fsadd_mant1_65536_21 + 3)
   0297 CEr00r0A      [ 4]  491 	ldx	(___fsadd_mant1_65536_21 + 2)
   029A 48            [ 1]  492 	lsla
   029B 59            [ 1]  493 	rolx
   029C C7r00r0B      [ 4]  494 	sta	(___fsadd_mant1_65536_21 + 3)
   029F CFr00r0A      [ 4]  495 	stx	(___fsadd_mant1_65536_21 + 2)
   02A2 C6r00r09      [ 4]  496 	lda	(___fsadd_mant1_65536_21 + 1)
   02A5 CEr00r08      [ 4]  497 	ldx	___fsadd_mant1_65536_21
   02A8 49            [ 1]  498 	rola
   02A9 59            [ 1]  499 	rolx
   02AA C7r00r09      [ 4]  500 	sta	(___fsadd_mant1_65536_21 + 1)
   02AD CFr00r08      [ 4]  501 	stx	___fsadd_mant1_65536_21
   02B0 88            [ 2]  502 	pulx
                            503 ;../_fsadd.c:228: exp1--;
   02B1 AF FF         [ 2]  504 	aix	#-1
   02B3 20 C4         [ 3]  505 	bra	00123$
                            506 ;../_fsadd.c:232: while (mant1 & 0xf0000000) {
   02B5                     507 00157$:
   02B5                     508 00128$:
   02B5 C6r00r08      [ 4]  509 	lda	___fsadd_mant1_65536_21
   02B8 A5 F0         [ 2]  510 	bit	#0xf0
   02BA 27 4C         [ 3]  511 	beq	00163$
                            512 ;../_fsadd.c:233: if (mant1&1)
   02BC C6r00r0B      [ 4]  513 	lda	(___fsadd_mant1_65536_21 + 3)
   02BF A5 01         [ 2]  514 	bit	#0x01
   02C1 27 23         [ 3]  515 	beq	00127$
                            516 ;../_fsadd.c:234: mant1 += 2;
   02C3 C6r00r0B      [ 4]  517 	lda	(___fsadd_mant1_65536_21 + 3)
   02C6 AB 02         [ 2]  518 	add	#0x02
   02C8 C7r00r0B      [ 4]  519 	sta	(___fsadd_mant1_65536_21 + 3)
   02CB 24 19         [ 3]  520 	bcc	00258$
   02CD C6r00r0A      [ 4]  521 	lda	(___fsadd_mant1_65536_21 + 2)
   02D0 4C            [ 1]  522 	inca
   02D1 C7r00r0A      [ 4]  523 	sta	(___fsadd_mant1_65536_21 + 2)
   02D4 26 10         [ 3]  524 	bne	00258$
   02D6 C6r00r09      [ 4]  525 	lda	(___fsadd_mant1_65536_21 + 1)
   02D9 4C            [ 1]  526 	inca
   02DA C7r00r09      [ 4]  527 	sta	(___fsadd_mant1_65536_21 + 1)
   02DD 26 07         [ 3]  528 	bne	00258$
   02DF C6r00r08      [ 4]  529 	lda	___fsadd_mant1_65536_21
   02E2 4C            [ 1]  530 	inca
   02E3 C7r00r08      [ 4]  531 	sta	___fsadd_mant1_65536_21
   02E6                     532 00258$:
   02E6                     533 00127$:
                            534 ;../_fsadd.c:235: mant1 >>= 1;
   02E6 89            [ 2]  535 	pshx
   02E7 C6r00r09      [ 4]  536 	lda	(___fsadd_mant1_65536_21 + 1)
   02EA CEr00r08      [ 4]  537 	ldx	___fsadd_mant1_65536_21
   02ED 57            [ 1]  538 	asrx
   02EE 46            [ 1]  539 	rora
   02EF C7r00r09      [ 4]  540 	sta	(___fsadd_mant1_65536_21 + 1)
   02F2 CFr00r08      [ 4]  541 	stx	___fsadd_mant1_65536_21
   02F5 C6r00r0B      [ 4]  542 	lda	(___fsadd_mant1_65536_21 + 3)
   02F8 CEr00r0A      [ 4]  543 	ldx	(___fsadd_mant1_65536_21 + 2)
   02FB 56            [ 1]  544 	rorx
   02FC 46            [ 1]  545 	rora
   02FD C7r00r0B      [ 4]  546 	sta	(___fsadd_mant1_65536_21 + 3)
   0300 CFr00r0A      [ 4]  547 	stx	(___fsadd_mant1_65536_21 + 2)
   0303 88            [ 2]  548 	pulx
                            549 ;../_fsadd.c:236: exp1++;
   0304 AF 01         [ 2]  550 	aix	#1
   0306 20 AD         [ 3]  551 	bra	00128$
   0308                     552 00163$:
   0308 8B            [ 2]  553 	pshh
   0309 86            [ 2]  554 	pula
   030A C7r00r10      [ 4]  555 	sta	___fsadd_exp1_65536_21
   030D CFr00r11      [ 4]  556 	stx	(___fsadd_exp1_65536_21 + 1)
                            557 ;../_fsadd.c:240: mant1 &= ~(HIDDEN<<4);
   0310 C6r00r08      [ 4]  558 	lda	___fsadd_mant1_65536_21
   0313 A4 F7         [ 2]  559 	and	#0xf7
   0315 C7r00r08      [ 4]  560 	sta	___fsadd_mant1_65536_21
                            561 ;../_fsadd.c:243: if (exp1 >= 0x100)
   0318 65 01 00      [ 3]  562 	cphx	#0x0100
   031B 91 30         [ 3]  563 	blt	00135$
                            564 ;../_fsadd.c:244: *pfl1 = (sign ? (SIGNBIT | __INFINITY) : __INFINITY);
   031D C6r00r14      [ 4]  565 	lda	___fsadd_sign_65536_21
   0320 27 0B         [ 3]  566 	beq	00139$
   0322 45 FF 80      [ 3]  567 	ldhx	#0xff80
   0325 35*0C         [ 4]  568 	sthx	*___fsadd_sloc3_1_0
   0327 8C            [ 1]  569 	clrh
   0328 5F            [ 1]  570 	clrx
   0329 35*0E         [ 4]  571 	sthx	*(___fsadd_sloc3_1_0 + 2)
   032B 20 09         [ 3]  572 	bra	00140$
   032D                     573 00139$:
   032D 45 7F 80      [ 3]  574 	ldhx	#0x7f80
   0330 35*0C         [ 4]  575 	sthx	*___fsadd_sloc3_1_0
   0332 8C            [ 1]  576 	clrh
   0333 5F            [ 1]  577 	clrx
   0334 35*0E         [ 4]  578 	sthx	*(___fsadd_sloc3_1_0 + 2)
   0336                     579 00140$:
   0336 B6*0C         [ 3]  580 	lda	*___fsadd_sloc3_1_0
   0338 C7r00r00      [ 4]  581 	sta	___fsadd_PARM_1
   033B B6*0D         [ 3]  582 	lda	*(___fsadd_sloc3_1_0 + 1)
   033D C7r00r01      [ 4]  583 	sta	(___fsadd_PARM_1 + 1)
   0340 B6*0E         [ 3]  584 	lda	*(___fsadd_sloc3_1_0 + 2)
   0342 C7r00r02      [ 4]  585 	sta	(___fsadd_PARM_1 + 2)
   0345 B6*0F         [ 3]  586 	lda	*(___fsadd_sloc3_1_0 + 3)
   0347 C7r00r03      [ 4]  587 	sta	(___fsadd_PARM_1 + 3)
   034A CCr04r0E      [ 3]  588 	jmp	00136$
   034D                     589 00135$:
                            590 ;../_fsadd.c:245: else if (exp1 < 0)
   034D 65 00 00      [ 3]  591 	cphx	#0x0000
   0350 90 10         [ 3]  592 	bge	00132$
                            593 ;../_fsadd.c:246: *pfl1 = 0;
   0352 4F            [ 1]  594 	clra
   0353 C7r00r00      [ 4]  595 	sta	___fsadd_PARM_1
   0356 C7r00r01      [ 4]  596 	sta	(___fsadd_PARM_1 + 1)
   0359 C7r00r02      [ 4]  597 	sta	(___fsadd_PARM_1 + 2)
   035C C7r00r03      [ 4]  598 	sta	(___fsadd_PARM_1 + 3)
   035F CCr04r0E      [ 3]  599 	jmp	00136$
   0362                     600 00132$:
                            601 ;../_fsadd.c:248: *pfl1 = PACK (sign ? SIGNBIT : 0 , exp1, mant1>>4);
   0362 C6r00r14      [ 4]  602 	lda	___fsadd_sign_65536_21
   0365 27 0A         [ 3]  603 	beq	00141$
   0367 45 80 00      [ 3]  604 	ldhx	#0x8000
   036A 35*0C         [ 4]  605 	sthx	*___fsadd_sloc3_1_0
   036C 8C            [ 1]  606 	clrh
   036D 35*0E         [ 4]  607 	sthx	*(___fsadd_sloc3_1_0 + 2)
   036F 20 06         [ 3]  608 	bra	00142$
   0371                     609 00141$:
   0371 8C            [ 1]  610 	clrh
   0372 5F            [ 1]  611 	clrx
   0373 35*0C         [ 4]  612 	sthx	*___fsadd_sloc3_1_0
   0375 35*0E         [ 4]  613 	sthx	*(___fsadd_sloc3_1_0 + 2)
   0377                     614 00142$:
   0377 C6r00r11      [ 4]  615 	lda	(___fsadd_exp1_65536_21 + 1)
   037A B7*0B         [ 3]  616 	sta	*(___fsadd_sloc2_1_0 + 3)
   037C C6r00r10      [ 4]  617 	lda	___fsadd_exp1_65536_21
   037F B7*0A         [ 3]  618 	sta	*(___fsadd_sloc2_1_0 + 2)
   0381 49            [ 1]  619 	rola	
   0382 4F            [ 1]  620 	clra	
   0383 A2 00         [ 2]  621 	sbc	#0x00
   0385 B7*09         [ 3]  622 	sta	*(___fsadd_sloc2_1_0 + 1)
   0387 B7*08         [ 3]  623 	sta	*___fsadd_sloc2_1_0
   0389 B6*0B         [ 3]  624 	lda	*(___fsadd_sloc2_1_0 + 3)
   038B BE*0A         [ 3]  625 	ldx	*(___fsadd_sloc2_1_0 + 2)
   038D 54            [ 1]  626 	lsrx
   038E 46            [ 1]  627 	rora
   038F 97            [ 1]  628 	tax
   0390 4F            [ 1]  629 	clra
   0391 46            [ 1]  630 	rora
   0392 B7*09         [ 3]  631 	sta	*(___fsadd_sloc2_1_0 + 1)
   0394 BF*08         [ 3]  632 	stx	*___fsadd_sloc2_1_0
   0396 6E 00*0B      [ 4]  633 	mov	#0x00,*(___fsadd_sloc2_1_0 + 3)
   0399 6E 00*0A      [ 4]  634 	mov	#0x00,*(___fsadd_sloc2_1_0 + 2)
   039C B6*0F         [ 3]  635 	lda	*(___fsadd_sloc3_1_0 + 3)
   039E BA*0B         [ 3]  636 	ora	*(___fsadd_sloc2_1_0 + 3)
   03A0 B7*0F         [ 3]  637 	sta	*(___fsadd_sloc3_1_0 + 3)
   03A2 B6*0E         [ 3]  638 	lda	*(___fsadd_sloc3_1_0 + 2)
   03A4 BA*0A         [ 3]  639 	ora	*(___fsadd_sloc2_1_0 + 2)
   03A6 B7*0E         [ 3]  640 	sta	*(___fsadd_sloc3_1_0 + 2)
   03A8 B6*0D         [ 3]  641 	lda	*(___fsadd_sloc3_1_0 + 1)
   03AA BA*09         [ 3]  642 	ora	*(___fsadd_sloc2_1_0 + 1)
   03AC B7*0D         [ 3]  643 	sta	*(___fsadd_sloc3_1_0 + 1)
   03AE B6*0C         [ 3]  644 	lda	*___fsadd_sloc3_1_0
   03B0 BA*08         [ 3]  645 	ora	*___fsadd_sloc2_1_0
   03B2 B7*0C         [ 3]  646 	sta	*___fsadd_sloc3_1_0
   03B4 C6r00r0B      [ 4]  647 	lda	(___fsadd_mant1_65536_21 + 3)
   03B7 CEr00r0A      [ 4]  648 	ldx	(___fsadd_mant1_65536_21 + 2)
   03BA 54            [ 1]  649 	lsrx
   03BB 46            [ 1]  650 	rora
   03BC 54            [ 1]  651 	lsrx
   03BD 46            [ 1]  652 	rora
   03BE 54            [ 1]  653 	lsrx
   03BF 46            [ 1]  654 	rora
   03C0 54            [ 1]  655 	lsrx
   03C1 46            [ 1]  656 	rora
   03C2 B7*0B         [ 3]  657 	sta	*(___fsadd_sloc2_1_0 + 3)
   03C4 BF*0A         [ 3]  658 	stx	*(___fsadd_sloc2_1_0 + 2)
   03C6 C6r00r09      [ 4]  659 	lda	(___fsadd_mant1_65536_21 + 1)
   03C9 62            [ 3]  660 	nsa	
   03CA A4 F0         [ 2]  661 	and	#0xf0
   03CC BA*0A         [ 3]  662 	ora	*(___fsadd_sloc2_1_0 + 2)
   03CE B7*0A         [ 3]  663 	sta	*(___fsadd_sloc2_1_0 + 2)
   03D0 C6r00r09      [ 4]  664 	lda	(___fsadd_mant1_65536_21 + 1)
   03D3 CEr00r08      [ 4]  665 	ldx	___fsadd_mant1_65536_21
   03D6 57            [ 1]  666 	asrx
   03D7 46            [ 1]  667 	rora
   03D8 57            [ 1]  668 	asrx
   03D9 46            [ 1]  669 	rora
   03DA 57            [ 1]  670 	asrx
   03DB 46            [ 1]  671 	rora
   03DC 57            [ 1]  672 	asrx
   03DD 46            [ 1]  673 	rora
   03DE B7*09         [ 3]  674 	sta	*(___fsadd_sloc2_1_0 + 1)
   03E0 BF*08         [ 3]  675 	stx	*___fsadd_sloc2_1_0
   03E2 B6*0F         [ 3]  676 	lda	*(___fsadd_sloc3_1_0 + 3)
   03E4 BA*0B         [ 3]  677 	ora	*(___fsadd_sloc2_1_0 + 3)
   03E6 B7*0F         [ 3]  678 	sta	*(___fsadd_sloc3_1_0 + 3)
   03E8 B6*0E         [ 3]  679 	lda	*(___fsadd_sloc3_1_0 + 2)
   03EA BA*0A         [ 3]  680 	ora	*(___fsadd_sloc2_1_0 + 2)
   03EC B7*0E         [ 3]  681 	sta	*(___fsadd_sloc3_1_0 + 2)
   03EE B6*0D         [ 3]  682 	lda	*(___fsadd_sloc3_1_0 + 1)
   03F0 BA*09         [ 3]  683 	ora	*(___fsadd_sloc2_1_0 + 1)
   03F2 B7*0D         [ 3]  684 	sta	*(___fsadd_sloc3_1_0 + 1)
   03F4 B6*0C         [ 3]  685 	lda	*___fsadd_sloc3_1_0
   03F6 BA*08         [ 3]  686 	ora	*___fsadd_sloc2_1_0
   03F8 B7*0C         [ 3]  687 	sta	*___fsadd_sloc3_1_0
   03FA B6*0C         [ 3]  688 	lda	*___fsadd_sloc3_1_0
   03FC C7r00r00      [ 4]  689 	sta	___fsadd_PARM_1
   03FF B6*0D         [ 3]  690 	lda	*(___fsadd_sloc3_1_0 + 1)
   0401 C7r00r01      [ 4]  691 	sta	(___fsadd_PARM_1 + 1)
   0404 B6*0E         [ 3]  692 	lda	*(___fsadd_sloc3_1_0 + 2)
   0406 C7r00r02      [ 4]  693 	sta	(___fsadd_PARM_1 + 2)
   0409 B6*0F         [ 3]  694 	lda	*(___fsadd_sloc3_1_0 + 3)
   040B C7r00r03      [ 4]  695 	sta	(___fsadd_PARM_1 + 3)
   040E                     696 00136$:
                            697 ;../_fsadd.c:249: return (a1);
   040E C6r00r00      [ 4]  698 	lda	___fsadd_PARM_1
   0411 B7*00         [ 3]  699 	sta	*___SDCC_hc08_ret3
   0413 C6r00r01      [ 4]  700 	lda	(___fsadd_PARM_1 + 1)
   0416 B7*00         [ 3]  701 	sta	*___SDCC_hc08_ret2
   0418 CEr00r02      [ 4]  702 	ldx	(___fsadd_PARM_1 + 2)
   041B C6r00r03      [ 4]  703 	lda	(___fsadd_PARM_1 + 3)
                            704 ;../_fsadd.c:250: }
   041E 81            [ 4]  705 	rts
                            706 	.area CSEG    (CODE)
                            707 	.area CONST   (CODE)
                            708 	.area XINIT   (CODE)
                            709 	.area CABS    (ABS,CODE)
