# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CPE233.gen/sources_1/bd/exp1_ckt/ipshared/62b6" \
"../../../../CPE233.srcs/sources_1/imports/templates/n_x_m_single_port_ram_v_1_01.v" \
"../../../../CPE233.srcs/sources_1/imports/templates/rca_nb_v1_03.v" \
"../../../../CPE233.srcs/sources_1/imports/templates/reg_nb_sync_clr_v1_01.v" \
"../../../../CPE233.srcs/sources_1/imports/templates/mux_2t1_nb_v1_04.v" \
"../../../../CPE233.srcs/sources_1/imports/templates/exp1.v" \
"../../../../CPE233.srcs/sources_1/imports/templates/cntr_up_clr_nb_v1_03.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_ram_single_port_0_0/sim/exp1_ckt_ram_single_port_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_rca_nb_0_0/sim/exp1_ckt_rca_nb_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_reg_nb_sclr_0_0/sim/exp1_ckt_reg_nb_sclr_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_reg_nb_sclr_0_1/sim/exp1_ckt_reg_nb_sclr_0_1.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_xlconstant_0_0/sim/exp1_ckt_xlconstant_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_xlslice_0_0/sim/exp1_ckt_xlslice_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_mux_2t1_nb_0_1/sim/exp1_ckt_mux_2t1_nb_0_1.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_clk_wiz_0/exp1_ckt_clk_wiz_0_clk_wiz.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_clk_wiz_0/exp1_ckt_clk_wiz_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_mux_2t1_nb_0_2/sim/exp1_ckt_mux_2t1_nb_0_2.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_xlconstant_0_1/sim/exp1_ckt_xlconstant_0_1.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_xlconstant_0_2/sim/exp1_ckt_xlconstant_0_2.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_util_vector_logic_0_0/sim/exp1_ckt_util_vector_logic_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_exp1_0_0/sim/exp1_ckt_exp1_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_xlconstant_1_0/sim/exp1_ckt_xlconstant_1_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/ip/exp1_ckt_cntr_up_clr_nb_0_0/sim/exp1_ckt_cntr_up_clr_nb_0_0.v" \
"../../../../CPE233.ip_user_files/bd/exp1_ckt/sim/exp1_ckt.v" \
"../../../../CPE233.gen/sources_1/bd/exp1_ckt/hdl/exp1_ckt_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
