 
ANSYS Electronics Desktop Version 2019.3.7, Build: 2019-11-19 10:57:41
Location: C:\Program Files\AnsysEM\AnsysEM19.5\Win64\ansysedt.exe
Batch Script: O:/68707/JoelHoward/ChipDesign/QSMSource_v2/QSM/Validation/TwoQubit/lumpedR0/YRestR0_ansysRunSimulator.py
Starting Batch Run: 10:17:06 AM  Feb 25, 2022
Running as user: NIST\68707
Temp directory: C:\Users\68707\AppData\Local\Temp
Project directory: C:\Users\68707\Documents\Ansoft
[info] Project:YRestR0, Design:Netlist, (info): Processing circuit for new analysis. (10:17:22 AM  Feb 25, 2022)
[warning] Project:YRestR0, Design:Netlist, diagnostics(warning): No DC path to ground from node net_q0pad1. (10:17:25 AM  Feb 25, 2022)
[info] Project:YRestR0, Design:Netlist, (info): See simulation logfile for a complete list of warning messages. (10:17:25 AM  Feb 25, 2022)
[info] Project:YRestR0, Design:Netlist, (info): Starting analysis type LNA. (10:17:25 AM  Feb 25, 2022)
[info] Project:YRestR0, Design:Netlist, (info): Simulation succeeded. Total simulator time: 0:00:03 (10:17:25 AM  Feb 25, 2022)
Stopping Batch Run: 10:17:29 AM  Feb 25, 2022
