Time	 a b | c
----------------
10	 0 0 | 0
20	 0 1 | 0
30	 1 0 | 0
40	 1 1 | 1
Testbench finished!
- test/tb.sv:34: Verilog $finish
