#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2120_.in[2] (.names)                             0.411     2.593
$abc$36592$new_n2120_.out[0] (.names)                            0.261     2.854
$abc$36592$new_n2119_.in[2] (.names)                             0.339     3.193
$abc$36592$new_n2119_.out[0] (.names)                            0.261     3.454
n3013.in[2] (.names)                                             0.100     3.554
n3013.out[0] (.names)                                            0.261     3.815
us11.d[7].D[0] (.latch)                                          0.000     3.815
data arrival time                                                          3.815

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[7].clk[0] (.latch)                                        0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -3.815
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.407


#Path 2
Startpoint: us02.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[1].clk[0] (.latch)                                        0.480     0.480
us02.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.604
$abc$36592$new_n2374_.in[1] (.names)                             0.357     0.961
$abc$36592$new_n2374_.out[0] (.names)                            0.261     1.222
$abc$36592$new_n2373_.in[4] (.names)                             0.100     1.322
$abc$36592$new_n2373_.out[0] (.names)                            0.261     1.583
$abc$36592$new_n2372_.in[1] (.names)                             0.100     1.683
$abc$36592$new_n2372_.out[0] (.names)                            0.261     1.944
$abc$36592$new_n2407_.in[2] (.names)                             0.478     2.422
$abc$36592$new_n2407_.out[0] (.names)                            0.261     2.683
$abc$36592$new_n2406_.in[0] (.names)                             0.333     3.017
$abc$36592$new_n2406_.out[0] (.names)                            0.261     3.278
n3198.in[2] (.names)                                             0.100     3.378
n3198.out[0] (.names)                                            0.261     3.639
us22.d[4].D[0] (.latch)                                          0.000     3.639
data arrival time                                                          3.639

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
clock uncertainty                                                0.000     0.324
cell setup time                                                 -0.066     0.258
data required time                                                         0.258
--------------------------------------------------------------------------------
data required time                                                         0.258
data arrival time                                                         -3.639
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.380


#Path 3
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1794_.in[3] (.names)                             0.341     2.802
$abc$36592$new_n1794_.out[0] (.names)                            0.261     3.063
n2803.in[0] (.names)                                             0.340     3.403
n2803.out[0] (.names)                                            0.261     3.664
us00.d[5].D[0] (.latch)                                          0.000     3.664
data arrival time                                                          3.664

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[5].clk[0] (.latch)                                        0.396     0.396
clock uncertainty                                                0.000     0.396
cell setup time                                                 -0.066     0.330
data required time                                                         0.330
--------------------------------------------------------------------------------
data required time                                                         0.330
data arrival time                                                         -3.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.334


#Path 4
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1790_.in[0] (.names)                             0.341     2.802
$abc$36592$new_n1790_.out[0] (.names)                            0.261     3.063
n2798.in[2] (.names)                                             0.336     3.399
n2798.out[0] (.names)                                            0.261     3.660
us00.d[4].D[0] (.latch)                                          0.000     3.660
data arrival time                                                          3.660

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[4].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.324


#Path 5
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1776_.in[4] (.names)                             0.337     2.799
$abc$36592$new_n1776_.out[0] (.names)                            0.261     3.060
n2783.in[0] (.names)                                             0.330     3.390
n2783.out[0] (.names)                                            0.261     3.651
us00.d[1].D[0] (.latch)                                          0.000     3.651
data arrival time                                                          3.651

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[1].clk[0] (.latch)                                        0.399     0.399
clock uncertainty                                                0.000     0.399
cell setup time                                                 -0.066     0.333
data required time                                                         0.333
--------------------------------------------------------------------------------
data required time                                                         0.333
data arrival time                                                         -3.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 6
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1786_.in[2] (.names)                             0.341     2.802
$abc$36592$new_n1786_.out[0] (.names)                            0.261     3.063
n2793.in[2] (.names)                                             0.331     3.394
n2793.out[0] (.names)                                            0.261     3.655
us00.d[3].D[0] (.latch)                                          0.000     3.655
data arrival time                                                          3.655

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[3].clk[0] (.latch)                                        0.409     0.409
clock uncertainty                                                0.000     0.409
cell setup time                                                 -0.066     0.343
data required time                                                         0.343
--------------------------------------------------------------------------------
data required time                                                         0.343
data arrival time                                                         -3.655
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 7
Startpoint: us11.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        0.409     0.409
us11.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.533
$abc$36592$new_n2250_.in[0] (.names)                             0.120     0.653
$abc$36592$new_n2250_.out[0] (.names)                            0.261     0.914
$abc$36592$new_n2249_.in[4] (.names)                             0.100     1.014
$abc$36592$new_n2249_.out[0] (.names)                            0.261     1.275
$abc$36592$new_n2248_.in[1] (.names)                             0.332     1.607
$abc$36592$new_n2248_.out[0] (.names)                            0.261     1.868
$abc$36592$new_n2245_.in[5] (.names)                             0.337     2.205
$abc$36592$new_n2245_.out[0] (.names)                            0.261     2.466
$abc$36592$new_n2244_.in[0] (.names)                             0.330     2.796
$abc$36592$new_n2244_.out[0] (.names)                            0.261     3.057
n3098.in[2] (.names)                                             0.338     3.395
n3098.out[0] (.names)                                            0.261     3.656
us20.d[0].D[0] (.latch)                                          0.000     3.656
data arrival time                                                          3.656

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[0].clk[0] (.latch)                                        0.475     0.475
clock uncertainty                                                0.000     0.475
cell setup time                                                 -0.066     0.409
data required time                                                         0.409
--------------------------------------------------------------------------------
data required time                                                         0.409
data arrival time                                                         -3.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.247


#Path 8
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        0.549     0.549
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.673
$abc$36592$new_n2136_.in[0] (.names)                             0.362     1.036
$abc$36592$new_n2136_.out[0] (.names)                            0.261     1.297
$abc$36592$new_n2135_.in[4] (.names)                             0.411     1.707
$abc$36592$new_n2135_.out[0] (.names)                            0.261     1.968
$abc$36592$new_n2134_.in[1] (.names)                             0.100     2.068
$abc$36592$new_n2134_.out[0] (.names)                            0.261     2.329
$abc$36592$new_n2172_.in[2] (.names)                             0.265     2.594
$abc$36592$new_n2172_.out[0] (.names)                            0.261     2.855
$abc$36592$new_n2169_.in[0] (.names)                             0.331     3.186
$abc$36592$new_n2169_.out[0] (.names)                            0.261     3.447
n3043.in[2] (.names)                                             0.100     3.547
n3043.out[0] (.names)                                            0.261     3.808
us12.d[5].D[0] (.latch)                                          0.000     3.808
data arrival time                                                          3.808

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        0.631     0.631
clock uncertainty                                                0.000     0.631
cell setup time                                                 -0.066     0.565
data required time                                                         0.565
--------------------------------------------------------------------------------
data required time                                                         0.565
data arrival time                                                         -3.808
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.243


#Path 9
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1781_.in[3] (.names)                             0.411     2.873
$abc$36592$new_n1781_.out[0] (.names)                            0.261     3.134
n2788.in[0] (.names)                                             0.100     3.234
n2788.out[0] (.names)                                            0.261     3.495
us00.d[2].D[0] (.latch)                                          0.000     3.495
data arrival time                                                          3.495

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[2].clk[0] (.latch)                                        0.324     0.324
clock uncertainty                                                0.000     0.324
cell setup time                                                 -0.066     0.258
data required time                                                         0.258
--------------------------------------------------------------------------------
data required time                                                         0.258
data arrival time                                                         -3.495
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.237


#Path 10
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n2002_.in[0] (.names)                             0.354     0.881
$abc$36592$new_n2002_.out[0] (.names)                            0.261     1.142
$abc$36592$new_n2001_.in[4] (.names)                             0.265     1.407
$abc$36592$new_n2001_.out[0] (.names)                            0.261     1.668
$abc$36592$new_n2000_.in[1] (.names)                             0.100     1.768
$abc$36592$new_n2000_.out[0] (.names)                            0.261     2.029
$abc$36592$new_n2044_.in[3] (.names)                             0.330     2.359
$abc$36592$new_n2044_.out[0] (.names)                            0.261     2.620
$abc$36592$new_n2041_.in[0] (.names)                             0.330     2.950
$abc$36592$new_n2041_.out[0] (.names)                            0.261     3.211
n2958.in[2] (.names)                                             0.100     3.311
n2958.out[0] (.names)                                            0.261     3.572
us10.d[4].D[0] (.latch)                                          0.000     3.572
data arrival time                                                          3.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[4].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.236


#Path 11
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n2002_.in[0] (.names)                             0.354     0.881
$abc$36592$new_n2002_.out[0] (.names)                            0.261     1.142
$abc$36592$new_n2001_.in[4] (.names)                             0.265     1.407
$abc$36592$new_n2001_.out[0] (.names)                            0.261     1.668
$abc$36592$new_n2000_.in[1] (.names)                             0.100     1.768
$abc$36592$new_n2000_.out[0] (.names)                            0.261     2.029
$abc$36592$new_n2034_.in[3] (.names)                             0.339     2.368
$abc$36592$new_n2034_.out[0] (.names)                            0.261     2.629
$abc$36592$new_n2033_.in[0] (.names)                             0.100     2.729
$abc$36592$new_n2033_.out[0] (.names)                            0.261     2.990
n2953.in[2] (.names)                                             0.329     3.319
n2953.out[0] (.names)                                            0.261     3.580
us10.d[3].D[0] (.latch)                                          0.000     3.580
data arrival time                                                          3.580

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        0.410     0.410
clock uncertainty                                                0.000     0.410
cell setup time                                                 -0.066     0.344
data required time                                                         0.344
--------------------------------------------------------------------------------
data required time                                                         0.344
data arrival time                                                         -3.580
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.235


#Path 12
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2112_.in[4] (.names)                             0.411     2.593
$abc$36592$new_n2112_.out[0] (.names)                            0.261     2.854
n3003.in[2] (.names)                                             0.407     3.262
n3003.out[0] (.names)                                            0.261     3.523
us11.d[5].D[0] (.latch)                                          0.000     3.523
data arrival time                                                          3.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        0.396     0.396
clock uncertainty                                                0.000     0.396
cell setup time                                                 -0.066     0.330
data required time                                                         0.330
--------------------------------------------------------------------------------
data required time                                                         0.330
data arrival time                                                         -3.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.192


#Path 13
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2091_.in[1] (.names)                             0.480     2.662
$abc$36592$new_n2091_.out[0] (.names)                            0.261     2.923
n2983.in[2] (.names)                                             0.333     3.256
n2983.out[0] (.names)                                            0.261     3.517
us11.d[1].D[0] (.latch)                                          0.000     3.517
data arrival time                                                          3.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        0.399     0.399
clock uncertainty                                                0.000     0.399
cell setup time                                                 -0.066     0.333
data required time                                                         0.333
--------------------------------------------------------------------------------
data required time                                                         0.333
data arrival time                                                         -3.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.184


#Path 14
Startpoint: u0.w[0][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[0][28].clk[0] (.latch)                                      0.621     0.621
u0.w[0][28].Q[0] (.latch) [clock-to-output]                      0.124     0.745
$abc$36592$new_n1257_.in[4] (.names)                             0.504     1.249
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.510
n1038.in[2] (.names)                                             0.258     1.768
n1038.out[0] (.names)                                            0.261     2.029
$abc$36592$new_n1279_.in[2] (.names)                             0.398     2.428
$abc$36592$new_n1279_.out[0] (.names)                            0.261     2.689
$abc$36592$new_n1276_.in[0] (.names)                             0.333     3.022
$abc$36592$new_n1276_.out[0] (.names)                            0.261     3.283
n783.in[2] (.names)                                              0.100     3.383
n783.out[0] (.names)                                             0.261     3.644
u0.subword[1].D[0] (.latch)                                      0.000     3.644
data arrival time                                                          3.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[1].clk[0] (.latch)                                    0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.644
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.166


#Path 15
Startpoint: us20.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.539     0.539
us20.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.663
$abc$36592$new_n2371_.in[2] (.names)                             0.278     0.941
$abc$36592$new_n2371_.out[0] (.names)                            0.261     1.202
$abc$36592$new_n2370_.in[4] (.names)                             0.100     1.302
$abc$36592$new_n2370_.out[0] (.names)                            0.261     1.563
$abc$36592$new_n2369_.in[1] (.names)                             0.481     2.045
$abc$36592$new_n2369_.out[0] (.names)                            0.261     2.306
$abc$36592$new_n2420_.in[4] (.names)                             0.342     2.648
$abc$36592$new_n2420_.out[0] (.names)                            0.261     2.909
n3208.in[0] (.names)                                             0.333     3.242
n3208.out[0] (.names)                                            0.261     3.503
us22.d[6].D[0] (.latch)                                          0.000     3.503
data arrival time                                                          3.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[6].clk[0] (.latch)                                        0.406     0.406
clock uncertainty                                                0.000     0.406
cell setup time                                                 -0.066     0.340
data required time                                                         0.340
--------------------------------------------------------------------------------
data required time                                                         0.340
data arrival time                                                         -3.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.163


#Path 16
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2105_.in[3] (.names)                             0.409     2.591
$abc$36592$new_n2105_.out[0] (.names)                            0.261     2.852
n2998.in[1] (.names)                                             0.339     3.191
n2998.out[0] (.names)                                            0.261     3.452
us11.d[4].D[0] (.latch)                                          0.000     3.452
data arrival time                                                          3.452

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.452
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.116


#Path 17
Startpoint: us31.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
us31.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.669
$abc$36592$new_n2377_.in[3] (.names)                             0.287     0.956
$abc$36592$new_n2377_.out[0] (.names)                            0.261     1.217
$abc$36592$new_n2376_.in[4] (.names)                             0.415     1.632
$abc$36592$new_n2376_.out[0] (.names)                            0.261     1.893
$abc$36592$new_n2375_.in[1] (.names)                             0.100     1.993
$abc$36592$new_n2375_.out[0] (.names)                            0.261     2.254
$abc$36592$new_n2403_.in[1] (.names)                             0.330     2.584
$abc$36592$new_n2403_.out[0] (.names)                            0.261     2.845
n3193.in[2] (.names)                                             0.267     3.112
n3193.out[0] (.names)                                            0.261     3.373
us22.d[3].D[0] (.latch)                                          0.000     3.373
data arrival time                                                          3.373

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        0.324     0.324
clock uncertainty                                                0.000     0.324
cell setup time                                                 -0.066     0.258
data required time                                                         0.258
--------------------------------------------------------------------------------
data required time                                                         0.258
data arrival time                                                         -3.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.115


#Path 18
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2067_.in[1] (.names)                             0.480     2.662
$abc$36592$new_n2067_.out[0] (.names)                            0.261     2.923
n2978.in[3] (.names)                                             0.407     3.330
n2978.out[0] (.names)                                            0.261     3.591
us11.d[0].D[0] (.latch)                                          0.000     3.591
data arrival time                                                          3.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[0].clk[0] (.latch)                                        0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.112


#Path 19
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2102_.in[0] (.names)                             0.409     2.591
$abc$36592$new_n2102_.out[0] (.names)                            0.261     2.852
n2993.in[0] (.names)                                             0.339     3.191
n2993.out[0] (.names)                                            0.261     3.452
us11.d[3].D[0] (.latch)                                          0.000     3.452
data arrival time                                                          3.452

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        0.409     0.409
clock uncertainty                                                0.000     0.409
cell setup time                                                 -0.066     0.343
data required time                                                         0.343
--------------------------------------------------------------------------------
data required time                                                         0.343
data arrival time                                                         -3.452
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.109


#Path 20
Startpoint: us20.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.539     0.539
us20.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.663
$abc$36592$new_n2371_.in[2] (.names)                             0.278     0.941
$abc$36592$new_n2371_.out[0] (.names)                            0.261     1.202
$abc$36592$new_n2370_.in[4] (.names)                             0.100     1.302
$abc$36592$new_n2370_.out[0] (.names)                            0.261     1.563
$abc$36592$new_n2369_.in[1] (.names)                             0.481     2.045
$abc$36592$new_n2369_.out[0] (.names)                            0.261     2.306
$abc$36592$new_n2414_.in[3] (.names)                             0.342     2.648
$abc$36592$new_n2414_.out[0] (.names)                            0.261     2.909
n3203.in[2] (.names)                                             0.268     3.177
n3203.out[0] (.names)                                            0.261     3.438
us22.d[5].D[0] (.latch)                                          0.000     3.438
data arrival time                                                          3.438

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[5].clk[0] (.latch)                                        0.396     0.396
clock uncertainty                                                0.000     0.396
cell setup time                                                 -0.066     0.330
data required time                                                         0.330
--------------------------------------------------------------------------------
data required time                                                         0.330
data arrival time                                                         -3.438
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.107


#Path 21
Startpoint: us20.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.539     0.539
us20.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.663
$abc$36592$new_n2371_.in[2] (.names)                             0.278     0.941
$abc$36592$new_n2371_.out[0] (.names)                            0.261     1.202
$abc$36592$new_n2370_.in[4] (.names)                             0.100     1.302
$abc$36592$new_n2370_.out[0] (.names)                            0.261     1.563
$abc$36592$new_n2369_.in[1] (.names)                             0.481     2.045
$abc$36592$new_n2369_.out[0] (.names)                            0.261     2.306
$abc$36592$new_n2385_.in[5] (.names)                             0.343     2.649
$abc$36592$new_n2385_.out[0] (.names)                            0.261     2.910
n3178.in[2] (.names)                                             0.267     3.177
n3178.out[0] (.names)                                            0.261     3.438
us22.d[0].D[0] (.latch)                                          0.000     3.438
data arrival time                                                          3.438

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        0.399     0.399
clock uncertainty                                                0.000     0.399
cell setup time                                                 -0.066     0.333
data required time                                                         0.333
--------------------------------------------------------------------------------
data required time                                                         0.333
data arrival time                                                         -3.438
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.105


#Path 22
Startpoint: us20.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.539     0.539
us20.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.663
$abc$36592$new_n2371_.in[2] (.names)                             0.278     0.941
$abc$36592$new_n2371_.out[0] (.names)                            0.261     1.202
$abc$36592$new_n2370_.in[4] (.names)                             0.100     1.302
$abc$36592$new_n2370_.out[0] (.names)                            0.261     1.563
$abc$36592$new_n2369_.in[1] (.names)                             0.481     2.045
$abc$36592$new_n2369_.out[0] (.names)                            0.261     2.306
$abc$36592$new_n2422_.in[2] (.names)                             0.342     2.648
$abc$36592$new_n2422_.out[0] (.names)                            0.261     2.909
n3213.in[1] (.names)                                             0.268     3.177
n3213.out[0] (.names)                                            0.261     3.438
us22.d[7].D[0] (.latch)                                          0.000     3.438
data arrival time                                                          3.438

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[7].clk[0] (.latch)                                        0.399     0.399
clock uncertainty                                                0.000     0.399
cell setup time                                                 -0.066     0.333
data required time                                                         0.333
--------------------------------------------------------------------------------
data required time                                                         0.333
data arrival time                                                         -3.438
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.105


#Path 23
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1882_.in[2] (.names)                             0.351     0.951
$abc$36592$new_n1882_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n1881_.in[4] (.names)                             0.265     1.477
$abc$36592$new_n1881_.out[0] (.names)                            0.261     1.738
$abc$36592$new_n1880_.in[1] (.names)                             0.337     2.075
$abc$36592$new_n1880_.out[0] (.names)                            0.261     2.336
$abc$36592$new_n1901_.in[1] (.names)                             0.332     2.667
$abc$36592$new_n1901_.out[0] (.names)                            0.261     2.928
n2863.in[0] (.names)                                             0.328     3.256
n2863.out[0] (.names)                                            0.261     3.517
us02.d[1].D[0] (.latch)                                          0.000     3.517
data arrival time                                                          3.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[1].clk[0] (.latch)                                        0.480     0.480
clock uncertainty                                                0.000     0.480
cell setup time                                                 -0.066     0.414
data required time                                                         0.414
--------------------------------------------------------------------------------
data required time                                                         0.414
data arrival time                                                         -3.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.104


#Path 24
Startpoint: u0.w[0][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[0][28].clk[0] (.latch)                                      0.621     0.621
u0.w[0][28].Q[0] (.latch) [clock-to-output]                      0.124     0.745
$abc$36592$new_n1257_.in[4] (.names)                             0.504     1.249
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.510
n1038.in[2] (.names)                                             0.258     1.768
n1038.out[0] (.names)                                            0.261     2.029
$abc$36592$new_n1298_.in[3] (.names)                             0.398     2.428
$abc$36592$new_n1298_.out[0] (.names)                            0.261     2.689
$abc$36592$new_n1295_.in[2] (.names)                             0.267     2.956
$abc$36592$new_n1295_.out[0] (.names)                            0.261     3.217
n798.in[2] (.names)                                              0.100     3.317
n798.out[0] (.names)                                             0.261     3.578
u0.subword[4].D[0] (.latch)                                      0.000     3.578
data arrival time                                                          3.578

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[4].clk[0] (.latch)                                    0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.101


#Path 25
Startpoint: us20.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.539     0.539
us20.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.663
$abc$36592$new_n2371_.in[2] (.names)                             0.278     0.941
$abc$36592$new_n2371_.out[0] (.names)                            0.261     1.202
$abc$36592$new_n2370_.in[4] (.names)                             0.100     1.302
$abc$36592$new_n2370_.out[0] (.names)                            0.261     1.563
$abc$36592$new_n2369_.in[1] (.names)                             0.481     2.045
$abc$36592$new_n2369_.out[0] (.names)                            0.261     2.306
$abc$36592$new_n2396_.in[2] (.names)                             0.268     2.574
$abc$36592$new_n2396_.out[0] (.names)                            0.261     2.835
n3188.in[3] (.names)                                             0.343     3.178
n3188.out[0] (.names)                                            0.261     3.439
us22.d[2].D[0] (.latch)                                          0.000     3.439
data arrival time                                                          3.439

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[2].clk[0] (.latch)                                        0.409     0.409
clock uncertainty                                                0.000     0.409
cell setup time                                                 -0.066     0.343
data required time                                                         0.343
--------------------------------------------------------------------------------
data required time                                                         0.343
data arrival time                                                         -3.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.096


#Path 26
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2524_.in[3] (.names)                             0.336     2.670
$abc$36592$new_n2524_.out[0] (.names)                            0.261     2.931
n3283.in[1] (.names)                                             0.342     3.273
n3283.out[0] (.names)                                            0.261     3.534
us30.d[5].D[0] (.latch)                                          0.000     3.534
data arrival time                                                          3.534

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[5].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.534
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.056


#Path 27
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1882_.in[2] (.names)                             0.351     0.951
$abc$36592$new_n1882_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n1881_.in[4] (.names)                             0.265     1.477
$abc$36592$new_n1881_.out[0] (.names)                            0.261     1.738
$abc$36592$new_n1880_.in[1] (.names)                             0.337     2.075
$abc$36592$new_n1880_.out[0] (.names)                            0.261     2.336
$abc$36592$new_n1916_.in[3] (.names)                             0.332     2.667
$abc$36592$new_n1916_.out[0] (.names)                            0.261     2.928
n2878.in[0] (.names)                                             0.343     3.271
n2878.out[0] (.names)                                            0.261     3.532
us02.d[4].D[0] (.latch)                                          0.000     3.532
data arrival time                                                          3.532

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[4].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.532
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.053


#Path 28
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1882_.in[2] (.names)                             0.351     0.951
$abc$36592$new_n1882_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n1881_.in[4] (.names)                             0.265     1.477
$abc$36592$new_n1881_.out[0] (.names)                            0.261     1.738
$abc$36592$new_n1880_.in[1] (.names)                             0.337     2.075
$abc$36592$new_n1880_.out[0] (.names)                            0.261     2.336
$abc$36592$new_n1911_.in[0] (.names)                             0.262     2.598
$abc$36592$new_n1911_.out[0] (.names)                            0.261     2.859
n2873.in[1] (.names)                                             0.340     3.199
n2873.out[0] (.names)                                            0.261     3.460
us02.d[3].D[0] (.latch)                                          0.000     3.460
data arrival time                                                          3.460

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[3].clk[0] (.latch)                                        0.477     0.477
clock uncertainty                                                0.000     0.477
cell setup time                                                 -0.066     0.411
data required time                                                         0.411
--------------------------------------------------------------------------------
data required time                                                         0.411
data arrival time                                                         -3.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.049


#Path 29
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2496_.in[4] (.names)                             0.337     2.670
$abc$36592$new_n2496_.out[0] (.names)                            0.261     2.931
n3258.in[1] (.names)                                             0.339     3.270
n3258.out[0] (.names)                                            0.261     3.531
us30.d[0].D[0] (.latch)                                          0.000     3.531
data arrival time                                                          3.531

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[0].clk[0] (.latch)                                        0.553     0.553
clock uncertainty                                                0.000     0.553
cell setup time                                                 -0.066     0.487
data required time                                                         0.487
--------------------------------------------------------------------------------
data required time                                                         0.487
data arrival time                                                         -3.531
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.045


#Path 30
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2505_.in[2] (.names)                             0.337     2.670
$abc$36592$new_n2505_.out[0] (.names)                            0.261     2.931
n3263.in[1] (.names)                                             0.339     3.270
n3263.out[0] (.names)                                            0.261     3.531
us30.d[1].D[0] (.latch)                                          0.000     3.531
data arrival time                                                          3.531

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        0.553     0.553
clock uncertainty                                                0.000     0.553
cell setup time                                                 -0.066     0.487
data required time                                                         0.487
--------------------------------------------------------------------------------
data required time                                                         0.487
data arrival time                                                         -3.531
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.045


#Path 31
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2522_.in[4] (.names)                             0.337     2.670
$abc$36592$new_n2522_.out[0] (.names)                            0.261     2.931
n3278.in[0] (.names)                                             0.410     3.341
n3278.out[0] (.names)                                            0.261     3.602
us30.d[4].D[0] (.latch)                                          0.000     3.602
data arrival time                                                          3.602

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
clock uncertainty                                                0.000     0.625
cell setup time                                                 -0.066     0.559
data required time                                                         0.559
--------------------------------------------------------------------------------
data required time                                                         0.559
data arrival time                                                         -3.602
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.043


#Path 32
Startpoint: us20.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        0.539     0.539
us20.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.663
$abc$36592$new_n2371_.in[2] (.names)                             0.278     0.941
$abc$36592$new_n2371_.out[0] (.names)                            0.261     1.202
$abc$36592$new_n2370_.in[4] (.names)                             0.100     1.302
$abc$36592$new_n2370_.out[0] (.names)                            0.261     1.563
$abc$36592$new_n2369_.in[1] (.names)                             0.481     2.045
$abc$36592$new_n2369_.out[0] (.names)                            0.261     2.306
$abc$36592$new_n2393_.in[1] (.names)                             0.268     2.574
$abc$36592$new_n2393_.out[0] (.names)                            0.261     2.835
n3183.in[0] (.names)                                             0.267     3.102
n3183.out[0] (.names)                                            0.261     3.363
us22.d[1].D[0] (.latch)                                          0.000     3.363
data arrival time                                                          3.363

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[1].clk[0] (.latch)                                        0.399     0.399
clock uncertainty                                                0.000     0.399
cell setup time                                                 -0.066     0.333
data required time                                                         0.333
--------------------------------------------------------------------------------
data required time                                                         0.333
data arrival time                                                         -3.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.031


#Path 33
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n2002_.in[0] (.names)                             0.354     0.881
$abc$36592$new_n2002_.out[0] (.names)                            0.261     1.142
$abc$36592$new_n2001_.in[4] (.names)                             0.265     1.407
$abc$36592$new_n2001_.out[0] (.names)                            0.261     1.668
$abc$36592$new_n2000_.in[1] (.names)                             0.100     1.768
$abc$36592$new_n2000_.out[0] (.names)                            0.261     2.029
$abc$36592$new_n2063_.in[1] (.names)                             0.339     2.368
$abc$36592$new_n2063_.out[0] (.names)                            0.261     2.629
$abc$36592$new_n2060_.in[0] (.names)                             0.100     2.729
$abc$36592$new_n2060_.out[0] (.names)                            0.261     2.990
n2973.in[2] (.names)                                             0.100     3.090
n2973.out[0] (.names)                                            0.261     3.351
us10.d[7].D[0] (.latch)                                          0.000     3.351
data arrival time                                                          3.351

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[7].clk[0] (.latch)                                        0.408     0.408
clock uncertainty                                                0.000     0.408
cell setup time                                                 -0.066     0.342
data required time                                                         0.342
--------------------------------------------------------------------------------
data required time                                                         0.342
data arrival time                                                         -3.351
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.009


#Path 34
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.543     0.543
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n2198_.in[2] (.names)                             0.425     1.092
$abc$36592$new_n2198_.out[0] (.names)                            0.261     1.353
$abc$36592$new_n2197_.in[4] (.names)                             0.100     1.453
$abc$36592$new_n2197_.out[0] (.names)                            0.261     1.714
$abc$36592$new_n2196_.in[1] (.names)                             0.100     1.814
$abc$36592$new_n2196_.out[0] (.names)                            0.261     2.075
$abc$36592$new_n2212_.in[5] (.names)                             0.409     2.485
$abc$36592$new_n2212_.out[0] (.names)                            0.261     2.746
n3063.in[0] (.names)                                             0.402     3.148
n3063.out[0] (.names)                                            0.261     3.409
us13.d[1].D[0] (.latch)                                          0.000     3.409
data arrival time                                                          3.409

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[1].clk[0] (.latch)                                        0.475     0.475
clock uncertainty                                                0.000     0.475
cell setup time                                                 -0.066     0.409
data required time                                                         0.409
--------------------------------------------------------------------------------
data required time                                                         0.409
data arrival time                                                         -3.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.000


#Path 35
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2515_.in[4] (.names)                             0.337     2.670
$abc$36592$new_n2515_.out[0] (.names)                            0.261     2.931
n3273.in[1] (.names)                                             0.269     3.200
n3273.out[0] (.names)                                            0.261     3.461
us30.d[3].D[0] (.latch)                                          0.000     3.461
data arrival time                                                          3.461

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[3].clk[0] (.latch)                                        0.546     0.546
clock uncertainty                                                0.000     0.546
cell setup time                                                 -0.066     0.480
data required time                                                         0.480
--------------------------------------------------------------------------------
data required time                                                         0.480
data arrival time                                                         -3.461
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.981


#Path 36
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2511_.in[5] (.names)                             0.337     2.670
$abc$36592$new_n2511_.out[0] (.names)                            0.261     2.931
n3268.in[0] (.names)                                             0.265     3.196
n3268.out[0] (.names)                                            0.261     3.457
us30.d[2].D[0] (.latch)                                          0.000     3.457
data arrival time                                                          3.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[2].clk[0] (.latch)                                        0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.979


#Path 37
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        0.324     0.324
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.448
$abc$36592$new_n1750_.in[0] (.names)                             0.423     0.871
$abc$36592$new_n1750_.out[0] (.names)                            0.261     1.132
$abc$36592$new_n2487_.in[3] (.names)                             0.265     1.397
$abc$36592$new_n2487_.out[0] (.names)                            0.261     1.658
$abc$36592$new_n2486_.in[1] (.names)                             0.415     2.073
$abc$36592$new_n2486_.out[0] (.names)                            0.261     2.334
$abc$36592$new_n2530_.in[0] (.names)                             0.337     2.670
$abc$36592$new_n2530_.out[0] (.names)                            0.261     2.931
n3288.in[3] (.names)                                             0.331     3.262
n3288.out[0] (.names)                                            0.261     3.523
us30.d[6].D[0] (.latch)                                          0.000     3.523
data arrival time                                                          3.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[6].clk[0] (.latch)                                        0.615     0.615
clock uncertainty                                                0.000     0.615
cell setup time                                                 -0.066     0.549
data required time                                                         0.549
--------------------------------------------------------------------------------
data required time                                                         0.549
data arrival time                                                         -3.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.974


#Path 38
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2115_.in[1] (.names)                             0.411     2.593
$abc$36592$new_n2115_.out[0] (.names)                            0.261     2.854
n3008.in[3] (.names)                                             0.265     3.119
n3008.out[0] (.names)                                            0.261     3.380
us11.d[6].D[0] (.latch)                                          0.000     3.380
data arrival time                                                          3.380

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        0.475     0.475
clock uncertainty                                                0.000     0.475
cell setup time                                                 -0.066     0.409
data required time                                                         0.409
--------------------------------------------------------------------------------
data required time                                                         0.409
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.971


#Path 39
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1882_.in[2] (.names)                             0.351     0.951
$abc$36592$new_n1882_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n1881_.in[4] (.names)                             0.265     1.477
$abc$36592$new_n1881_.out[0] (.names)                            0.261     1.738
$abc$36592$new_n1880_.in[1] (.names)                             0.337     2.075
$abc$36592$new_n1880_.out[0] (.names)                            0.261     2.336
$abc$36592$new_n1933_.in[2] (.names)                             0.407     2.743
$abc$36592$new_n1933_.out[0] (.names)                            0.261     3.004
n2893.in[0] (.names)                                             0.100     3.104
n2893.out[0] (.names)                                            0.261     3.365
us02.d[7].D[0] (.latch)                                          0.000     3.365
data arrival time                                                          3.365

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        0.475     0.475
clock uncertainty                                                0.000     0.475
cell setup time                                                 -0.066     0.409
data required time                                                         0.409
--------------------------------------------------------------------------------
data required time                                                         0.409
data arrival time                                                         -3.365
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.956


#Path 40
Startpoint: us32.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[6].clk[0] (.latch)                                        0.616     0.616
us32.d[6].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1953_.in[0] (.names)                             0.120     0.860
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.121
$abc$36592$new_n2446_.in[3] (.names)                             0.482     1.603
$abc$36592$new_n2446_.out[0] (.names)                            0.261     1.864
$abc$36592$new_n2445_.in[1] (.names)                             0.408     2.272
$abc$36592$new_n2445_.out[0] (.names)                            0.261     2.533
$abc$36592$new_n2473_.in[5] (.names)                             0.100     2.633
$abc$36592$new_n2473_.out[0] (.names)                            0.261     2.894
n3243.in[0] (.names)                                             0.268     3.162
n3243.out[0] (.names)                                            0.261     3.423
us23.d[5].D[0] (.latch)                                          0.000     3.423
data arrival time                                                          3.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[5].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.946


#Path 41
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        0.549     0.549
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.673
$abc$36592$new_n2136_.in[0] (.names)                             0.362     1.036
$abc$36592$new_n2136_.out[0] (.names)                            0.261     1.297
$abc$36592$new_n2135_.in[4] (.names)                             0.411     1.707
$abc$36592$new_n2135_.out[0] (.names)                            0.261     1.968
$abc$36592$new_n2134_.in[1] (.names)                             0.100     2.068
$abc$36592$new_n2134_.out[0] (.names)                            0.261     2.329
$abc$36592$new_n2157_.in[3] (.names)                             0.409     2.738
$abc$36592$new_n2157_.out[0] (.names)                            0.261     2.999
n3028.in[0] (.names)                                             0.100     3.099
n3028.out[0] (.names)                                            0.261     3.360
us12.d[2].D[0] (.latch)                                          0.000     3.360
data arrival time                                                          3.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        0.481     0.481
clock uncertainty                                                0.000     0.481
cell setup time                                                 -0.066     0.415
data required time                                                         0.415
--------------------------------------------------------------------------------
data required time                                                         0.415
data arrival time                                                         -3.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.945


#Path 42
Startpoint: us32.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[6].clk[0] (.latch)                                        0.616     0.616
us32.d[6].Q[0] (.latch) [clock-to-output]                        0.124     0.740
$abc$36592$new_n1953_.in[0] (.names)                             0.120     0.860
$abc$36592$new_n1953_.out[0] (.names)                            0.261     1.121
$abc$36592$new_n2446_.in[3] (.names)                             0.482     1.603
$abc$36592$new_n2446_.out[0] (.names)                            0.261     1.864
$abc$36592$new_n2445_.in[1] (.names)                             0.408     2.272
$abc$36592$new_n2445_.out[0] (.names)                            0.261     2.533
$abc$36592$new_n2451_.in[5] (.names)                             0.333     2.866
$abc$36592$new_n2451_.out[0] (.names)                            0.261     3.127
n3223.in[0] (.names)                                             0.100     3.227
n3223.out[0] (.names)                                            0.261     3.488
us23.d[1].D[0] (.latch)                                          0.000     3.488
data arrival time                                                          3.488

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        0.613     0.613
clock uncertainty                                                0.000     0.613
cell setup time                                                 -0.066     0.547
data required time                                                         0.547
--------------------------------------------------------------------------------
data required time                                                         0.547
data arrival time                                                         -3.488
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.941


#Path 43
Startpoint: us32.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        0.546     0.546
us32.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n1961_.in[0] (.names)                             0.360     1.030
$abc$36592$new_n1961_.out[0] (.names)                            0.261     1.291
$abc$36592$new_n2188_.in[3] (.names)                             0.100     1.391
$abc$36592$new_n2188_.out[0] (.names)                            0.261     1.652
$abc$36592$new_n2187_.in[1] (.names)                             0.100     1.752
$abc$36592$new_n2187_.out[0] (.names)                            0.261     2.013
$abc$36592$new_n2214_.in[5] (.names)                             0.487     2.500
$abc$36592$new_n2214_.out[0] (.names)                            0.261     2.761
n3068.in[3] (.names)                                             0.333     3.094
n3068.out[0] (.names)                                            0.261     3.355
us13.d[2].D[0] (.latch)                                          0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[2].clk[0] (.latch)                                        0.480     0.480
clock uncertainty                                                0.000     0.480
cell setup time                                                 -0.066     0.414
data required time                                                         0.414
--------------------------------------------------------------------------------
data required time                                                         0.414
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.941


#Path 44
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1765_.in[5] (.names)                             0.336     2.797
$abc$36592$new_n1765_.out[0] (.names)                            0.261     3.058
n2778.in[0] (.names)                                             0.100     3.158
n2778.out[0] (.names)                                            0.261     3.419
us00.d[0].D[0] (.latch)                                          0.000     3.419
data arrival time                                                          3.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[0].clk[0] (.latch)                                        0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.941


#Path 45
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1801_.in[3] (.names)                             0.264     2.726
$abc$36592$new_n1801_.out[0] (.names)                            0.261     2.987
n2808.in[0] (.names)                                             0.100     3.087
n2808.out[0] (.names)                                            0.261     3.348
us00.d[6].D[0] (.latch)                                          0.000     3.348
data arrival time                                                          3.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[6].clk[0] (.latch)                                        0.475     0.475
clock uncertainty                                                0.000     0.475
cell setup time                                                 -0.066     0.409
data required time                                                         0.409
--------------------------------------------------------------------------------
data required time                                                         0.409
data arrival time                                                         -3.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.938


#Path 46
Startpoint: us00.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
us00.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1747_.in[1] (.names)                             0.421     1.019
$abc$36592$new_n1747_.out[0] (.names)                            0.261     1.280
$abc$36592$new_n1746_.in[1] (.names)                             0.329     1.609
$abc$36592$new_n1746_.out[0] (.names)                            0.261     1.870
$abc$36592$new_n1745_.in[3] (.names)                             0.331     2.201
$abc$36592$new_n1745_.out[0] (.names)                            0.261     2.462
$abc$36592$new_n1804_.in[3] (.names)                             0.258     2.720
$abc$36592$new_n1804_.out[0] (.names)                            0.261     2.981
n2813.in[0] (.names)                                             0.100     3.081
n2813.out[0] (.names)                                            0.261     3.342
us00.d[7].D[0] (.latch)                                          0.000     3.342
data arrival time                                                          3.342

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -3.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.934


#Path 47
Startpoint: u0.w[0][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[0][28].clk[0] (.latch)                                      0.621     0.621
u0.w[0][28].Q[0] (.latch) [clock-to-output]                      0.124     0.745
$abc$36592$new_n1257_.in[4] (.names)                             0.504     1.249
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.510
n1038.in[2] (.names)                                             0.258     1.768
n1038.out[0] (.names)                                            0.261     2.029
$abc$36592$new_n1316_.in[0] (.names)                             0.337     2.366
$abc$36592$new_n1316_.out[0] (.names)                            0.261     2.627
$abc$36592$new_n2845_.in[0] (.names)                             0.100     2.727
$abc$36592$new_n2845_.out[0] (.names)                            0.261     2.988
n813.in[2] (.names)                                              0.100     3.088
n813.out[0] (.names)                                             0.261     3.349
u0.subword[7].D[0] (.latch)                                      0.000     3.349
data arrival time                                                          3.349

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[7].clk[0] (.latch)                                    0.481     0.481
clock uncertainty                                                0.000     0.481
cell setup time                                                 -0.066     0.415
data required time                                                         0.415
--------------------------------------------------------------------------------
data required time                                                         0.415
data arrival time                                                         -3.349
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.933


#Path 48
Startpoint: us31.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
us31.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.669
$abc$36592$new_n2606_.in[2] (.names)                             0.357     1.026
$abc$36592$new_n2606_.out[0] (.names)                            0.261     1.287
$abc$36592$new_n2605_.in[4] (.names)                             0.100     1.387
$abc$36592$new_n2605_.out[0] (.names)                            0.261     1.648
$abc$36592$new_n2604_.in[1] (.names)                             0.100     1.748
$abc$36592$new_n2604_.out[0] (.names)                            0.261     2.009
$abc$36592$new_n2636_.in[0] (.names)                             0.405     2.413
$abc$36592$new_n2636_.out[0] (.names)                            0.261     2.674
n3358.in[3] (.names)                                             0.406     3.081
n3358.out[0] (.names)                                            0.261     3.342
us32.d[4].D[0] (.latch)                                          0.000     3.342
data arrival time                                                          3.342

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[4].clk[0] (.latch)                                        0.477     0.477
clock uncertainty                                                0.000     0.477
cell setup time                                                 -0.066     0.411
data required time                                                         0.411
--------------------------------------------------------------------------------
data required time                                                         0.411
data arrival time                                                         -3.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.931


#Path 49
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n2542_.in[0] (.names)                             0.361     1.170
$abc$36592$new_n2542_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2541_.in[4] (.names)                             0.100     1.531
$abc$36592$new_n2541_.out[0] (.names)                            0.261     1.792
$abc$36592$new_n2540_.in[1] (.names)                             0.100     1.892
$abc$36592$new_n2540_.out[0] (.names)                            0.261     2.153
$abc$36592$new_n2589_.in[3] (.names)                             0.333     2.486
$abc$36592$new_n2589_.out[0] (.names)                            0.261     2.747
n3328.in[3] (.names)                                             0.336     3.083
n3328.out[0] (.names)                                            0.261     3.344
us31.d[6].D[0] (.latch)                                          0.000     3.344
data arrival time                                                          3.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[6].clk[0] (.latch)                                        0.481     0.481
clock uncertainty                                                0.000     0.481
cell setup time                                                 -0.066     0.415
data required time                                                         0.415
--------------------------------------------------------------------------------
data required time                                                         0.415
data arrival time                                                         -3.344
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.929


#Path 50
Startpoint: us11.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        0.409     0.409
us11.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.533
$abc$36592$new_n2250_.in[0] (.names)                             0.120     0.653
$abc$36592$new_n2250_.out[0] (.names)                            0.261     0.914
$abc$36592$new_n2249_.in[4] (.names)                             0.100     1.014
$abc$36592$new_n2249_.out[0] (.names)                            0.261     1.275
$abc$36592$new_n2248_.in[1] (.names)                             0.332     1.607
$abc$36592$new_n2248_.out[0] (.names)                            0.261     1.868
$abc$36592$new_n2276_.in[1] (.names)                             0.480     2.348
$abc$36592$new_n2276_.out[0] (.names)                            0.261     2.609
$abc$36592$new_n2274_.in[0] (.names)                             0.100     2.709
$abc$36592$new_n2274_.out[0] (.names)                            0.261     2.970
n3108.in[3] (.names)                                             0.100     3.070
n3108.out[0] (.names)                                            0.261     3.331
us20.d[2].D[0] (.latch)                                          0.000     3.331
data arrival time                                                          3.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[2].clk[0] (.latch)                                        0.480     0.480
clock uncertainty                                                0.000     0.480
cell setup time                                                 -0.066     0.414
data required time                                                         0.414
--------------------------------------------------------------------------------
data required time                                                         0.414
data arrival time                                                         -3.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.917


#Path 51
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        0.549     0.549
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.673
$abc$36592$new_n2136_.in[0] (.names)                             0.362     1.036
$abc$36592$new_n2136_.out[0] (.names)                            0.261     1.297
$abc$36592$new_n2135_.in[4] (.names)                             0.411     1.707
$abc$36592$new_n2135_.out[0] (.names)                            0.261     1.968
$abc$36592$new_n2134_.in[1] (.names)                             0.100     2.068
$abc$36592$new_n2134_.out[0] (.names)                            0.261     2.329
$abc$36592$new_n2164_.in[1] (.names)                             0.339     2.668
$abc$36592$new_n2164_.out[0] (.names)                            0.261     2.929
n3038.in[3] (.names)                                             0.337     3.266
n3038.out[0] (.names)                                            0.261     3.527
us12.d[4].D[0] (.latch)                                          0.000     3.527
data arrival time                                                          3.527

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
clock uncertainty                                                0.000     0.685
cell setup time                                                 -0.066     0.619
data required time                                                         0.619
--------------------------------------------------------------------------------
data required time                                                         0.619
data arrival time                                                         -3.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.908


#Path 52
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        0.549     0.549
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.673
$abc$36592$new_n2136_.in[0] (.names)                             0.362     1.036
$abc$36592$new_n2136_.out[0] (.names)                            0.261     1.297
$abc$36592$new_n2135_.in[4] (.names)                             0.411     1.707
$abc$36592$new_n2135_.out[0] (.names)                            0.261     1.968
$abc$36592$new_n2134_.in[1] (.names)                             0.100     2.068
$abc$36592$new_n2134_.out[0] (.names)                            0.261     2.329
$abc$36592$new_n2149_.in[5] (.names)                             0.265     2.594
$abc$36592$new_n2149_.out[0] (.names)                            0.261     2.855
n3023.in[1] (.names)                                             0.338     3.193
n3023.out[0] (.names)                                            0.261     3.454
us12.d[1].D[0] (.latch)                                          0.000     3.454
data arrival time                                                          3.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        0.613     0.613
clock uncertainty                                                0.000     0.613
cell setup time                                                 -0.066     0.547
data required time                                                         0.547
--------------------------------------------------------------------------------
data required time                                                         0.547
data arrival time                                                         -3.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.907


#Path 53
Startpoint: us10.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[2].clk[0] (.latch)                                        0.406     0.406
us10.d[2].Q[0] (.latch) [clock-to-output]                        0.124     0.530
$abc$36592$new_n1945_.in[0] (.names)                             0.360     0.890
$abc$36592$new_n1945_.out[0] (.names)                            0.261     1.151
$abc$36592$new_n2190_.in[5] (.names)                             0.339     1.490
$abc$36592$new_n2190_.out[0] (.names)                            0.261     1.751
$abc$36592$new_n2189_.in[1] (.names)                             0.100     1.851
$abc$36592$new_n2189_.out[0] (.names)                            0.261     2.112
$abc$36592$new_n2235_.in[5] (.names)                             0.339     2.451
$abc$36592$new_n2235_.out[0] (.names)                            0.261     2.712
n3088.in[3] (.names)                                             0.406     3.118
n3088.out[0] (.names)                                            0.261     3.379
us13.d[6].D[0] (.latch)                                          0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[6].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.902


#Path 54
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1839_.in[0] (.names)                             0.341     2.815
$abc$36592$new_n1839_.out[0] (.names)                            0.261     3.076
n2823.in[0] (.names)                                             0.100     3.176
n2823.out[0] (.names)                                            0.261     3.437
us01.d[1].D[0] (.latch)                                          0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[1].clk[0] (.latch)                                        0.613     0.613
clock uncertainty                                                0.000     0.613
cell setup time                                                 -0.066     0.547
data required time                                                         0.547
--------------------------------------------------------------------------------
data required time                                                         0.547
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.890


#Path 55
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1870_.in[5] (.names)                             0.341     2.815
$abc$36592$new_n1870_.out[0] (.names)                            0.261     3.076
n2853.in[0] (.names)                                             0.100     3.176
n2853.out[0] (.names)                                            0.261     3.437
us01.d[7].D[0] (.latch)                                          0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        0.616     0.616
clock uncertainty                                                0.000     0.616
cell setup time                                                 -0.066     0.550
data required time                                                         0.550
--------------------------------------------------------------------------------
data required time                                                         0.550
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.887


#Path 56
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.402     0.402
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n1962_.in[1] (.names)                             0.352     0.879
$abc$36592$new_n1962_.out[0] (.names)                            0.261     1.140
$abc$36592$new_n2429_.in[4] (.names)                             0.415     1.554
$abc$36592$new_n2429_.out[0] (.names)                            0.261     1.815
$abc$36592$new_n2428_.in[1] (.names)                             0.100     1.915
$abc$36592$new_n2428_.out[0] (.names)                            0.261     2.176
$abc$36592$new_n2465_.in[3] (.names)                             0.399     2.575
$abc$36592$new_n2465_.out[0] (.names)                            0.261     2.836
n3238.in[3] (.names)                                             0.339     3.175
n3238.out[0] (.names)                                            0.261     3.436
us23.d[4].D[0] (.latch)                                          0.000     3.436
data arrival time                                                          3.436

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[4].clk[0] (.latch)                                        0.619     0.619
clock uncertainty                                                0.000     0.619
cell setup time                                                 -0.066     0.553
data required time                                                         0.553
--------------------------------------------------------------------------------
data required time                                                         0.553
data arrival time                                                         -3.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.884


#Path 57
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1882_.in[2] (.names)                             0.351     0.951
$abc$36592$new_n1882_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n1881_.in[4] (.names)                             0.265     1.477
$abc$36592$new_n1881_.out[0] (.names)                            0.261     1.738
$abc$36592$new_n1880_.in[1] (.names)                             0.337     2.075
$abc$36592$new_n1880_.out[0] (.names)                            0.261     2.336
$abc$36592$new_n1890_.in[5] (.names)                             0.335     2.671
$abc$36592$new_n1890_.out[0] (.names)                            0.261     2.932
n2858.in[0] (.names)                                             0.100     3.032
n2858.out[0] (.names)                                            0.261     3.293
us02.d[0].D[0] (.latch)                                          0.000     3.293
data arrival time                                                          3.293

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
clock uncertainty                                                0.000     0.477
cell setup time                                                 -0.066     0.411
data required time                                                         0.411
--------------------------------------------------------------------------------
data required time                                                         0.411
data arrival time                                                         -3.293
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.883


#Path 58
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        0.625     0.625
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.749
$abc$36592$new_n2070_.in[0] (.names)                             0.285     1.034
$abc$36592$new_n2070_.out[0] (.names)                            0.261     1.295
$abc$36592$new_n2069_.in[4] (.names)                             0.265     1.560
$abc$36592$new_n2069_.out[0] (.names)                            0.261     1.821
$abc$36592$new_n2068_.in[1] (.names)                             0.100     1.921
$abc$36592$new_n2068_.out[0] (.names)                            0.261     2.182
$abc$36592$new_n2097_.in[2] (.names)                             0.481     2.662
$abc$36592$new_n2097_.out[0] (.names)                            0.261     2.923
n2988.in[0] (.names)                                             0.100     3.023
n2988.out[0] (.names)                                            0.261     3.284
us11.d[2].D[0] (.latch)                                          0.000     3.284
data arrival time                                                          3.284

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -3.284
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.881


#Path 59
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.402     0.402
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n1962_.in[1] (.names)                             0.352     0.879
$abc$36592$new_n1962_.out[0] (.names)                            0.261     1.140
$abc$36592$new_n2429_.in[4] (.names)                             0.415     1.554
$abc$36592$new_n2429_.out[0] (.names)                            0.261     1.815
$abc$36592$new_n2428_.in[1] (.names)                             0.100     1.915
$abc$36592$new_n2428_.out[0] (.names)                            0.261     2.176
$abc$36592$new_n2458_.in[0] (.names)                             0.399     2.575
$abc$36592$new_n2458_.out[0] (.names)                            0.261     2.836
n3228.in[2] (.names)                                             0.333     3.170
n3228.out[0] (.names)                                            0.261     3.431
us23.d[2].D[0] (.latch)                                          0.000     3.431
data arrival time                                                          3.431

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[2].clk[0] (.latch)                                        0.619     0.619
clock uncertainty                                                0.000     0.619
cell setup time                                                 -0.066     0.553
data required time                                                         0.553
--------------------------------------------------------------------------------
data required time                                                         0.553
data arrival time                                                         -3.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.877


#Path 60
Startpoint: us32.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        0.546     0.546
us32.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n1961_.in[0] (.names)                             0.360     1.030
$abc$36592$new_n1961_.out[0] (.names)                            0.261     1.291
$abc$36592$new_n2188_.in[3] (.names)                             0.100     1.391
$abc$36592$new_n2188_.out[0] (.names)                            0.261     1.652
$abc$36592$new_n2187_.in[1] (.names)                             0.100     1.752
$abc$36592$new_n2187_.out[0] (.names)                            0.261     2.013
$abc$36592$new_n2229_.in[0] (.names)                             0.484     2.497
$abc$36592$new_n2229_.out[0] (.names)                            0.261     2.758
n3083.in[3] (.names)                                             0.338     3.096
n3083.out[0] (.names)                                            0.261     3.357
us13.d[5].D[0] (.latch)                                          0.000     3.357
data arrival time                                                          3.357

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[5].clk[0] (.latch)                                        0.546     0.546
clock uncertainty                                                0.000     0.546
cell setup time                                                 -0.066     0.480
data required time                                                         0.480
--------------------------------------------------------------------------------
data required time                                                         0.480
data arrival time                                                         -3.357
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.877


#Path 61
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n2002_.in[0] (.names)                             0.354     0.881
$abc$36592$new_n2002_.out[0] (.names)                            0.261     1.142
$abc$36592$new_n2001_.in[4] (.names)                             0.265     1.407
$abc$36592$new_n2001_.out[0] (.names)                            0.261     1.668
$abc$36592$new_n2000_.in[1] (.names)                             0.100     1.768
$abc$36592$new_n2000_.out[0] (.names)                            0.261     2.029
$abc$36592$new_n2058_.in[4] (.names)                             0.330     2.359
$abc$36592$new_n2058_.out[0] (.names)                            0.261     2.620
n2968.in[0] (.names)                                             0.330     2.950
n2968.out[0] (.names)                                            0.261     3.211
us10.d[6].D[0] (.latch)                                          0.000     3.211
data arrival time                                                          3.211

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[6].clk[0] (.latch)                                        0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -3.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.876


#Path 62
Startpoint: us32.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        0.546     0.546
us32.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n1961_.in[0] (.names)                             0.360     1.030
$abc$36592$new_n1961_.out[0] (.names)                            0.261     1.291
$abc$36592$new_n2188_.in[3] (.names)                             0.100     1.391
$abc$36592$new_n2188_.out[0] (.names)                            0.261     1.652
$abc$36592$new_n2187_.in[1] (.names)                             0.100     1.752
$abc$36592$new_n2187_.out[0] (.names)                            0.261     2.013
$abc$36592$new_n2219_.in[4] (.names)                             0.487     2.500
$abc$36592$new_n2219_.out[0] (.names)                            0.261     2.761
n3073.in[3] (.names)                                             0.333     3.094
n3073.out[0] (.names)                                            0.261     3.355
us13.d[3].D[0] (.latch)                                          0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[3].clk[0] (.latch)                                        0.549     0.549
clock uncertainty                                                0.000     0.549
cell setup time                                                 -0.066     0.483
data required time                                                         0.483
--------------------------------------------------------------------------------
data required time                                                         0.483
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.872


#Path 63
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1858_.in[4] (.names)                             0.341     2.815
$abc$36592$new_n1858_.out[0] (.names)                            0.261     3.076
n2843.in[0] (.names)                                             0.100     3.176
n2843.out[0] (.names)                                            0.261     3.437
us01.d[5].D[0] (.latch)                                          0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        0.631     0.631
clock uncertainty                                                0.000     0.631
cell setup time                                                 -0.066     0.565
data required time                                                         0.565
--------------------------------------------------------------------------------
data required time                                                         0.565
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.872


#Path 64
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.477     0.477
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n2664_.in[0] (.names)                             0.350     0.951
$abc$36592$new_n2664_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n2663_.in[3] (.names)                             0.100     1.312
$abc$36592$new_n2663_.out[0] (.names)                            0.261     1.573
$abc$36592$new_n2662_.in[1] (.names)                             0.100     1.673
$abc$36592$new_n2662_.out[0] (.names)                            0.261     1.934
$abc$36592$new_n2694_.in[2] (.names)                             0.411     2.345
$abc$36592$new_n2694_.out[0] (.names)                            0.261     2.606
n3398.in[1] (.names)                                             0.340     2.946
n3398.out[0] (.names)                                            0.261     3.207
us33.d[4].D[0] (.latch)                                          0.000     3.207
data arrival time                                                          3.207

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.207
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.871


#Path 65
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.477     0.477
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n2664_.in[0] (.names)                             0.350     0.951
$abc$36592$new_n2664_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n2663_.in[3] (.names)                             0.100     1.312
$abc$36592$new_n2663_.out[0] (.names)                            0.261     1.573
$abc$36592$new_n2662_.in[1] (.names)                             0.100     1.673
$abc$36592$new_n2662_.out[0] (.names)                            0.261     1.934
$abc$36592$new_n2698_.in[5] (.names)                             0.411     2.345
$abc$36592$new_n2698_.out[0] (.names)                            0.261     2.606
n3403.in[3] (.names)                                             0.333     2.940
n3403.out[0] (.names)                                            0.261     3.201
us33.d[5].D[0] (.latch)                                          0.000     3.201
data arrival time                                                          3.201

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[5].clk[0] (.latch)                                        0.396     0.396
clock uncertainty                                                0.000     0.396
cell setup time                                                 -0.066     0.330
data required time                                                         0.330
--------------------------------------------------------------------------------
data required time                                                         0.330
data arrival time                                                         -3.201
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.870


#Path 66
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n2542_.in[0] (.names)                             0.361     1.170
$abc$36592$new_n2542_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2541_.in[4] (.names)                             0.100     1.531
$abc$36592$new_n2541_.out[0] (.names)                            0.261     1.792
$abc$36592$new_n2540_.in[1] (.names)                             0.100     1.892
$abc$36592$new_n2540_.out[0] (.names)                            0.261     2.153
$abc$36592$new_n2555_.in[0] (.names)                             0.333     2.486
$abc$36592$new_n2555_.out[0] (.names)                            0.261     2.747
n3298.in[0] (.names)                                             0.339     3.086
n3298.out[0] (.names)                                            0.261     3.347
us31.d[0].D[0] (.latch)                                          0.000     3.347
data arrival time                                                          3.347

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.869


#Path 67
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.477     0.477
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n2664_.in[0] (.names)                             0.350     0.951
$abc$36592$new_n2664_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n2663_.in[3] (.names)                             0.100     1.312
$abc$36592$new_n2663_.out[0] (.names)                            0.261     1.573
$abc$36592$new_n2662_.in[1] (.names)                             0.100     1.673
$abc$36592$new_n2662_.out[0] (.names)                            0.261     1.934
$abc$36592$new_n2689_.in[4] (.names)                             0.411     2.345
$abc$36592$new_n2689_.out[0] (.names)                            0.261     2.606
n3393.in[1] (.names)                                             0.337     2.944
n3393.out[0] (.names)                                            0.261     3.205
us33.d[3].D[0] (.latch)                                          0.000     3.205
data arrival time                                                          3.205

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[3].clk[0] (.latch)                                        0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -3.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.869


#Path 68
Startpoint: us11.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[7].clk[0] (.latch)                                        0.474     0.474
us11.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.598
$abc$36592$new_n1748_.in[1] (.names)                             0.356     0.954
$abc$36592$new_n1748_.out[0] (.names)                            0.261     1.215
$abc$36592$new_n2006_.in[5] (.names)                             0.100     1.315
$abc$36592$new_n2006_.out[0] (.names)                            0.261     1.576
$abc$36592$new_n2005_.in[1] (.names)                             0.100     1.676
$abc$36592$new_n2005_.out[0] (.names)                            0.261     1.937
$abc$36592$new_n1999_.in[0] (.names)                             0.409     2.346
$abc$36592$new_n1999_.out[0] (.names)                            0.261     2.607
n2938.in[3] (.names)                                             0.265     2.872
n2938.out[0] (.names)                                            0.261     3.133
us10.d[0].D[0] (.latch)                                          0.000     3.133
data arrival time                                                          3.133

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[0].clk[0] (.latch)                                        0.331     0.331
clock uncertainty                                                0.000     0.331
cell setup time                                                 -0.066     0.265
data required time                                                         0.265
--------------------------------------------------------------------------------
data required time                                                         0.265
data arrival time                                                         -3.133
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.867


#Path 69
Startpoint: us30.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[0].clk[0] (.latch)                                        0.553     0.553
us30.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.677
$abc$36592$new_n2547_.in[3] (.names)                             0.431     1.107
$abc$36592$new_n2547_.out[0] (.names)                            0.261     1.368
$abc$36592$new_n2546_.in[4] (.names)                             0.100     1.468
$abc$36592$new_n2546_.out[0] (.names)                            0.261     1.729
$abc$36592$new_n2545_.in[1] (.names)                             0.100     1.829
$abc$36592$new_n2545_.out[0] (.names)                            0.261     2.090
$abc$36592$new_n2574_.in[2] (.names)                             0.396     2.486
$abc$36592$new_n2574_.out[0] (.names)                            0.261     2.747
n3313.in[0] (.names)                                             0.337     3.085
n3313.out[0] (.names)                                            0.261     3.346
us31.d[3].D[0] (.latch)                                          0.000     3.346
data arrival time                                                          3.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[3].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.867


#Path 70
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        0.543     0.543
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.667
$abc$36592$new_n2198_.in[2] (.names)                             0.425     1.092
$abc$36592$new_n2198_.out[0] (.names)                            0.261     1.353
$abc$36592$new_n2197_.in[4] (.names)                             0.100     1.453
$abc$36592$new_n2197_.out[0] (.names)                            0.261     1.714
$abc$36592$new_n2196_.in[1] (.names)                             0.100     1.814
$abc$36592$new_n2196_.out[0] (.names)                            0.261     2.075
$abc$36592$new_n2224_.in[2] (.names)                             0.409     2.485
$abc$36592$new_n2224_.out[0] (.names)                            0.261     2.746
n3078.in[1] (.names)                                             0.339     3.084
n3078.out[0] (.names)                                            0.261     3.345
us13.d[4].D[0] (.latch)                                          0.000     3.345
data arrival time                                                          3.345

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[4].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.345
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.866


#Path 71
Startpoint: us32.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        0.546     0.546
us32.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.670
$abc$36592$new_n1961_.in[0] (.names)                             0.360     1.030
$abc$36592$new_n1961_.out[0] (.names)                            0.261     1.291
$abc$36592$new_n2188_.in[3] (.names)                             0.100     1.391
$abc$36592$new_n2188_.out[0] (.names)                            0.261     1.652
$abc$36592$new_n2187_.in[1] (.names)                             0.100     1.752
$abc$36592$new_n2187_.out[0] (.names)                            0.261     2.013
$abc$36592$new_n2239_.in[5] (.names)                             0.411     2.424
$abc$36592$new_n2239_.out[0] (.names)                            0.261     2.685
n3093.in[3] (.names)                                             0.336     3.021
n3093.out[0] (.names)                                            0.261     3.282
us13.d[7].D[0] (.latch)                                          0.000     3.282
data arrival time                                                          3.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[7].clk[0] (.latch)                                        0.484     0.484
clock uncertainty                                                0.000     0.484
cell setup time                                                 -0.066     0.418
data required time                                                         0.418
--------------------------------------------------------------------------------
data required time                                                         0.418
data arrival time                                                         -3.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 72
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n2542_.in[0] (.names)                             0.361     1.170
$abc$36592$new_n2542_.out[0] (.names)                            0.261     1.431
$abc$36592$new_n2541_.in[4] (.names)                             0.100     1.531
$abc$36592$new_n2541_.out[0] (.names)                            0.261     1.792
$abc$36592$new_n2540_.in[1] (.names)                             0.100     1.892
$abc$36592$new_n2540_.out[0] (.names)                            0.261     2.153
$abc$36592$new_n2568_.in[4] (.names)                             0.340     2.493
$abc$36592$new_n2568_.out[0] (.names)                            0.261     2.754
n3308.in[2] (.names)                                             0.330     3.084
n3308.out[0] (.names)                                            0.261     3.345
us31.d[2].D[0] (.latch)                                          0.000     3.345
data arrival time                                                          3.345

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[2].clk[0] (.latch)                                        0.549     0.549
clock uncertainty                                                0.000     0.549
cell setup time                                                 -0.066     0.483
data required time                                                         0.483
--------------------------------------------------------------------------------
data required time                                                         0.483
data arrival time                                                         -3.345
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.861


#Path 73
Startpoint: us11.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        0.409     0.409
us11.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.533
$abc$36592$new_n2250_.in[0] (.names)                             0.120     0.653
$abc$36592$new_n2250_.out[0] (.names)                            0.261     0.914
$abc$36592$new_n2249_.in[4] (.names)                             0.100     1.014
$abc$36592$new_n2249_.out[0] (.names)                            0.261     1.275
$abc$36592$new_n2248_.in[1] (.names)                             0.332     1.607
$abc$36592$new_n2248_.out[0] (.names)                            0.261     1.868
$abc$36592$new_n2287_.in[3] (.names)                             0.481     2.349
$abc$36592$new_n2287_.out[0] (.names)                            0.261     2.610
$abc$36592$new_n2286_.in[0] (.names)                             0.100     2.710
$abc$36592$new_n2286_.out[0] (.names)                            0.261     2.971
n3118.in[3] (.names)                                             0.100     3.071
n3118.out[0] (.names)                                            0.261     3.332
us20.d[4].D[0] (.latch)                                          0.000     3.332
data arrival time                                                          3.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        0.539     0.539
clock uncertainty                                                0.000     0.539
cell setup time                                                 -0.066     0.473
data required time                                                         0.473
--------------------------------------------------------------------------------
data required time                                                         0.473
data arrival time                                                         -3.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.860


#Path 74
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        0.549     0.549
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.673
$abc$36592$new_n1875_.in[0] (.names)                             0.429     1.102
$abc$36592$new_n1875_.out[0] (.names)                            0.261     1.363
$abc$36592$new_n1874_.in[4] (.names)                             0.324     1.687
$abc$36592$new_n1874_.out[0] (.names)                            0.261     1.948
$abc$36592$new_n1873_.in[1] (.names)                             0.100     2.048
$abc$36592$new_n1873_.out[0] (.names)                            0.261     2.309
$abc$36592$new_n1906_.in[2] (.names)                             0.410     2.719
$abc$36592$new_n1906_.out[0] (.names)                            0.261     2.980
n2868.in[0] (.names)                                             0.100     3.080
n2868.out[0] (.names)                                            0.261     3.341
us02.d[2].D[0] (.latch)                                          0.000     3.341
data arrival time                                                          3.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[2].clk[0] (.latch)                                        0.549     0.549
clock uncertainty                                                0.000     0.549
cell setup time                                                 -0.066     0.483
data required time                                                         0.483
--------------------------------------------------------------------------------
data required time                                                         0.483
data arrival time                                                         -3.341
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.858


#Path 75
Startpoint: us21.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        0.553     0.553
us21.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.677
$abc$36592$new_n1941_.in[0] (.names)                             0.502     1.178
$abc$36592$new_n1941_.out[0] (.names)                            0.261     1.439
$abc$36592$new_n1940_.in[4] (.names)                             0.100     1.539
$abc$36592$new_n1940_.out[0] (.names)                            0.261     1.800
$abc$36592$new_n1939_.in[1] (.names)                             0.100     1.900
$abc$36592$new_n1939_.out[0] (.names)                            0.261     2.161
$abc$36592$new_n1985_.in[1] (.names)                             0.406     2.568
$abc$36592$new_n1985_.out[0] (.names)                            0.261     2.829
n2923.in[0] (.names)                                             0.100     2.929
n2923.out[0] (.names)                                            0.261     3.190
us03.d[5].D[0] (.latch)                                          0.000     3.190
data arrival time                                                          3.190

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[5].clk[0] (.latch)                                        0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -3.190
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.853


#Path 76
Startpoint: us21.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        0.553     0.553
us21.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.677
$abc$36592$new_n1941_.in[0] (.names)                             0.502     1.178
$abc$36592$new_n1941_.out[0] (.names)                            0.261     1.439
$abc$36592$new_n1940_.in[4] (.names)                             0.100     1.539
$abc$36592$new_n1940_.out[0] (.names)                            0.261     1.800
$abc$36592$new_n1939_.in[1] (.names)                             0.100     1.900
$abc$36592$new_n1939_.out[0] (.names)                            0.261     2.161
$abc$36592$new_n1956_.in[4] (.names)                             0.332     2.494
$abc$36592$new_n1956_.out[0] (.names)                            0.261     2.755
n2898.in[0] (.names)                                             0.100     2.855
n2898.out[0] (.names)                                            0.261     3.116
us03.d[0].D[0] (.latch)                                          0.000     3.116
data arrival time                                                          3.116

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[0].clk[0] (.latch)                                        0.331     0.331
clock uncertainty                                                0.000     0.331
cell setup time                                                 -0.066     0.265
data required time                                                         0.265
--------------------------------------------------------------------------------
data required time                                                         0.265
data arrival time                                                         -3.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.851


#Path 77
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.477     0.477
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n2664_.in[0] (.names)                             0.350     0.951
$abc$36592$new_n2664_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n2663_.in[3] (.names)                             0.100     1.312
$abc$36592$new_n2663_.out[0] (.names)                            0.261     1.573
$abc$36592$new_n2662_.in[1] (.names)                             0.100     1.673
$abc$36592$new_n2662_.out[0] (.names)                            0.261     1.934
$abc$36592$new_n2709_.in[2] (.names)                             0.339     2.273
$abc$36592$new_n2709_.out[0] (.names)                            0.261     2.534
n3413.in[1] (.names)                                             0.397     2.931
n3413.out[0] (.names)                                            0.261     3.192
us33.d[7].D[0] (.latch)                                          0.000     3.192
data arrival time                                                          3.192

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[7].clk[0] (.latch)                                        0.409     0.409
clock uncertainty                                                0.000     0.409
cell setup time                                                 -0.066     0.343
data required time                                                         0.343
--------------------------------------------------------------------------------
data required time                                                         0.343
data arrival time                                                         -3.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.849


#Path 78
Startpoint: us21.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        0.553     0.553
us21.d[1].Q[0] (.latch) [clock-to-output]                        0.124     0.677
$abc$36592$new_n1941_.in[0] (.names)                             0.502     1.178
$abc$36592$new_n1941_.out[0] (.names)                            0.261     1.439
$abc$36592$new_n1940_.in[4] (.names)                             0.100     1.539
$abc$36592$new_n1940_.out[0] (.names)                            0.261     1.800
$abc$36592$new_n1939_.in[1] (.names)                             0.100     1.900
$abc$36592$new_n1939_.out[0] (.names)                            0.261     2.161
$abc$36592$new_n1967_.in[3] (.names)                             0.406     2.568
$abc$36592$new_n1967_.out[0] (.names)                            0.261     2.829
n2903.in[0] (.names)                                             0.100     2.929
n2903.out[0] (.names)                                            0.261     3.190
us03.d[1].D[0] (.latch)                                          0.000     3.190
data arrival time                                                          3.190

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[1].clk[0] (.latch)                                        0.407     0.407
clock uncertainty                                                0.000     0.407
cell setup time                                                 -0.066     0.341
data required time                                                         0.341
--------------------------------------------------------------------------------
data required time                                                         0.341
data arrival time                                                         -3.190
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.849


#Path 79
Startpoint: us31.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
us31.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.669
$abc$36592$new_n2606_.in[2] (.names)                             0.357     1.026
$abc$36592$new_n2606_.out[0] (.names)                            0.261     1.287
$abc$36592$new_n2605_.in[4] (.names)                             0.100     1.387
$abc$36592$new_n2605_.out[0] (.names)                            0.261     1.648
$abc$36592$new_n2604_.in[1] (.names)                             0.100     1.748
$abc$36592$new_n2604_.out[0] (.names)                            0.261     2.009
$abc$36592$new_n2641_.in[1] (.names)                             0.336     2.344
$abc$36592$new_n2641_.out[0] (.names)                            0.261     2.605
$abc$36592$new_n2640_.in[0] (.names)                             0.100     2.705
$abc$36592$new_n2640_.out[0] (.names)                            0.261     2.966
n3363.in[3] (.names)                                             0.100     3.066
n3363.out[0] (.names)                                            0.261     3.327
us32.d[5].D[0] (.latch)                                          0.000     3.327
data arrival time                                                          3.327

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        0.546     0.546
clock uncertainty                                                0.000     0.546
cell setup time                                                 -0.066     0.480
data required time                                                         0.480
--------------------------------------------------------------------------------
data required time                                                         0.480
data arrival time                                                         -3.327
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.847


#Path 80
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.402     0.402
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n1962_.in[1] (.names)                             0.352     0.879
$abc$36592$new_n1962_.out[0] (.names)                            0.261     1.140
$abc$36592$new_n2429_.in[4] (.names)                             0.415     1.554
$abc$36592$new_n2429_.out[0] (.names)                            0.261     1.815
$abc$36592$new_n2428_.in[1] (.names)                             0.100     1.915
$abc$36592$new_n2428_.out[0] (.names)                            0.261     2.176
$abc$36592$new_n2461_.in[5] (.names)                             0.333     2.509
$abc$36592$new_n2461_.out[0] (.names)                            0.261     2.770
n3233.in[1] (.names)                                             0.341     3.112
n3233.out[0] (.names)                                            0.261     3.373
us23.d[3].D[0] (.latch)                                          0.000     3.373
data arrival time                                                          3.373

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[3].clk[0] (.latch)                                        0.619     0.619
clock uncertainty                                                0.000     0.619
cell setup time                                                 -0.066     0.553
data required time                                                         0.553
--------------------------------------------------------------------------------
data required time                                                         0.553
data arrival time                                                         -3.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.820


#Path 81
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.402     0.402
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n1962_.in[1] (.names)                             0.352     0.879
$abc$36592$new_n1962_.out[0] (.names)                            0.261     1.140
$abc$36592$new_n2429_.in[4] (.names)                             0.415     1.554
$abc$36592$new_n2429_.out[0] (.names)                            0.261     1.815
$abc$36592$new_n2428_.in[1] (.names)                             0.100     1.915
$abc$36592$new_n2428_.out[0] (.names)                            0.261     2.176
$abc$36592$new_n2444_.in[1] (.names)                             0.333     2.509
$abc$36592$new_n2444_.out[0] (.names)                            0.261     2.770
n3218.in[0] (.names)                                             0.334     3.105
n3218.out[0] (.names)                                            0.261     3.366
us23.d[0].D[0] (.latch)                                          0.000     3.366
data arrival time                                                          3.366

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[0].clk[0] (.latch)                                        0.616     0.616
clock uncertainty                                                0.000     0.616
cell setup time                                                 -0.066     0.550
data required time                                                         0.550
--------------------------------------------------------------------------------
data required time                                                         0.550
data arrival time                                                         -3.366
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.816


#Path 82
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1853_.in[4] (.names)                             0.337     2.811
$abc$36592$new_n1853_.out[0] (.names)                            0.261     3.072
n2838.in[0] (.names)                                             0.100     3.172
n2838.out[0] (.names)                                            0.261     3.433
us01.d[4].D[0] (.latch)                                          0.000     3.433
data arrival time                                                          3.433

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[4].clk[0] (.latch)                                        0.685     0.685
clock uncertainty                                                0.000     0.685
cell setup time                                                 -0.066     0.619
data required time                                                         0.619
--------------------------------------------------------------------------------
data required time                                                         0.619
data arrival time                                                         -3.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.815


#Path 83
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        0.477     0.477
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n1882_.in[2] (.names)                             0.351     0.951
$abc$36592$new_n1882_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n1881_.in[4] (.names)                             0.265     1.477
$abc$36592$new_n1881_.out[0] (.names)                            0.261     1.738
$abc$36592$new_n1880_.in[1] (.names)                             0.337     2.075
$abc$36592$new_n1880_.out[0] (.names)                            0.261     2.336
$abc$36592$new_n1928_.in[2] (.names)                             0.332     2.667
$abc$36592$new_n1928_.out[0] (.names)                            0.261     2.928
n2888.in[0] (.names)                                             0.100     3.028
n2888.out[0] (.names)                                            0.261     3.289
us02.d[6].D[0] (.latch)                                          0.000     3.289
data arrival time                                                          3.289

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[6].clk[0] (.latch)                                        0.543     0.543
clock uncertainty                                                0.000     0.543
cell setup time                                                 -0.066     0.477
data required time                                                         0.477
--------------------------------------------------------------------------------
data required time                                                         0.477
data arrival time                                                         -3.289
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.813


#Path 84
Startpoint: u0.w[0][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[0][28].clk[0] (.latch)                                      0.621     0.621
u0.w[0][28].Q[0] (.latch) [clock-to-output]                      0.124     0.745
$abc$36592$new_n1257_.in[4] (.names)                             0.504     1.249
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.510
n1038.in[2] (.names)                                             0.258     1.768
n1038.out[0] (.names)                                            0.261     2.029
$abc$36592$new_n1286_.in[4] (.names)                             0.337     2.366
$abc$36592$new_n1286_.out[0] (.names)                            0.261     2.627
n788.in[3] (.names)                                              0.333     2.960
n788.out[0] (.names)                                             0.261     3.221
u0.subword[2].D[0] (.latch)                                      0.000     3.221
data arrival time                                                          3.221

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[2].clk[0] (.latch)                                    0.475     0.475
clock uncertainty                                                0.000     0.475
cell setup time                                                 -0.066     0.409
data required time                                                         0.409
--------------------------------------------------------------------------------
data required time                                                         0.409
data arrival time                                                         -3.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.812


#Path 85
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1865_.in[4] (.names)                             0.337     2.811
$abc$36592$new_n1865_.out[0] (.names)                            0.261     3.072
n2848.in[0] (.names)                                             0.100     3.172
n2848.out[0] (.names)                                            0.261     3.433
us01.d[6].D[0] (.latch)                                          0.000     3.433
data arrival time                                                          3.433

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[6].clk[0] (.latch)                                        0.688     0.688
clock uncertainty                                                0.000     0.688
cell setup time                                                 -0.066     0.622
data required time                                                         0.622
--------------------------------------------------------------------------------
data required time                                                         0.622
data arrival time                                                         -3.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.811


#Path 86
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1842_.in[4] (.names)                             0.265     2.739
$abc$36592$new_n1842_.out[0] (.names)                            0.261     3.000
n2828.in[0] (.names)                                             0.100     3.100
n2828.out[0] (.names)                                            0.261     3.361
us01.d[2].D[0] (.latch)                                          0.000     3.361
data arrival time                                                          3.361

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[2].clk[0] (.latch)                                        0.619     0.619
clock uncertainty                                                0.000     0.619
cell setup time                                                 -0.066     0.553
data required time                                                         0.553
--------------------------------------------------------------------------------
data required time                                                         0.553
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.808


#Path 87
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n2002_.in[0] (.names)                             0.354     0.881
$abc$36592$new_n2002_.out[0] (.names)                            0.261     1.142
$abc$36592$new_n2001_.in[4] (.names)                             0.265     1.407
$abc$36592$new_n2001_.out[0] (.names)                            0.261     1.668
$abc$36592$new_n2000_.in[1] (.names)                             0.100     1.768
$abc$36592$new_n2000_.out[0] (.names)                            0.261     2.029
$abc$36592$new_n2022_.in[0] (.names)                             0.330     2.359
$abc$36592$new_n2022_.out[0] (.names)                            0.261     2.620
n2943.in[3] (.names)                                             0.269     2.889
n2943.out[0] (.names)                                            0.261     3.150
us10.d[1].D[0] (.latch)                                          0.000     3.150
data arrival time                                                          3.150

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        0.407     0.407
clock uncertainty                                                0.000     0.407
cell setup time                                                 -0.066     0.341
data required time                                                         0.341
--------------------------------------------------------------------------------
data required time                                                         0.341
data arrival time                                                         -3.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.808


#Path 88
Startpoint: u0.w[0][28].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[0][28].clk[0] (.latch)                                      0.621     0.621
u0.w[0][28].Q[0] (.latch) [clock-to-output]                      0.124     0.745
$abc$36592$new_n1257_.in[4] (.names)                             0.504     1.249
$abc$36592$new_n1257_.out[0] (.names)                            0.261     1.510
n1038.in[2] (.names)                                             0.258     1.768
n1038.out[0] (.names)                                            0.261     2.029
$abc$36592$new_n1273_.in[2] (.names)                             0.398     2.428
$abc$36592$new_n1273_.out[0] (.names)                            0.261     2.689
n778.in[2] (.names)                                              0.337     3.025
n778.out[0] (.names)                                             0.261     3.286
u0.subword[0].D[0] (.latch)                                      0.000     3.286
data arrival time                                                          3.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[0].clk[0] (.latch)                                    0.544     0.544
clock uncertainty                                                0.000     0.544
cell setup time                                                 -0.066     0.478
data required time                                                         0.478
--------------------------------------------------------------------------------
data required time                                                         0.478
data arrival time                                                         -3.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.808


#Path 89
Startpoint: us12.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        0.631     0.631
us12.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.755
$abc$36592$new_n1834_.in[0] (.names)                             0.120     0.875
$abc$36592$new_n1834_.out[0] (.names)                            0.261     1.136
$abc$36592$new_n2549_.in[3] (.names)                             0.337     1.474
$abc$36592$new_n2549_.out[0] (.names)                            0.261     1.735
$abc$36592$new_n2548_.in[1] (.names)                             0.100     1.835
$abc$36592$new_n2548_.out[0] (.names)                            0.261     2.096
$abc$36592$new_n2594_.in[1] (.names)                             0.336     2.431
$abc$36592$new_n2594_.out[0] (.names)                            0.261     2.692
n3333.in[1] (.names)                                             0.334     3.026
n3333.out[0] (.names)                                            0.261     3.287
us31.d[7].D[0] (.latch)                                          0.000     3.287
data arrival time                                                          3.287

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.808


#Path 90
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        0.685     0.685
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.809
$abc$36592$new_n1811_.in[1] (.names)                             0.287     1.096
$abc$36592$new_n1811_.out[0] (.names)                            0.261     1.357
$abc$36592$new_n1810_.in[4] (.names)                             0.258     1.615
$abc$36592$new_n1810_.out[0] (.names)                            0.261     1.876
$abc$36592$new_n1809_.in[1] (.names)                             0.337     2.213
$abc$36592$new_n1809_.out[0] (.names)                            0.261     2.474
$abc$36592$new_n1850_.in[4] (.names)                             0.265     2.739
$abc$36592$new_n1850_.out[0] (.names)                            0.261     3.000
n2833.in[0] (.names)                                             0.100     3.100
n2833.out[0] (.names)                                            0.261     3.361
us01.d[3].D[0] (.latch)                                          0.000     3.361
data arrival time                                                          3.361

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[3].clk[0] (.latch)                                        0.619     0.619
clock uncertainty                                                0.000     0.619
cell setup time                                                 -0.066     0.553
data required time                                                         0.553
--------------------------------------------------------------------------------
data required time                                                         0.553
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.807


#Path 91
Startpoint: u0.w[2][6].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.w[2][6].clk[0] (.latch)                                       0.545     0.545
u0.w[2][6].Q[0] (.latch) [clock-to-output]                       0.124     0.669
$abc$36592$new_n1335_.in[1] (.names)                             0.359     1.028
$abc$36592$new_n1335_.out[0] (.names)                            0.261     1.289
n928.in[0] (.names)                                              0.490     1.779
n928.out[0] (.names)                                             0.261     2.040
$abc$36592$new_n1375_.in[4] (.names)                             0.100     2.140
$abc$36592$new_n1375_.out[0] (.names)                            0.261     2.401
$abc$36592$new_n1374_.in[0] (.names)                             0.100     2.501
$abc$36592$new_n1374_.out[0] (.names)                            0.261     2.762
n853.in[2] (.names)                                              0.100     2.862
n853.out[0] (.names)                                             0.261     3.123
u0.subword[15].D[0] (.latch)                                     0.000     3.123
data arrival time                                                          3.123

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[15].clk[0] (.latch)                                   0.385     0.385
clock uncertainty                                                0.000     0.385
cell setup time                                                 -0.066     0.319
data required time                                                         0.319
--------------------------------------------------------------------------------
data required time                                                         0.319
data arrival time                                                         -3.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.804


#Path 92
Startpoint: us03.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        0.402     0.402
us03.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n1962_.in[1] (.names)                             0.352     0.879
$abc$36592$new_n1962_.out[0] (.names)                            0.261     1.140
$abc$36592$new_n2429_.in[4] (.names)                             0.415     1.554
$abc$36592$new_n2429_.out[0] (.names)                            0.261     1.815
$abc$36592$new_n2428_.in[1] (.names)                             0.100     1.915
$abc$36592$new_n2428_.out[0] (.names)                            0.261     2.176
$abc$36592$new_n2480_.in[2] (.names)                             0.399     2.575
$abc$36592$new_n2480_.out[0] (.names)                            0.261     2.836
n3253.in[3] (.names)                                             0.258     3.095
n3253.out[0] (.names)                                            0.261     3.356
us23.d[7].D[0] (.latch)                                          0.000     3.356
data arrival time                                                          3.356

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[7].clk[0] (.latch)                                        0.619     0.619
clock uncertainty                                                0.000     0.619
cell setup time                                                 -0.066     0.553
data required time                                                         0.553
--------------------------------------------------------------------------------
data required time                                                         0.553
data arrival time                                                         -3.356
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.802


#Path 93
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        0.402     0.402
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.526
$abc$36592$new_n2002_.in[0] (.names)                             0.354     0.881
$abc$36592$new_n2002_.out[0] (.names)                            0.261     1.142
$abc$36592$new_n2001_.in[4] (.names)                             0.265     1.407
$abc$36592$new_n2001_.out[0] (.names)                            0.261     1.668
$abc$36592$new_n2000_.in[1] (.names)                             0.100     1.768
$abc$36592$new_n2000_.out[0] (.names)                            0.261     2.029
$abc$36592$new_n2053_.in[2] (.names)                             0.330     2.359
$abc$36592$new_n2053_.out[0] (.names)                            0.261     2.620
n2963.in[0] (.names)                                             0.258     2.878
n2963.out[0] (.names)                                            0.261     3.139
us10.d[5].D[0] (.latch)                                          0.000     3.139
data arrival time                                                          3.139

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[5].clk[0] (.latch)                                        0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -3.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.802


#Path 94
Startpoint: us31.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
us31.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.669
$abc$36592$new_n2606_.in[2] (.names)                             0.357     1.026
$abc$36592$new_n2606_.out[0] (.names)                            0.261     1.287
$abc$36592$new_n2605_.in[4] (.names)                             0.100     1.387
$abc$36592$new_n2605_.out[0] (.names)                            0.261     1.648
$abc$36592$new_n2604_.in[1] (.names)                             0.100     1.748
$abc$36592$new_n2604_.out[0] (.names)                            0.261     2.009
$abc$36592$new_n2620_.in[5] (.names)                             0.408     2.417
$abc$36592$new_n2620_.out[0] (.names)                            0.261     2.678
n3343.in[1] (.names)                                             0.342     3.020
n3343.out[0] (.names)                                            0.261     3.281
us32.d[1].D[0] (.latch)                                          0.000     3.281
data arrival time                                                          3.281

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        0.549     0.549
clock uncertainty                                                0.000     0.549
cell setup time                                                 -0.066     0.483
data required time                                                         0.483
--------------------------------------------------------------------------------
data required time                                                         0.483
data arrival time                                                         -3.281
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.797


#Path 95
Startpoint: us31.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
us31.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.669
$abc$36592$new_n2606_.in[2] (.names)                             0.357     1.026
$abc$36592$new_n2606_.out[0] (.names)                            0.261     1.287
$abc$36592$new_n2605_.in[4] (.names)                             0.100     1.387
$abc$36592$new_n2605_.out[0] (.names)                            0.261     1.648
$abc$36592$new_n2604_.in[1] (.names)                             0.100     1.748
$abc$36592$new_n2604_.out[0] (.names)                            0.261     2.009
$abc$36592$new_n2625_.in[2] (.names)                             0.405     2.413
$abc$36592$new_n2625_.out[0] (.names)                            0.261     2.674
n3348.in[3] (.names)                                             0.341     3.015
n3348.out[0] (.names)                                            0.261     3.276
us32.d[2].D[0] (.latch)                                          0.000     3.276
data arrival time                                                          3.276

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[2].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.276
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.797


#Path 96
Startpoint: us31.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[5].clk[0] (.latch)                                        0.551     0.551
us31.d[5].Q[0] (.latch) [clock-to-output]                        0.124     0.675
$abc$36592$new_n1888_.in[0] (.names)                             0.352     1.027
$abc$36592$new_n1888_.out[0] (.names)                            0.261     1.288
$abc$36592$new_n2145_.in[3] (.names)                             0.411     1.699
$abc$36592$new_n2145_.out[0] (.names)                            0.261     1.960
$abc$36592$new_n2144_.in[1] (.names)                             0.100     2.060
$abc$36592$new_n2144_.out[0] (.names)                            0.261     2.321
$abc$36592$new_n2162_.in[0] (.names)                             0.413     2.734
$abc$36592$new_n2162_.out[0] (.names)                            0.261     2.995
n3033.in[0] (.names)                                             0.100     3.095
n3033.out[0] (.names)                                            0.261     3.356
us12.d[3].D[0] (.latch)                                          0.000     3.356
data arrival time                                                          3.356

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[3].clk[0] (.latch)                                        0.625     0.625
clock uncertainty                                                0.000     0.625
cell setup time                                                 -0.066     0.559
data required time                                                         0.559
--------------------------------------------------------------------------------
data required time                                                         0.559
data arrival time                                                         -3.356
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.797


#Path 97
Startpoint: us31.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        0.545     0.545
us31.d[7].Q[0] (.latch) [clock-to-output]                        0.124     0.669
$abc$36592$new_n2606_.in[2] (.names)                             0.357     1.026
$abc$36592$new_n2606_.out[0] (.names)                            0.261     1.287
$abc$36592$new_n2605_.in[4] (.names)                             0.100     1.387
$abc$36592$new_n2605_.out[0] (.names)                            0.261     1.648
$abc$36592$new_n2604_.in[1] (.names)                             0.100     1.748
$abc$36592$new_n2604_.out[0] (.names)                            0.261     2.009
$abc$36592$new_n2653_.in[2] (.names)                             0.405     2.413
$abc$36592$new_n2653_.out[0] (.names)                            0.261     2.674
n3373.in[3] (.names)                                             0.340     3.014
n3373.out[0] (.names)                                            0.261     3.275
us32.d[7].D[0] (.latch)                                          0.000     3.275
data arrival time                                                          3.275

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[7].clk[0] (.latch)                                        0.545     0.545
clock uncertainty                                                0.000     0.545
cell setup time                                                 -0.066     0.479
data required time                                                         0.479
--------------------------------------------------------------------------------
data required time                                                         0.479
data arrival time                                                         -3.275
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.796


#Path 98
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.477     0.477
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n2664_.in[0] (.names)                             0.350     0.951
$abc$36592$new_n2664_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n2663_.in[3] (.names)                             0.100     1.312
$abc$36592$new_n2663_.out[0] (.names)                            0.261     1.573
$abc$36592$new_n2662_.in[1] (.names)                             0.100     1.673
$abc$36592$new_n2662_.out[0] (.names)                            0.261     1.934
$abc$36592$new_n2704_.in[4] (.names)                             0.339     2.273
$abc$36592$new_n2704_.out[0] (.names)                            0.261     2.534
n3408.in[1] (.names)                                             0.337     2.871
n3408.out[0] (.names)                                            0.261     3.132
us33.d[6].D[0] (.latch)                                          0.000     3.132
data arrival time                                                          3.132

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[6].clk[0] (.latch)                                        0.406     0.406
clock uncertainty                                                0.000     0.406
cell setup time                                                 -0.066     0.340
data required time                                                         0.340
--------------------------------------------------------------------------------
data required time                                                         0.340
data arrival time                                                         -3.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.792


#Path 99
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        0.477     0.477
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     0.601
$abc$36592$new_n2664_.in[0] (.names)                             0.350     0.951
$abc$36592$new_n2664_.out[0] (.names)                            0.261     1.212
$abc$36592$new_n2663_.in[3] (.names)                             0.100     1.312
$abc$36592$new_n2663_.out[0] (.names)                            0.261     1.573
$abc$36592$new_n2662_.in[1] (.names)                             0.100     1.673
$abc$36592$new_n2662_.out[0] (.names)                            0.261     1.934
$abc$36592$new_n2685_.in[5] (.names)                             0.339     2.273
$abc$36592$new_n2685_.out[0] (.names)                            0.261     2.534
n3388.in[0] (.names)                                             0.339     2.873
n3388.out[0] (.names)                                            0.261     3.134
us33.d[2].D[0] (.latch)                                          0.000     3.134
data arrival time                                                          3.134

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[2].clk[0] (.latch)                                        0.409     0.409
clock uncertainty                                                0.000     0.409
cell setup time                                                 -0.066     0.343
data required time                                                         0.343
--------------------------------------------------------------------------------
data required time                                                         0.343
data arrival time                                                         -3.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.791


#Path 100
Startpoint: us11.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        0.409     0.409
us11.d[3].Q[0] (.latch) [clock-to-output]                        0.124     0.533
$abc$36592$new_n2250_.in[0] (.names)                             0.120     0.653
$abc$36592$new_n2250_.out[0] (.names)                            0.261     0.914
$abc$36592$new_n2249_.in[4] (.names)                             0.100     1.014
$abc$36592$new_n2249_.out[0] (.names)                            0.261     1.275
$abc$36592$new_n2248_.in[1] (.names)                             0.332     1.607
$abc$36592$new_n2248_.out[0] (.names)                            0.261     1.868
$abc$36592$new_n2307_.in[3] (.names)                             0.479     2.347
$abc$36592$new_n2307_.out[0] (.names)                            0.261     2.608
n3133.in[2] (.names)                                             0.336     2.943
n3133.out[0] (.names)                                            0.261     3.204
us20.d[7].D[0] (.latch)                                          0.000     3.204
data arrival time                                                          3.204

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[7].clk[0] (.latch)                                        0.484     0.484
clock uncertainty                                                0.000     0.484
cell setup time                                                 -0.066     0.418
data required time                                                         0.418
--------------------------------------------------------------------------------
data required time                                                         0.418
data arrival time                                                         -3.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.787


#End of timing report
