Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot kb_code_test_behav xil_defaultlib.kb_code_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_rx
Compiling module xil_defaultlib.FIFO(W=2)
Compiling module xil_defaultlib.kb_code
Compiling module xil_defaultlib.key_to_ascii
Compiling module xil_defaultlib.baud_rate_generator(M=1,N=2)
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart(DVSR=1,DVSR_BIT=2)
Compiling module xil_defaultlib.kb_code_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot kb_code_test_behav
