// Seed: 734519963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd18
) (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire _id_5,
    input wire id_6
    , id_8
);
  logic id_9;
  if (1) begin : LABEL_0
    logic [id_5 : 1] id_10;
  end else begin : LABEL_1
    wire id_11;
    ;
  end
  id_12 :
  assert property (@(posedge -1) id_12)
  else $unsigned(26);
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_12,
      id_9,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_12,
      id_9
  );
endmodule
