 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 19:52:30 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0092    0.0050     0.5050 f                   
  tdi (net)                      5                 0.0000     0.5050 f                   
  U284/Z (BUFFD2BWP16P90CPD)             0.1925    0.1306 *   0.6357 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.6357 f                   
  dbg_dat_si[0] (out)                    0.1925    0.0160 *   0.6516 f                   
  data arrival time                                           0.6516                     

  clock clock (rise edge)                          1.2700     1.2700                     
  clock network delay (ideal)                      0.0000     1.2700                     
  clock uncertainty                               -0.0700     1.2000                     
  output external delay                           -0.5000     0.7000                     
  data required time                                          0.7000                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7000                     
  data arrival time                                          -0.6516                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0484                     


  Startpoint: dbg_dat_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_dat_so[0] (in)                                    0.0053    0.0012     0.5012 f                   
  dbg_dat_so[0] (net)                           1                 0.0000     0.5012 f                   
  U266/ZN (AOI222D1BWP16P90CPDLVT)                      0.0222    0.0196 *   0.5208 r                   0.80
  n143 (net)                                    1                 0.0000     0.5208 r                   
  U279/ZN (OAI21D1BWP16P90CPD)                          0.0124    0.0161 *   0.5369 f                   0.80
  n144 (net)                                    1                 0.0000     0.5369 f                   
  U280/ZN (IND2D1BWP16P90CPDULVT)                       0.0058    0.0053 *   0.5422 r                   0.80
  n145 (net)                                    1                 0.0000     0.5422 r                   
  U281/ZN (IOA21D1BWP16P90CPD)                          0.0116    0.0112 *   0.5534 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5534 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0116    0.0001 *   0.5535 f                   0.80
  data arrival time                                                          0.5535                     

  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  clock uncertainty                                              -0.0700     0.5650                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5650 f                   
  library setup time                                             -0.0094     0.5556                     
  data required time                                                         0.5556                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5556                     
  data arrival time                                                         -0.5535                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0021                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.6350 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0063    0.0389     0.6739 r                   0.80
  n399 (net)                                    1                 0.0000     0.6739 r                   
  U292/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0218 *   0.6957 r                   0.80
  tdo (net)                                     1                 0.0000     0.6957 r                   
  tdo (out)                                             0.0225    0.0061 *   0.7018 r                   
  data arrival time                                                          0.7018                     

  clock clock (rise edge)                                         1.2700     1.2700                     
  clock network delay (ideal)                                     0.0000     1.2700                     
  clock uncertainty                                              -0.0700     1.2000                     
  output external delay                                          -0.5000     0.7000                     
  data required time                                                         0.7000                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7000                     
  data arrival time                                                         -0.7018                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0018                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0334   0.0844   0.0844 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0844 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0349    0.0356 *   0.1200 f                   0.80
  n388 (net)                                    8                 0.0000     0.1200 f                   
  U252/ZN (NR2D1BWP16P90CPD)                            0.0190    0.0228 *   0.1427 r                   0.80
  n216 (net)                                    3                 0.0000     0.1427 r                   
  U253/ZN (IND2D1BWP16P90CPD)                           0.0427    0.0355 *   0.1782 f                   0.80
  n214 (net)                                    5                 0.0000     0.1782 f                   
  U255/ZN (INVD1BWP16P90CPD)                            0.0200    0.0232 *   0.2014 r                   0.80
  n211 (net)                                    4                 0.0000     0.2014 r                   
  U280/ZN (IND2D1BWP16P90CPDULVT)                       0.0058    0.0120 *   0.2134 r                   0.80
  n145 (net)                                    1                 0.0000     0.2134 r                   
  U281/ZN (IOA21D1BWP16P90CPD)                          0.0116    0.0112 *   0.2246 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2246 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0116    0.0001 *   0.2247 f                   0.80
  data arrival time                                                          0.2247                     

  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  clock uncertainty                                              -0.0700     0.5650                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5650 f                   
  library setup time                                             -0.0094     0.5556                     
  data required time                                                         0.5556                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5556                     
  data arrival time                                                         -0.2247                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3308                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0067    0.0039     0.5039 f                   
  tdi (net)                      5                 0.0000     0.5039 f                   
  U284/Z (BUFFD2BWP16P90CPD)             0.1354    0.0976 *   0.6015 f                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.6015 f                   
  dbg_dat_si[0] (out)                    0.1354    0.0082 *   0.6097 f                   
  data arrival time                                           0.6097                     

  clock clock (rise edge)                          1.2700     1.2700                     
  clock network delay (ideal)                      0.0000     1.2700                     
  clock uncertainty                               -0.0100     1.2600                     
  output external delay                           -0.5000     0.7600                     
  data required time                                          0.7600                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7600                     
  data arrival time                                          -0.6097                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1503                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0039    0.0009     0.5009 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5009 f                   
  U266/ZN (AOI222D1BWP16P90CPDLVT)                      0.0170    0.0159 *   0.5168 r                   0.88
  n143 (net)                                    1                 0.0000     0.5168 r                   
  U279/ZN (OAI21D1BWP16P90CPD)                          0.0081    0.0111 *   0.5280 f                   0.88
  n144 (net)                                    1                 0.0000     0.5280 f                   
  U280/ZN (IND2D1BWP16P90CPDULVT)                       0.0043    0.0046 *   0.5325 r                   0.88
  n145 (net)                                    1                 0.0000     0.5325 r                   
  U281/ZN (IOA21D1BWP16P90CPD)                          0.0076    0.0078 *   0.5404 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5404 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0076    0.0001 *   0.5404 f                   0.88
  data arrival time                                                          0.5404                     

  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  clock uncertainty                                              -0.0100     0.6250                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6250 f                   
  library setup time                                             -0.0080     0.6170                     
  data required time                                                         0.6170                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6170                     
  data arrival time                                                         -0.5404                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0766                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.6350 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0046    0.0324     0.6674 r                   0.88
  n399 (net)                                    1                 0.0000     0.6674 r                   
  U292/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0181 *   0.6855 r                   0.88
  tdo (net)                                     1                 0.0000     0.6855 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6873 r                   
  data arrival time                                                          0.6873                     

  clock clock (rise edge)                                         1.2700     1.2700                     
  clock network delay (ideal)                                     0.0000     1.2700                     
  clock uncertainty                                              -0.0100     1.2600                     
  output external delay                                          -0.5000     0.7600                     
  data required time                                                         0.7600                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7600                     
  data arrival time                                                         -0.6873                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0727                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0255   0.0695   0.0695 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0695 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0241    0.0254 *   0.0949 f                   0.88
  n388 (net)                                    8                 0.0000     0.0949 f                   
  U252/ZN (NR2D1BWP16P90CPD)                            0.0136    0.0183 *   0.1132 r                   0.88
  n216 (net)                                    3                 0.0000     0.1132 r                   
  U253/ZN (IND2D1BWP16P90CPD)                           0.0276    0.0241 *   0.1373 f                   0.88
  n214 (net)                                    5                 0.0000     0.1373 f                   
  U255/ZN (INVD1BWP16P90CPD)                            0.0142    0.0181 *   0.1554 r                   0.88
  n211 (net)                                    4                 0.0000     0.1554 r                   
  U280/ZN (IND2D1BWP16P90CPDULVT)                       0.0043    0.0091 *   0.1645 r                   0.88
  n145 (net)                                    1                 0.0000     0.1645 r                   
  U281/ZN (IOA21D1BWP16P90CPD)                          0.0076    0.0078 *   0.1723 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1723 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0076    0.0001 *   0.1724 f                   0.88
  data arrival time                                                          0.1724                     

  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  clock uncertainty                                              -0.0100     0.6250                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6250 f                   
  library setup time                                             -0.0080     0.6170                     
  data required time                                                         0.6170                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6170                     
  data arrival time                                                         -0.1724                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4446                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0128    0.0069     0.5069 f                   
  tdi (net)                      5                 0.0000     0.5069 f                   
  U284/Z (BUFFD2BWP16P90CPD)             0.2633    0.1802 *   0.6872 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.6872 f                   
  dbg_dat_si[0] (out)                    0.2633    0.0254 *   0.7126 f                   
  data arrival time                                           0.7126                     

  clock clock (rise edge)                          1.2700     1.2700                     
  clock network delay (ideal)                      0.0000     1.2700                     
  clock uncertainty                               -0.0100     1.2600                     
  output external delay                           -0.5000     0.7600                     
  data required time                                          0.7600                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7600                     
  data arrival time                                          -0.7126                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0474                     


  Startpoint: dbg_dat_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_dat_so[0] (in)                                    0.0075    0.0017     0.5017 f                   
  dbg_dat_so[0] (net)                           1                 0.0000     0.5017 f                   
  U266/ZN (AOI222D1BWP16P90CPDLVT)                      0.0295    0.0271 *   0.5288 r                   0.72
  n143 (net)                                    1                 0.0000     0.5288 r                   
  U279/ZN (OAI21D1BWP16P90CPD)                          0.0185    0.0252 *   0.5540 f                   0.72
  n144 (net)                                    1                 0.0000     0.5540 f                   
  U280/ZN (IND2D1BWP16P90CPDULVT)                       0.0079    0.0072 *   0.5612 r                   0.72
  n145 (net)                                    1                 0.0000     0.5612 r                   
  U281/ZN (IOA21D1BWP16P90CPD)                          0.0175    0.0171 *   0.5783 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5783 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0175    0.0001 *   0.5784 f                   0.72
  data arrival time                                                          0.5784                     

  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  clock uncertainty                                              -0.0100     0.6250                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6250 f                   
  library setup time                                             -0.0128     0.6122                     
  data required time                                                         0.6122                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6122                     
  data arrival time                                                         -0.5784                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0338                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000    0.6350 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0079    0.0533     0.6883 r                   0.72
  n399 (net)                                    1                 0.0000     0.6883 r                   
  U292/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0271 *   0.7154 r                   0.72
  tdo (net)                                     1                 0.0000     0.7154 r                   
  tdo (out)                                             0.0292    0.0120 *   0.7274 r                   
  data arrival time                                                          0.7274                     

  clock clock (rise edge)                                         1.2700     1.2700                     
  clock network delay (ideal)                                     0.0000     1.2700                     
  clock uncertainty                                              -0.0100     1.2600                     
  output external delay                                          -0.5000     0.7600                     
  data required time                                                         0.7600                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7600                     
  data arrival time                                                         -0.7274                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0326                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)   0.0468   0.1553   0.1553 r 0.72
  n4 (net)                                      7                 0.0000     0.1553 r                   
  U263/ZN (NR2D1BWP16P90CPD)                            0.0218    0.0315 *   0.1868 f                   0.72
  n166 (net)                                    3                 0.0000     0.1868 f                   
  U333/Z (AN2D1BWP16P90CPD)                             0.0167    0.0324 *   0.2192 f                   0.72
  n207 (net)                                    3                 0.0000     0.2192 f                   
  U330/ZN (CKND2D1BWP16P90CPD)                          0.0507    0.0401 *   0.2594 r                   0.72
  n239 (net)                                    5                 0.0000     0.2594 r                   
  U268/ZN (INVD1BWP16P90CPD)                            0.0186    0.0276 *   0.2870 f                   0.72
  n142 (net)                                    2                 0.0000     0.2870 f                   
  U278/ZN (AOI21D1BWP16P90CPD)                          0.0184    0.0205 *   0.3075 r                   0.72
  n141 (net)                                    1                 0.0000     0.3075 r                   
  U279/ZN (OAI21D1BWP16P90CPD)                          0.0185    0.0218 *   0.3293 f                   0.72
  n144 (net)                                    1                 0.0000     0.3293 f                   
  U280/ZN (IND2D1BWP16P90CPDULVT)                       0.0079    0.0072 *   0.3365 r                   0.72
  n145 (net)                                    1                 0.0000     0.3365 r                   
  U281/ZN (IOA21D1BWP16P90CPD)                          0.0175    0.0171 *   0.3536 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3536 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0175    0.0001 *   0.3537 f                   0.72
  data arrival time                                                          0.3537                     

  clock clock (fall edge)                                         0.6350     0.6350                     
  clock network delay (ideal)                                     0.0000     0.6350                     
  clock uncertainty                                              -0.0100     0.6250                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6250 f                   
  library setup time                                             -0.0128     0.6122                     
  data required time                                                         0.6122                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6122                     
  data arrival time                                                         -0.3537                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2585                     


1
