// Seed: 3780255232
module module_0 (
    input wire id_0,
    input wor  id_1
);
  localparam id_3 = 1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd3,
    parameter id_19 = 32'd33,
    parameter id_2  = 32'd33
) (
    input tri1 id_0,
    output wor id_1,
    input uwire _id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    output tri1 id_12,
    input uwire _id_13
);
  if (1) begin : LABEL_0
    logic id_15;
    wire  id_16;
  end
  parameter [-1 : id_2] id_17 = -1;
  logic [7:0] id_18;
  assign id_18[-1 : id_13] = id_0 && id_0;
  localparam id_19 = -1;
  wire [id_19 : id_13] id_20;
  wire id_21;
  logic id_22;
  ;
  wire id_23;
  assign id_20 = id_10;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
