<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegAllocBase.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegAllocBase.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegAllocBase_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RegAllocBase.h - basic regalloc interface and driver -----*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the RegAllocBase class, which is the skeleton of a basic</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// register allocation algorithm and interface for extending it. It provides the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// building blocks on which to construct other experimental allocators and test</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// the validity of two principles:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// - If virtual and physical register liveness is modeled using intervals, then</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// on-the-fly interference checking is cheap. Furthermore, interferences can be</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// lazily cached and reused.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// - Register allocation complexity, and generated code performance is</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// determined by the effectiveness of live range splitting rather than optimal</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// coloring.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// Following the first principle, interfering checking revolves around the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// LiveIntervalUnion data structure.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// To fulfill the second principle, the basic allocator provides a driver for</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// incremental splitting. It essentially punts on the problem of register</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// coloring, instead driving the assignment of virtual to physical registers by</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// the cost of splitting. The basic allocator allows for heuristic reassignment</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// of registers, if a more sophisticated allocator chooses to do that.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// This framework provides a way to engineer the compile time vs. code</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// quality trade-off without relying on a particular theoretical solver.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_CODEGEN_REGALLOCBASE_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define LLVM_LIB_CODEGEN_REGALLOCBASE_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallPtrSet_8h.html">llvm/ADT/SmallPtrSet.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>LiveInterval;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span>LiveRegMatrix;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt; <span class="keyword">class </span>SmallVectorImpl;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span>Spiller;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">class </span>VirtRegMap;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// RegAllocBase provides the register allocation driver and interface that can</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// be extended to add interesting heuristics.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/// Register allocators must override the selectOrSplit() method to implement</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// live range splitting. They must also override enqueue/dequeue to provide an</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// assignment order.</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html">   60</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1RegAllocBase.html">RegAllocBase</a> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">   64</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">   65</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">   66</a></span>&#160;  <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *<a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">   67</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">   68</a></span>&#160;  <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">   69</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> <a class="code" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// Inst which is a def of an original reg and whose defs are already all</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// dead after remat is saved in DeadRemats. The deletion of such inst is</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// postponed till all the allocations are done, so its remat expr is</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// always available for the remat of all the siblings of the original reg.</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">   75</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr *, 32&gt;</a> <a class="code" href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">DeadRemats</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a3b6eb7038e0dd837f1929699134a97a4">RegAllocBase</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a2a942377d78de304f20a6037ae4edbe1">~RegAllocBase</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// A RegAlloc pass should call this before allocatePhysRegs.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">init</a>(<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;vrm, <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;lis, <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> &amp;mat);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// The top-level driver. The output is a VirtRegMap that us updated with</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// physical register assignments.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">allocatePhysRegs</a>();</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Include spiller post optimization and removing dead defs left because of</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// rematerialization.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">postOptimization</a>();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// Get a temporary reference to a Spiller instance.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Spiller.html">Spiller</a> &amp;<a class="code" href="classllvm_1_1RegAllocBase.html#a3c1c92a01b8af995029b8e9621ce0812">spiller</a>() = 0;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// enqueue - Add VirtReg to the priority queue of unassigned registers.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">enqueue</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI) = 0;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// dequeue - Return the next unassigned register, or NULL.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *<a class="code" href="classllvm_1_1RegAllocBase.html#a6ae7669e3cbff6709e9f06a7d34b0fc9">dequeue</a>() = 0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// A RegAlloc pass should override this to provide the allocation heuristics.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// Each call must guarantee forward progess by returning an available PhysReg</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// or new set of split live virtual registers. It is up to the splitter to</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// converge quickly toward fully spilled live ranges.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a42ac6dd7f126a2769452cb4983bc9f9b">selectOrSplit</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;splitLVRs) = 0;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Use this group name for NamedRegionTimer.</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">  108</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">TimerGroupName</a>[];</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">  109</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">TimerGroupDescription</a>[];</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// Method called when the allocator is about to remove a LiveInterval.</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">  112</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">aboutToRemoveInterval</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI) {}</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// VerifyEnabled - True when -verify-regalloc is given.</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">  116</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">VerifyEnabled</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> seedLiveRegs();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;};</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_CODEGEN_REGALLOCBASE_H</span></div><div class="ttc" id="classllvm_1_1RegAllocBase_html_a75a298de4027780720785b5cd3479e92"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">llvm::RegAllocBase::TimerGroupDescription</a></div><div class="ttdeci">static const char TimerGroupDescription[]</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00109">RegAllocBase.h:109</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a865e0247c5f922b8afaaaec481e4939c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">llvm::RegAllocBase::Matrix</a></div><div class="ttdeci">LiveRegMatrix * Matrix</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00068">RegAllocBase.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a42ac6dd7f126a2769452cb4983bc9f9b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a42ac6dd7f126a2769452cb4983bc9f9b">llvm::RegAllocBase::selectOrSplit</a></div><div class="ttdeci">virtual unsigned selectOrSplit(LiveInterval &amp;VirtReg, SmallVectorImpl&lt; unsigned &gt; &amp;splitLVRs)=0</div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a3b6eb7038e0dd837f1929699134a97a4"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a3b6eb7038e0dd837f1929699134a97a4">llvm::RegAllocBase::RegAllocBase</a></div><div class="ttdeci">RegAllocBase()=default</div></div>
<div class="ttc" id="classllvm_1_1Spiller_html"><div class="ttname"><a href="classllvm_1_1Spiller.html">llvm::Spiller</a></div><div class="ttdoc">Spiller interface. </div><div class="ttdef"><b>Definition:</b> <a href="Spiller_8h_source.html#l00023">Spiller.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_ac35fef2aafb20ef4b079d0819394e87d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">llvm::RegAllocBase::allocatePhysRegs</a></div><div class="ttdeci">void allocatePhysRegs()</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00085">RegAllocBase.cpp:85</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a3a073386d697a3adacf27699bd95441d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">llvm::RegAllocBase::DeadRemats</a></div><div class="ttdeci">SmallPtrSet&lt; MachineInstr *, 32 &gt; DeadRemats</div><div class="ttdoc">Inst which is a def of an original reg and whose defs are already all dead after remat is saved in De...</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00075">RegAllocBase.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html">llvm::RegAllocBase</a></div><div class="ttdoc">RegAllocBase provides the register allocation driver and interface that can be extended to add intere...</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00060">RegAllocBase.h:60</a></div></div>
<div class="ttc" id="SmallPtrSet_8h_html"><div class="ttname"><a href="SmallPtrSet_8h.html">SmallPtrSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a96bb57a8041a40ded1ba0ef3b411a615"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">llvm::RegAllocBase::VRM</a></div><div class="ttdeci">VirtRegMap * VRM</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00066">RegAllocBase.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a2a942377d78de304f20a6037ae4edbe1"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a2a942377d78de304f20a6037ae4edbe1">llvm::RegAllocBase::~RegAllocBase</a></div><div class="ttdeci">virtual ~RegAllocBase()=default</div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a2e9547b9bc56b02aad18e54488c8059b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">llvm::RegAllocBase::init</a></div><div class="ttdeci">void init(VirtRegMap &amp;vrm, LiveIntervals &amp;lis, LiveRegMatrix &amp;mat)</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00057">RegAllocBase.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a666d8b67c14d35f657e591cb87984592"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">llvm::RegAllocBase::TimerGroupName</a></div><div class="ttdeci">static const char TimerGroupName[]</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00108">RegAllocBase.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a575345318339b28557a6c8ea57708434"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">llvm::RegAllocBase::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00067">RegAllocBase.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aec3ec02bfeff094f224e672b5d5e0a59"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">llvm::RegAllocBase::enqueue</a></div><div class="ttdeci">virtual void enqueue(LiveInterval *LI)=0</div><div class="ttdoc">enqueue - Add VirtReg to the priority queue of unassigned registers. </div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a37f2abf41517c8738a6da902e5578808"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">llvm::RegAllocBase::aboutToRemoveInterval</a></div><div class="ttdeci">virtual void aboutToRemoveInterval(LiveInterval &amp;LI)</div><div class="ttdoc">Method called when the allocator is about to remove a LiveInterval. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00112">RegAllocBase.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_afbeaddcf447db994c372dfff591105ac"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">llvm::RegAllocBase::VerifyEnabled</a></div><div class="ttdeci">static bool VerifyEnabled</div><div class="ttdoc">VerifyEnabled - True when -verify-regalloc is given. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00116">RegAllocBase.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a523cbc58f79fe5e9e95dc87f9cee8a36"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">llvm::RegAllocBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00064">RegAllocBase.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a93e2dd7d80790456c7201dc40d3b1263"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">llvm::RegAllocBase::postOptimization</a></div><div class="ttdeci">virtual void postOptimization()</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00165">RegAllocBase.cpp:165</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aa6330bc662bf646d769c2a0771282eaf"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">llvm::RegAllocBase::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00069">RegAllocBase.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aba058f684e1b6704e5b4a09f889ec18c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">llvm::RegAllocBase::MRI</a></div><div class="ttdeci">MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00065">RegAllocBase.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a3c1c92a01b8af995029b8e9621ce0812"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a3c1c92a01b8af995029b8e9621ce0812">llvm::RegAllocBase::spiller</a></div><div class="ttdeci">virtual Spiller &amp; spiller()=0</div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a6ae7669e3cbff6709e9f06a7d34b0fc9"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a6ae7669e3cbff6709e9f06a7d34b0fc9">llvm::RegAllocBase::dequeue</a></div><div class="ttdeci">virtual LiveInterval * dequeue()=0</div><div class="ttdoc">dequeue - Return the next unassigned register, or NULL. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
