// Seed: 1260924015
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  type_5(
      1, 1 - id_1
  ); type_6(
      1, 1, id_0, 1'b0, 1, id_0
  );
endmodule
