Design a XOR gate (xor_gate) using basic gates (and_gate, or_gate, not_gate).

Requirements

Module name: xor_gate
Inputs: a, b (1-bit each)
Output: y (1-bit)
![XOR](https://github.com/user-attachments/assets/e7b9fea4-4f63-4bb3-aee3-d942c4d8d02b)
