# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../oledControlTest.ip_user_files/bd/oledSystem/ip/oledSystem_rst_ps7_0_100M_0/sim/oledSystem_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
