<paper id="1536808451"><title>Automatic Verification of Timed Circuits</title><year>1994</year><authors><author org="Stanford, University" id="2541288111">Tomas Rokicki</author><author org="Stanford, University" id="2153945177">Chris J. Myers</author></authors><n_citation>50</n_citation><doc_type>Conference</doc_type><references><reference>1482233117</reference><reference>1572777470</reference><reference>1637976039</reference><reference>1861370427</reference><reference>2079389379</reference><reference>2083580665</reference><reference>2124563781</reference><reference>2151612633</reference><reference>2167668895</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-58179-0_76</doi><keywords><keyword weight="0.46849">Programming language</keyword><keyword weight="0.4609">Computer science</keyword><keyword weight="0.63522">Intelligent verification</keyword><keyword weight="0.56408">Concurrency</keyword><keyword weight="0.40811">Spacetime</keyword><keyword weight="0.46295">Theoretical computer science</keyword><keyword weight="0.46266">Formalism (philosophy)</keyword><keyword weight="0.48744">Trace theory</keyword><keyword weight="0.64077">High-level verification</keyword><keyword weight="0.43852">Electronic circuit</keyword><keyword weight="0.52807">Asynchronous circuit</keyword></keywords><publisher>Springer-Verlag</publisher><abstract>This paper presents a new formalism and a new algorithm for verifying timed circuits. The formalism, called orbital nets, allows hierarchical verification based on a behavioral semantics of timed trace theory. We present improvements to a geometric timing algorithm that take advantage of concurrency by using partial orders to reduce the time and space requirements of verification. This algorithm has been fully automated and incorporated into a design system for timed circuits, and experimental results demonstrate that this verification algorithm is practical for realistic examples.</abstract></paper>