// Seed: 2956420601
module module_0 #(
    parameter id_4 = 32'd80,
    parameter id_5 = 32'd41
) (
    input  tri0 id_0,
    output wand id_1,
    output tri  id_2
);
  assign id_1 = 1;
  defparam id_4.id_5 = 1 === 1;
  wire id_6;
  assign id_2 = (1);
  tri1 id_7 = id_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd90,
    parameter id_7 = 32'd53
) (
    input  tri   id_0,
    output wire  id_1,
    output uwire id_2,
    output logic id_3
);
  uwire id_5;
  always @(posedge 1 or 1'h0) begin
    if (1'b0) id_2 = 1;
  end
  module_0(
      id_0, id_2, id_2
  );
  initial begin
    id_5 = 1;
    id_5 = id_5 - 1;
    id_3 <= 1'b0;
  end
  defparam id_6.id_7 = 1;
endmodule
