# Pipelined-Adder
This DSD project is the verified design of a "4-Stages Pipelined 4-bit Ripple Carry Adder" by cutting down the total "Datapath Delay" of a 4-bit Ripple Carry Adder into "1/4th" using "Pipelining" on "Xilinx-Vivado" tool using "Cut Set" concept.
