# Selevy

Selevy is extremely simple implementation of sigle-cycle RISC-V core in Verilog. Currently only a subset of the RV32I is implemented. Most are under development.

## Currently available instructions

### RV32I

B

- BEQ

I

- LW

S

- SB
- SH
- SW

R

- ADD
- SUB
- SLL
- SLT
- SLTU
- XOR
- SRL
- SRA
- OR
- AND