Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Apr  1 12:25:27 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file FPU_Add_Subtract_Function_control_sets_placed.rpt
| Design       : FPU_Add_Subtract_Function
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    14 |
| Minimum Number of register sites lost to control set restrictions |    64 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             228 |           98 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                               | FS_Module/AR[0]  |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_2[0]                       | FS_Module/AR[1]  |                1 |              1 |
|  clk_IBUF_BUFG |                                               | FS_Module/AR[2]  |                2 |              3 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0][0]                         | FS_Module/AR[2]  |                2 |              3 |
|  clk_IBUF_BUFG | FS_Module/FSM_sequential_state_reg[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]                       | FS_Module/AR[2]  |                2 |              5 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_3[0]                       | FS_Module/AR[2]  |                2 |              8 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/AR[2]  |                7 |              9 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/AR[0]  |               10 |             17 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_2[0]                       | FS_Module/AR[0]  |                6 |             17 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]                       | FS_Module/AR[2]  |               23 |             26 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_0[0]                       | FS_Module/AR[1]  |                8 |             32 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_2[0]                       | FS_Module/AR[2]  |               13 |             44 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0][0]                         | FS_Module/AR[0]  |               22 |             62 |
+----------------+-----------------------------------------------+------------------+------------------+----------------+


