@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":3574:7:3574:13|Synthesizing module ECLKDIV in library work.
Running optimization stage 1 on ECLKDIV .......
Finished optimization stage 1 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 170MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":3593:7:3593:14|Synthesizing module ECLKSYNC in library work.
Running optimization stage 1 on ECLKSYNC .......
Finished optimization stage 1 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 170MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1231:7:1231:30|Synthesizing module DDR_MEM_1_ipgen_mem_sync in library work.
Running optimization stage 1 on DDR_MEM_1_ipgen_mem_sync .......
@W: CL177 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1329:4:1329:9|Sharing sequential element ddr_rst_d1 and merging dll_rst. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":1518:7:1518:12|Synthesizing module DDRDLL in library work.
Running optimization stage 1 on DDRDLL .......
Finished optimization stage 1 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1567:7:1567:34|Synthesizing module DDR_MEM_1_ipgen_common_logic in library work.

	GEARING=32'b00000000000000000000000000000010
	GEARING_STR=8'b00110010
   Generated name = DDR_MEM_1_ipgen_common_logic_2s_2
Running optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":2988:7:2988:34|Synthesizing module DDR_MEM_1_ipgen_lscc_ddr_mem in library work.

	INTERFACE_TYPE=32'b01000100010001000101001000110011
	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	BUS_WIDTH=32'b00000000000000000000000000010000
	CLK_FREQ=32'b00000000000000000000000110010000
	GEARING=32'b00000000000000000000000000000010
	DATA_MASK_ENABLE=32'b00000000000000000000000000000000
	CLK_ADDR_CMD_ENABLE=32'b00000000000000000000000000000001
	DYN_MARGIN_ENABLE=32'b00000000000000000000000000000000
	NUM_DDRCLK=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000001110
	NUM_CS=32'b00000000000000000000000000000001
	NUM_CKE=32'b00000000000000000000000000000001
	NUM_ODT=32'b00000000000000000000000000000001
	BA_WIDTH=32'b00000000000000000000000000000011
	NUM_DQS_GROUP=32'b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8'b00110000
	DQS_RD_DEL_VALUE_INT=32'b00000000000000000000000000000000
	DQS_RD_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8'b00110000
	DQS_WR_DEL_VALUE_INT=32'b00000000000000000000000000000000
	DQS_WR_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	CKE_WIDTH=32'b00000000000000000000000000000001
	ODT_WIDTH=32'b00000000000000000000000000000001
	PLL_EN=32'b00000000000000000000000000000000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110100001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000000
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	PLL_IO_TYPE=32'b01010011010011000101011001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110100
	DIVOP_ACTUAL_STR=8'b00110011
	DIVOS_ACTUAL_STR=16'b0011000100110101
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100010011000000110000
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110011
	DELB=16'b0011000100110101
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110001001100010011000000110000
	CSET=16'b0011100001010000
	CRIPPLE=16'b0011000101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000100110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	X4_WIDTH=32'b00000000000000000000000000000010
	LDN_START=4'b0100
	LDN_END=4'b1100
	MV_START=4'b0111
	MV_END=4'b1001
	D_IDLE=2'b00
	D_ACT=2'b01
	D_DONE=2'b10
   Generated name = DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":3190:7:3190:12|Synthesizing module DQSBUF in library work.
Running optimization stage 1 on DQSBUF .......
Finished optimization stage 1 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1744:7:1744:36|Synthesizing module DDR_MEM_1_ipgen_dq_dqs_dm_unit in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	INTERFACE_TYPE=32'b01000100010001000101001000110011
	DATA_MASK_ENABLE=32'b00000000000000000000000000000000
	BUS_WIDTH=32'b00000000000000000000000000010000
	GEARING=32'b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8'b00110000
	DQS_RD_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8'b00110000
	DQS_WR_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	MODX_VALUE=48'b010011010100010001000100010100100101100000110010
	DEL_MODE=112'b0100010001010001010100110101111101000001010011000100100101000111010011100100010101000100010111110101100000110010
   Generated name = DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":1001:7:1001:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":5902:7:5902:15|Synthesizing module ODDRX2DQS in library work.
Running optimization stage 1 on ODDRX2DQS .......
Finished optimization stage 1 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":11112:7:11112:13|Synthesizing module TSHX2DQ in library work.
Running optimization stage 1 on TSHX2DQ .......
Finished optimization stage 1 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":11101:7:11101:14|Synthesizing module TSHX2DQS in library work.
Running optimization stage 1 on TSHX2DQS .......
Finished optimization stage 1 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":1553:7:1553:12|Synthesizing module DELAYB in library work.
Running optimization stage 1 on DELAYB .......
Finished optimization stage 1 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":4051:7:4051:14|Synthesizing module IDDRX2DQ in library work.
Running optimization stage 1 on IDDRX2DQ .......
Finished optimization stage 1 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":5915:7:5915:14|Synthesizing module ODDRX2DQ in library work.
Running optimization stage 1 on ODDRX2DQ .......
Finished optimization stage 1 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1793:11:1793:14|Removing wire dm_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1813:34:1813:41|Removing wire data_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1817:9:1817:14|Removing wire dm_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1818:9:1818:13|Removing wire dqs_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1793:11:1793:14|*Output dm_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":2807:7:2807:34|Synthesizing module DDR_MEM_1_ipgen_moshx2_4_csn in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	GEARING=32'b00000000000000000000000000000010
	NUM_CS=32'b00000000000000000000000000000001
	DEL_MODE=88'b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":6193:7:6193:11|Synthesizing module OSHX2 in library work.
Running optimization stage 1 on OSHX2 .......
Finished optimization stage 1 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":761:7:761:47|Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	ADDR_WIDTH=32'b00000000000000000000000000001110
	GEARING=32'b00000000000000000000000000000010
	X4_WIDTH=32'b00000000000000000000000000000010
	BA_WIDTH=32'b00000000000000000000000000000011
	NUM_ODT=32'b00000000000000000000000000000001
	NUM_CKE=32'b00000000000000000000000000000001
	OUTMODE_VALUE=88'b0100111101000100010001000101001001011000001100010101111101010011010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":5893:7:5893:12|Synthesizing module ODDRX1 in library work.
Running optimization stage 1 on ODDRX1 .......
Finished optimization stage 1 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":798:30:798:40|Removing wire dout_addr_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":799:28:799:36|Removing wire dout_ba_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":800:9:800:19|Removing wire dout_casn_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":801:9:801:19|Removing wire dout_rasn_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":802:9:802:18|Removing wire dout_wen_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":803:27:803:36|Removing wire dout_odt_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":804:27:804:36|Removing wire dout_cke_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":628:7:628:33|Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_ck in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	NUM_DDRCLK=32'b00000000000000000000000000000001
	GEARING=32'b00000000000000000000000000000010
	DEL_MODE=88'b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":5928:7:5928:12|Synthesizing module ODDRX2 in library work.
Running optimization stage 1 on ODDRX2 .......
Finished optimization stage 1 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3116:11:3116:20|Removing wire pll_lock_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3139:17:3139:20|Removing wire ca_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3367:17:3367:27|Removing wire dqwl_dqs2_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3368:17:3368:27|Removing wire dqwl_dqs3_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3369:17:3369:27|Removing wire dqwl_dqs4_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3370:17:3370:27|Removing wire dqwl_dqs5_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3371:17:3371:27|Removing wire dqwl_dqs6_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3372:17:3372:27|Removing wire dqwl_dqs7_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3373:17:3373:27|Removing wire dqwl_dqs8_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3490:34:3490:46|Removing wire data_dqs2_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3491:34:3491:46|Removing wire data_dqs3_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3492:34:3492:46|Removing wire data_dqs4_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3493:34:3493:46|Removing wire data_dqs5_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3494:34:3494:46|Removing wire data_dqs6_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3495:34:3495:46|Removing wire data_dqs7_o_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3496:34:3496:46|Removing wire data_dqs8_o_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3116:11:3116:20|*Output pll_lock_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3139:17:3139:20|*Output ca_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3367:17:3367:27|*Output dqwl_dqs2_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3368:17:3368:27|*Output dqwl_dqs3_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3369:17:3369:27|*Output dqwl_dqs4_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3370:17:3370:27|*Output dqwl_dqs5_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3371:17:3371:27|*Output dqwl_dqs6_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3372:17:3372:27|*Output dqwl_dqs7_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3373:17:3373:27|*Output dqwl_dqs8_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3517:4:3517:9|Optimizing register bit init_dir_r to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3517:4:3517:9|Pruning unused register init_dir_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":11:7:11:15|Synthesizing module DDR_MEM_1 in library work.
Running optimization stage 1 on DDR_MEM_1 .......
Finished optimization stage 1 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5306:7:5306:38|Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40'b0100110001001001010001100100001101001100
	INT_TYPE=16'b0101001001011000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88'b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32'b00000000000000000000000000001000
	NUM_LANE=32'b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32'b00000000000000000000000000011000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64'b0100010101011000010101000100010101010010010011100100000101001100
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	REF_CLOCK_FROM_IO_PIN=32'b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72'b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32'b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32'b00000000000000000000000000000101
	LDW=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
	LP_RX_DW=32'b00000000000000000000000000000100
	LP_TX_DW=32'b00000000000000000000000000000001
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":657:7:657:44|Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx in library work.

	NUM_LANE=32'b00000000000000000000000000000100
	GEAR=32'b00000000000000000000000000001000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	REF_CLOCK_FREQ=32'b00000000000000000000000000011000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	DPHY_TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	DPHY_CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	DPHY_GEAR=32'b00110000011000100011000000110000
	DPHY_DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":269:7:269:42|Synthesizing module MIPI_DPHY_1_ipgen_lscc_clock_divider in library work.

	TGT_FREQ_IN=32'b00000000000000000000000000011000
	DIVIDER=32'b00000000000000000000000000000010
   Generated name = MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":2615:7:2615:10|Synthesizing module DPHY in library work.

	GSR=56'b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80'b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	CN=56'b00110000011000100011000000110000001100000011000000110000
	CO=40'b0011000001100010001100000011000000110000
	CONT_CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64'b0100001101010011010010010011001001011111010000010101000001010000
	EN_CIL=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48'b010011000100000101001110010001010101111100110000
	LOCK_BYP=128'b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=40'b0101001101001100010000010101011001000101
	PLLCLKBYPASS=64'b0100001001011001010100000100000101010011010100110100010101000100
	RSEL=32'b00110000011000100011000000110000
	RXCDRP=32'b00110000011000100011000000110001
	RXDATAWIDTHHS=32'b00110000011000100011000000110000
	RXLPRP=40'b0011000001100010001100000011000000110001
	TEST_ENBL=64'b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48'b001100000110001000110000001100000011000000110000
	TXDATAWIDTHHS=32'b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32'b00110000011000100011000000110000
	U_PRG_HS_TRAIL=64'b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_HS_ZERO=64'b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000100110001
	UC_PRG_HS_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56'b00110000011000100011000000110000001100000011000000110000
	UC_PRG_HS_ZERO=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	UC_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000100110000
   Generated name = DPHY_Z6_layer0
@W: CG146 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":2615:7:2615:10|Creating black box for empty module DPHY_Z6_layer0

@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":705:16:705:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":706:16:706:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":735:15:735:25|Removing wire lp_data_p_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":736:15:736:25|Removing wire lp_data_n_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":742:9:742:21|Removing wire clk_lp_ctrl_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":744:9:744:15|Removing wire cd_d0_p, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":745:9:745:15|Removing wire cd_d0_n, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":705:16:705:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":706:16:706:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":11:7:11:17|Synthesizing module MIPI_DPHY_1 in library work.
Running optimization stage 1 on MIPI_DPHY_1 .......
Finished optimization stage 1 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5326:7:5326:38|Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40'b0100110001001001010001100100001101001100
	INT_TYPE=16'b0101010001011000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88'b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32'b00000000000000000000000000001000
	NUM_LANE=32'b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32'b00000000000000000000000000011000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64'b0100100101001110010101000100010101010010010011100100000101001100
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	REF_CLOCK_FROM_IO_PIN=32'b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72'b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32'b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32'b00000000000000000000000000000101
	LDW=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
	LP_RX_DW=32'b00000000000000000000000000000001
	LP_TX_DW=32'b00000000000000000000000000000100
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1635:7:1635:44|Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx in library work.

	NUM_LANE=32'b00000000000000000000000000000100
	GEAR=32'b00000000000000000000000000001000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_CIL_BYPASS=96'b000000000100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	CIL_DATA_PREPARE=16'b0011000000110001
	CIL_DATA_TRAIL=48'b001100000011000000110000001100000011000000110001
	CIL_DATA_ZERO=48'b001100000011000000110000001100000011000000110001
	CIL_CLK_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	CIL_CLK_TRAIL=40'b0011000000110000001100000011000000110001
	CIL_CLK_ZERO=56'b00110000001100000011000000110000001100000011000000110001
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	TX_FREQ_TGT=32'b00000000000000000000000000000000
	REF_CLOCK_FREQ=32'b00000000000000000000000000011000
	PLL_MODE=64'b0100100101001110010101000100010101010010010011100100000101001100
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	DATA_WIDTH=32'b00000000000000000000000000100000
	LDW=32'b00000000000000000000000000000100
	LOW=32'b00000000000000000000000000000101
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	EMPTY=32'b00000000000000000000000000011000
	DPHY_NUM_LANE=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	DPHY_CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_DSI_CSI=64'b0000000001000100010100110100100101011111010000010101000001010000
	DPHY_DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_GEAR=32'b00110000011000100011000000110000
	DPHY_HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_PLL=80'b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	DPHY_CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	DPHY_CN=40'b0011000100110001001100010011000100110001
	DPHY_CO=24'b001100000011000100110000
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":289:7:289:42|Synthesizing module MIPI_DPHY_2_ipgen_lscc_clock_divider in library work.

	TGT_FREQ_IN=32'b00000000000000000000000000011000
	DIVIDER=32'b00000000000000000000000000000010
   Generated name = MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s .......
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":2615:7:2615:10|Synthesizing module DPHY in library work.

	GSR=56'b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80'b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80'b00110000011000100011000100110001001100000011000100110000001100010011000000110001
	CN=56'b00110000011000100011000100110001001100010011000100110001
	CO=40'b0011000001100010001100000011000100110000
	CONT_CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64'b0000000001000100010100110100100101011111010000010101000001010000
	EN_CIL=96'b000000000100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48'b010011000100000101001110010001010101111100110000
	LOCK_BYP=128'b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=48'b010011010100000101010011010101000100010101010010
	PLLCLKBYPASS=80'b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	RSEL=32'b00110000011000100011000000110001
	RXCDRP=32'b00110000011000100011000000110000
	RXDATAWIDTHHS=32'b00110000011000100011000000110001
	RXLPRP=40'b0011000001100010001100000011000000110000
	TEST_ENBL=64'b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48'b001100000110001000110001001100000011000000110001
	TXDATAWIDTHHS=32'b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32'b00110000011000100011000000110001
	U_PRG_HS_TRAIL=64'b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_HS_ZERO=64'b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
	UC_PRG_HS_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56'b00110000011000100011000000110000001100000011000000110001
	UC_PRG_HS_ZERO=72'b001100000110001000110000001100000011000000110000001100000011000000110001
	UC_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
   Generated name = DPHY_Z9_layer0
@W: CG146 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":2615:7:2615:10|Creating black box for empty module DPHY_Z9_layer0

@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1796:16:1796:29|Removing wire lp_rx_data_p_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1797:16:1797:29|Removing wire lp_rx_data_n_o, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1796:16:1796:29|*Output lp_rx_data_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1797:16:1797:29|*Output lp_rx_data_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5508:35:5508:49|Removing wire hs_rx_data_en_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5520:16:5520:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5521:16:5521:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5508:35:5508:49|*Output hs_rx_data_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5520:16:5520:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5521:16:5521:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":11:7:11:17|Synthesizing module MIPI_DPHY_2 in library work.
Running optimization stage 1 on MIPI_DPHY_2 .......
Finished optimization stage 1 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 177MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_soft_fifo_Z12_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_soft_fifo_Z16_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v":11:7:11:16|Synthesizing module I2C_DPHY_1 in library work.
Running optimization stage 1 on I2C_DPHY_1 .......
Finished optimization stage 1 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v":11:7:11:16|Synthesizing module I2C_DPHY_2 in library work.
Running optimization stage 1 on I2C_DPHY_2 .......
Finished optimization stage 1 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":163:7:163:26|Synthesizing module PLL_1_ipgen_lscc_pll in library work.

	FVCO=88'b0011000100110100001100000011011000101110001100100011010100110000001100000011000000110000
	CLKI_FREQ=80'b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110100001101100011100000101110001101110011010100110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000001
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000000
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000001
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=48'b010000110100110001001011010011110101001100110010
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00111000
	DIVOS_ACTUAL_STR=8'b00110010
	DIVOS2_ACTUAL_STR=8'b00111000
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00111000
	DELB=8'b00110010
	DELC=8'b00111000
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100000011000000110001
	CSET=16'b0011100001010000
	CRIPPLE=16'b0011000101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110000001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110000001100010011000000110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	MAX_STRING_LENGTH=32'b00000000000000000000000000010000
	CONVWIDTH=32'b00000000000000000000000000100000
	SEL_FBK=56'b01000110010000100100101101000011010011000100101100110010
	CLKMUX_FB=88'b0100001101001101010101010101100001011111010000110100110001001011010011110101001100110010
	SEL_OUTA=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTB=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTC=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTD=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTE=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTF=64'b0100010001001001010100110100000101000010010011000100010101000100
	REF_INTEGER_MODE=56'b01000101010011100100000101000010010011000100010101000100
	FBK_INTEGER_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	SSC_EN_SSC=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_SDM=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_ORDER=80'b01010011010001000100110101011111010011110101001001000100010001010101001000110001
	SSC_DITHER=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_N_CODE=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_F_CODE=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PI_BYPASS=96'b010011100100111101010100010111110100001001011001010100000100000101010011010100110100010101000100
	SSC_SQUARE_MODE=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_CENTER_IN=120'b000000000000000001000100010011110101011101001110010111110101010001010010010010010100000101001110010001110100110001000101
	SSC_TBASE=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL=40'b0011000001100010001100000011000000110000
	ENCLK_CLKOP=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS2=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS3=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS4=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS5=64'b0100010001001001010100110100000101000010010011000100010101000100
	DYN_SOURCE=56'b00000000010100110101010001000001010101000100100101000011
	PLLRESET_ENA=64'b0000000001000101010011100100000101000010010011000100010101000100
	PLLPDN_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLLPD_N=32'b01010101010100110100010101000100
	LEGACY_ATT=64'b0100010001001001010100110100000101000010010011000100010101000100
	LDT_LOCK_SEL=40'b0101010101000110010100100100010101010001
	TRIMOP_BYPASS_N=64'b0100001001011001010100000100000101010011010100110100010101000100
	TRIMOS_BYPASS_N=64'b0100001001011001010100000100000101010011010100110100010101000100
	FBK_MMD_DIG=8'b00110001
	REF_MMD_DIG=8'b00110001
	REF_MASK=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MASK=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MMD_PULS_CTL=48'b001100000110001000110000001100000011000000110000
	FBK_CUR_BLE=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_PI_RC=48'b001100000110001000110001001100010011000000110000
	FBK_PR_CC=48'b001100000110001000110000001100000011000000110000
	FBK_PR_IC=48'b001100000110001000110001001100000011000000110000
	REF_MMD_PULS_CTL=48'b001100000110001000110000001100000011000000110000
	DIVA=8'b00111000
	DIVB=8'b00110010
	DIVC=8'b00111000
	DIVD=8'b00110111
	DIVE=8'b00110111
	DIVF=8'b00110111
	V2I_PP_ICTRL=56'b00110000011000100011000100110001001100010011000100110001
	IPI_CMPN=48'b001100000110001000110000001100000011000100110001
	FBK_CLK_DIV_O=32'b00000000000000000000000000001000
	DIV_DEL=72'b001100000110001000110000001100000011000000110001001100000011000000110000
   Generated name = PLL_1_ipgen_lscc_pll_Z26_layer0
@W: CG1273 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":649:29:649:34|An input port (port clki_i) is the target of an assignment - please check if this is intentional
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":1303:67:1303:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v":10022:7:10022:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":289:16:289:24|Removing wire refdetlos, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":308:16:308:27|Removing wire apb_pready_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":309:16:309:28|Removing wire apb_pslverr_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":310:22:310:33|Removing wire apb_prdata_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":629:9:629:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":630:15:630:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":631:15:631:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":632:15:632:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":633:9:633:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.
Running optimization stage 1 on PLL_1_ipgen_lscc_pll_Z26_layer0 .......
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":289:16:289:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":308:16:308:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":309:16:309:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":310:22:310:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on PLL_1_ipgen_lscc_pll_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":11:7:11:11|Synthesizing module PLL_1 in library work.
Running optimization stage 1 on PLL_1 .......
Finished optimization stage 1 on PLL_1 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N: CG364 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":1:7:1:10|Synthesizing module main in library work.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":28:5:28:20|Removing wire DDR_MEM_1_eclk_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":29:5:29:24|Removing wire DDR_MEM_1_sync_clk_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":30:5:30:24|Removing wire DDR_MEM_1_sync_rst_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":31:5:31:24|Removing wire DDR_MEM_1_pll_lock_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":32:5:32:26|Removing wire DDR_MEM_1_pll_refclk_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":33:5:33:25|Removing wire DDR_MEM_1_pll_rst_n_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":34:5:34:24|Removing wire DDR_MEM_1_pll_lock_o, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":36:5:36:27|Removing wire DDR_MEM_1_sync_update_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":37:11:37:36|Removing wire DDR_MEM_1_rd_clksel_dqs0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":38:11:38:36|Removing wire DDR_MEM_1_rd_clksel_dqs1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":39:11:39:29|Removing wire DDR_MEM_1_rd_dqs0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":40:11:40:29|Removing wire DDR_MEM_1_rd_dqs1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":41:5:41:22|Removing wire DDR_MEM_1_selclk_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":42:5:42:21|Removing wire DDR_MEM_1_pause_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":43:11:43:32|Removing wire DDR_MEM_1_dq_outen_n_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":44:12:44:32|Removing wire DDR_MEM_1_data_dqs0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":45:12:45:32|Removing wire DDR_MEM_1_data_dqs1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":56:11:56:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":57:11:57:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":58:11:58:26|Removing wire DDR_MEM_1_dqs0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":59:11:59:26|Removing wire DDR_MEM_1_dqs1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":60:11:60:30|Removing wire DDR_MEM_1_csn_din0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":61:11:61:30|Removing wire DDR_MEM_1_csn_din1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":62:12:62:32|Removing wire DDR_MEM_1_addr_din0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":63:12:63:32|Removing wire DDR_MEM_1_addr_din1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":64:11:64:29|Removing wire DDR_MEM_1_ba_din0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":65:11:65:29|Removing wire DDR_MEM_1_ba_din1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":66:5:66:25|Removing wire DDR_MEM_1_casn_din0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":67:5:67:25|Removing wire DDR_MEM_1_casn_din1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":68:5:68:25|Removing wire DDR_MEM_1_rasn_din0_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":69:5:69:25|Removing wire DDR_MEM_1_rasn_din1_i, as there is no assignment to it.
@W: CG360 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":70:5:70:24|Removing wire DDR_MEM_1_wen_din0_i, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synlog/Lattice_Project_1_impl_1_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on main .......
Finished optimization stage 1 on main (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on main .......
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":29:5:29:24|*Input DDR_MEM_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":30:5:30:24|*Input DDR_MEM_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":36:5:36:27|*Input DDR_MEM_1_sync_update_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":37:11:37:36|*Input DDR_MEM_1_rd_clksel_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":38:11:38:36|*Input DDR_MEM_1_rd_clksel_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":39:11:39:29|*Input DDR_MEM_1_rd_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":40:11:40:29|*Input DDR_MEM_1_rd_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":41:5:41:22|*Input DDR_MEM_1_selclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":42:5:42:21|*Input DDR_MEM_1_pause_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":43:11:43:32|*Input DDR_MEM_1_dq_outen_n_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":44:12:44:32|*Input DDR_MEM_1_data_dqs0_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":45:12:45:32|*Input DDR_MEM_1_data_dqs1_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":56:11:56:38|*Input DDR_MEM_1_dqs_outen_n_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":57:11:57:38|*Input DDR_MEM_1_dqs_outen_n_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":58:11:58:26|*Input DDR_MEM_1_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":59:11:59:26|*Input DDR_MEM_1_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":60:11:60:30|*Input DDR_MEM_1_csn_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":61:11:61:30|*Input DDR_MEM_1_csn_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":62:12:62:32|*Input DDR_MEM_1_addr_din0_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":63:12:63:32|*Input DDR_MEM_1_addr_din1_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":64:11:64:29|*Input DDR_MEM_1_ba_din0_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":65:11:65:29|*Input DDR_MEM_1_ba_din1_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":66:5:66:25|*Input DDR_MEM_1_casn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":67:5:67:25|*Input DDR_MEM_1_casn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":68:5:68:25|*Input DDR_MEM_1_rasn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":69:5:69:25|*Input DDR_MEM_1_rasn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":70:5:70:24|*Input DDR_MEM_1_wen_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":71:5:71:24|*Input DDR_MEM_1_wen_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":72:11:72:30|*Input DDR_MEM_1_odt_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":73:11:73:30|*Input DDR_MEM_1_odt_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":74:11:74:30|*Input DDR_MEM_1_cke_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":75:11:75:30|*Input DDR_MEM_1_cke_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":93:5:93:26|*Input MIPI_DPHY_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":94:5:94:26|*Input MIPI_DPHY_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":96:5:96:29|*Input MIPI_DPHY_1_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":97:11:97:34|*Input MIPI_DPHY_1_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":98:5:98:29|*Input MIPI_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":99:11:99:35|*Input MIPI_DPHY_1_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":100:5:100:30|*Input MIPI_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":114:5:114:26|*Input MIPI_DPHY_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":122:5:122:25|*Input MIPI_DPHY_1_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":126:5:126:26|*Input MIPI_DPHY_2_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":127:5:127:26|*Input MIPI_DPHY_2_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":129:5:129:29|*Input MIPI_DPHY_2_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":130:11:130:34|*Input MIPI_DPHY_2_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":131:5:131:29|*Input MIPI_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":132:11:132:35|*Input MIPI_DPHY_2_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":133:5:133:30|*Input MIPI_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":137:5:137:26|*Input MIPI_DPHY_2_hs_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":138:12:138:35|*Input MIPI_DPHY_2_hs_tx_data_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":139:5:139:31|*Input MIPI_DPHY_2_hs_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":140:5:140:26|*Input MIPI_DPHY_2_lp_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":141:11:141:36|*Input MIPI_DPHY_2_lp_tx_data_p_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":142:11:142:36|*Input MIPI_DPHY_2_lp_tx_data_n_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":143:5:143:31|*Input MIPI_DPHY_2_lp_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":144:5:144:29|*Input MIPI_DPHY_2_lp_tx_clk_p_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":145:5:145:29|*Input MIPI_DPHY_2_lp_tx_clk_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":310:16:310:37|*Input MIPI_DPHY_2_usrstdby_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":311:15:311:35|*Input MIPI_DPHY_2_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":169:5:169:22|*Input I2C_DPHY_1_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":170:5:170:29|*Input I2C_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":171:5:171:28|*Input I2C_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":172:11:172:34|*Input I2C_DPHY_1_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":173:11:173:33|*Input I2C_DPHY_1_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":182:5:182:22|*Input I2C_DPHY_2_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":183:5:183:29|*Input I2C_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":184:5:184:28|*Input I2C_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":185:11:185:34|*Input I2C_DPHY_2_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":186:11:186:33|*Input I2C_DPHY_2_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v":195:5:195:16|*Input PLL_1_rstn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on main (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on PLL_1 .......
Finished optimization stage 2 on PLL_1 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on PLL_1_ipgen_lscc_pll_Z26_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":264:10:264:20|Input usr_fbclk_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":288:10:288:20|Input refdetreset is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":301:10:301:19|Input apb_pclk_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":302:10:302:23|Input apb_preset_n_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":303:15:303:27|Input apb_penable_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":304:15:304:24|Input apb_psel_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":305:15:305:26|Input apb_pwrite_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":306:21:306:31|Input apb_paddr_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v":307:21:307:32|Input apb_pwdata_i is unused.
Finished optimization stage 2 on PLL_1_ipgen_lscc_pll_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2 .......
Finished optimization stage 2 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1 .......
Finished optimization stage 2 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_soft_fifo_Z16_layer0 .......
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2904:30:2904:45|Input almost_full_th_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2905:30:2905:49|Input almost_full_clr_th_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2906:30:2906:46|Input almost_empty_th_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2907:30:2907:50|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":259:26:259:30|Input clk_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":260:26:260:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_soft_fifo_Z12_layer0 .......
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2904:30:2904:45|Input almost_full_th_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2905:30:2905:49|Input almost_full_clr_th_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2906:30:2906:46|Input almost_empty_th_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":2907:30:2907:50|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s .......
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":259:26:259:30|Input clk_i is unused.
@N: CL159 :"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v":260:26:260:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2 .......
Finished optimization stage 2 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s .......
@W: CL260 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[30] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[29] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[28] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[27] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[26] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[25] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[24] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[23] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[22] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[21] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[20] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[19] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[18] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[17] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[16] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[15] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[14] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[13] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[12] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[11] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[10] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[9] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[8] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[7] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[6] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[5] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[4] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[3] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[2] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Register bit count[1] is always 0.
@W: CL279 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":327:4:327:9|Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1779:15:1779:25|Input pll_clkop_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1780:15:1780:25|Input pll_clkos_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1781:15:1781:24|Input pll_lock_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1783:15:1783:24|Input hs_tx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1784:15:1784:28|Input hs_tx_clk_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1788:15:1788:24|Input lp_tx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1789:34:1789:47|Input lp_tx_data_p_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1790:34:1790:47|Input lp_tx_data_n_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1791:15:1791:29|Input lp_tx_data_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1792:15:1792:27|Input lp_tx_clk_p_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1793:15:1793:27|Input lp_tx_clk_n_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1795:15:1795:24|Input lp_rx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":1801:15:1801:28|Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5503:15:5503:28|Input hs_rx_clk_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5504:15:5504:29|Input hs_rx_data_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5505:15:5505:24|Input hs_rx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v":5506:15:5506:30|Input hs_data_des_en_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1 .......
Finished optimization stage 2 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s .......
@W: CL260 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[30] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[29] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[28] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[27] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[26] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[25] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[24] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[23] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[22] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[21] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[20] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[19] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[18] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[17] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[16] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[15] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[14] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[13] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[12] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[11] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[10] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[9] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[8] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[7] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[6] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[5] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[4] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[3] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[2] is always 0.
@N: CL189 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Register bit count[1] is always 0.
@W: CL279 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":307:4:307:9|Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":684:15:684:27|Input lmmi_resetn_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":693:15:693:24|Input pll_lock_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":695:15:695:28|Input hs_rx_clk_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":696:15:696:29|Input hs_rx_data_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":697:15:697:30|Input hs_data_des_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":698:15:698:24|Input hs_rx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":702:15:702:24|Input lp_rx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":708:15:708:24|Input lp_tx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":709:15:709:28|Input lp_tx_data_p_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":710:15:710:28|Input lp_tx_data_n_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":711:15:711:29|Input lp_tx_data_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":712:15:712:27|Input lp_tx_clk_p_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":713:15:713:27|Input lp_tx_clk_n_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":717:15:717:24|Input usrstdby_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5478:15:5478:24|Input hs_tx_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5479:15:5479:28|Input hs_tx_clk_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5480:36:5480:47|Input hs_tx_data_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5481:15:5481:29|Input hs_tx_data_en_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5503:15:5503:25|Input pll_clkop_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5504:15:5504:25|Input pll_clkos_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v":5517:15:5517:28|Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1 .......
Finished optimization stage 2 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX2 .......
Finished optimization stage 2 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX1 .......
Finished optimization stage 2 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":790:10:790:15|Input eclk_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on OSHX2 .......
Finished optimization stage 2 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX2DQ .......
Finished optimization stage 2 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on IDDRX2DQ .......
Finished optimization stage 2 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DELAYB .......
Finished optimization stage 2 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on TSHX2DQS .......
Finished optimization stage 2 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on TSHX2DQ .......
Finished optimization stage 2 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX2DQS .......
Finished optimization stage 2 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1794:34:1794:44|Input data_mask_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DQSBUF .......
Finished optimization stage 2 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@N: CL201 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3517:4:3517:9|Trying to extract state machine for register delay_st_r.
Extracted state machine for register delay_st_r
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3114:10:3114:21|Input pll_refclk_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3115:10:3115:20|Input pll_rst_n_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3128:10:3128:20|Input pause_cmd_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3129:41:3129:44|Input ca_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3151:35:3151:45|Input data_dqs2_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3152:35:3152:45|Input data_dqs3_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3153:35:3153:45|Input data_dqs4_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3154:35:3154:45|Input data_dqs5_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3155:35:3155:45|Input data_dqs6_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3156:35:3156:45|Input data_dqs7_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3157:35:3157:45|Input data_dqs8_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3160:34:3160:49|Input data_mask_dqs2_i is unused.
@N: CL159 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3161:34:3161:49|Input data_mask_dqs3_i is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synlog/Lattice_Project_1_impl_1_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3349:10:3349:16|Inout dqs2_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3350:10:3350:16|Inout dqs3_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3351:10:3351:16|Inout dqs4_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3352:10:3352:16|Inout dqs5_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3353:10:3353:16|Inout dqs6_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3354:10:3354:16|Inout dqs7_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3355:10:3355:16|Inout dqs8_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3358:16:3358:25|Inout dq_dqs2_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3359:16:3359:25|Inout dq_dqs3_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3360:16:3360:25|Inout dq_dqs4_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3361:16:3361:25|Inout dq_dqs5_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3362:16:3362:25|Inout dq_dqs6_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3363:16:3363:25|Inout dq_dqs7_io is unused
@W: CL158 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":3364:16:3364:25|Inout dq_dqs8_io is unused
Finished optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDRDLL .......
Finished optimization stage 2 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_mem_sync .......
@N: CL201 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1329:4:1329:9|Trying to extract state machine for register flag.
Extracted state machine for register flag
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v":1329:4:1329:9|Trying to extract state machine for register cs_memsync.
Extracted state machine for register cs_memsync
State machine has 9 reachable states with original encodings of:
   000010
   000011
   000100
   000101
   000110
   000111
   100010
   110010
   111010
Finished optimization stage 2 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ECLKSYNC .......
Finished optimization stage 2 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ECLKDIV .......
Finished optimization stage 2 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/layer0.duruntime


