digraph "CFG for '_Z19calibrate_fix2floatPfPKfS1_ffiii' function" {
	label="CFG for '_Z19calibrate_fix2floatPfPKfS1_ffiii' function";

	Node0x50c26b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %11 = freeze i32 %6\l  %12 = freeze i32 %7\l  %13 = sdiv i32 %11, %12\l  %14 = mul i32 %13, %12\l  %15 = sub i32 %11, %14\l  %16 = icmp ne i32 %15, 0\l  %17 = zext i1 %16 to i32\l  %18 = add nsw i32 %13, %17\l  %19 = sext i32 %9 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %1, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %22 = fcmp contract oeq float %21, 0.000000e+00\l  %23 = select contract i1 %22, float 1.000000e+00, float %21\l  %24 = mul nsw i32 %9, %6\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = icmp sgt i32 %18, 0\l  br i1 %27, label %28, label %60\l|{<s0>T|<s1>F}}"];
	Node0x50c26b0:s0 -> Node0x50c5420;
	Node0x50c26b0:s1 -> Node0x50c54b0;
	Node0x50c5420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%28:\l28:                                               \l  %29 = add i32 %13, %17\l  %30 = add i32 %29, -1\l  %31 = and i32 %18, 3\l  %32 = icmp ult i32 %30, 3\l  br i1 %32, label %35, label %33\l|{<s0>T|<s1>F}}"];
	Node0x50c5420:s0 -> Node0x50c3fd0;
	Node0x50c5420:s1 -> Node0x50c4020;
	Node0x50c4020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%33:\l33:                                               \l  %34 = and i32 %18, -4\l  br label %61\l}"];
	Node0x50c4020 -> Node0x50c5bb0;
	Node0x50c3fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%35:\l35:                                               \l  %36 = phi i32 [ 0, %28 ], [ %131, %130 ]\l  %37 = icmp eq i32 %31, 0\l  br i1 %37, label %60, label %38\l|{<s0>T|<s1>F}}"];
	Node0x50c3fd0:s0 -> Node0x50c54b0;
	Node0x50c3fd0:s1 -> Node0x50c5e70;
	Node0x50c5e70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  %39 = phi i32 [ %57, %56 ], [ %36, %35 ]\l  %40 = phi i32 [ %58, %56 ], [ 0, %35 ]\l  %41 = add nsw i32 %39, %10\l  %42 = icmp slt i32 %41, %6\l  br i1 %42, label %43, label %56\l|{<s0>T|<s1>F}}"];
	Node0x50c5e70:s0 -> Node0x50c6360;
	Node0x50c5e70:s1 -> Node0x50c5fe0;
	Node0x50c6360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%43:\l43:                                               \l  %44 = sext i32 %41 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %26, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !5\l  %47 = getelementptr inbounds float, float addrspace(1)* %2, i64 %44\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !5\l  %49 = fcmp contract oeq float %48, 0.000000e+00\l  %50 = select contract i1 %49, float 2.550000e+02, float %48\l  %51 = fmul contract float %46, %4\l  %52 = fmul contract float %46, %3\l  %53 = fmul contract float %23, %52\l  %54 = fmul contract float %53, %50\l  %55 = fadd contract float %51, %54\l  store float %55, float addrspace(1)* %45, align 4, !tbaa !5\l  br label %56\l}"];
	Node0x50c6360 -> Node0x50c5fe0;
	Node0x50c5fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  %57 = add nsw i32 %39, %7\l  %58 = add i32 %40, 1\l  %59 = icmp eq i32 %58, %31\l  br i1 %59, label %60, label %38, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x50c5fe0:s0 -> Node0x50c54b0;
	Node0x50c5fe0:s1 -> Node0x50c5e70;
	Node0x50c54b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%60:\l60:                                               \l  ret void\l}"];
	Node0x50c5bb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%61:\l61:                                               \l  %62 = phi i32 [ 0, %33 ], [ %131, %130 ]\l  %63 = phi i32 [ 0, %33 ], [ %132, %130 ]\l  %64 = add nsw i32 %62, %10\l  %65 = icmp slt i32 %64, %6\l  br i1 %65, label %66, label %79\l|{<s0>T|<s1>F}}"];
	Node0x50c5bb0:s0 -> Node0x50c58f0;
	Node0x50c5bb0:s1 -> Node0x50c5940;
	Node0x50c58f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%66:\l66:                                               \l  %67 = sext i32 %64 to i64\l  %68 = getelementptr inbounds float, float addrspace(1)* %26, i64 %67\l  %69 = load float, float addrspace(1)* %68, align 4, !tbaa !5\l  %70 = getelementptr inbounds float, float addrspace(1)* %2, i64 %67\l  %71 = load float, float addrspace(1)* %70, align 4, !tbaa !5\l  %72 = fcmp contract oeq float %71, 0.000000e+00\l  %73 = select contract i1 %72, float 2.550000e+02, float %71\l  %74 = fmul contract float %69, %4\l  %75 = fmul contract float %69, %3\l  %76 = fmul contract float %23, %75\l  %77 = fmul contract float %76, %73\l  %78 = fadd contract float %74, %77\l  store float %78, float addrspace(1)* %68, align 4, !tbaa !5\l  br label %79\l}"];
	Node0x50c58f0 -> Node0x50c5940;
	Node0x50c5940 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%79:\l79:                                               \l  %80 = add nsw i32 %62, %7\l  %81 = add nsw i32 %80, %10\l  %82 = icmp slt i32 %81, %6\l  br i1 %82, label %83, label %96\l|{<s0>T|<s1>F}}"];
	Node0x50c5940:s0 -> Node0x50c8540;
	Node0x50c5940:s1 -> Node0x50c8590;
	Node0x50c8540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%83:\l83:                                               \l  %84 = sext i32 %81 to i64\l  %85 = getelementptr inbounds float, float addrspace(1)* %26, i64 %84\l  %86 = load float, float addrspace(1)* %85, align 4, !tbaa !5\l  %87 = getelementptr inbounds float, float addrspace(1)* %2, i64 %84\l  %88 = load float, float addrspace(1)* %87, align 4, !tbaa !5\l  %89 = fcmp contract oeq float %88, 0.000000e+00\l  %90 = select contract i1 %89, float 2.550000e+02, float %88\l  %91 = fmul contract float %86, %4\l  %92 = fmul contract float %86, %3\l  %93 = fmul contract float %23, %92\l  %94 = fmul contract float %93, %90\l  %95 = fadd contract float %91, %94\l  store float %95, float addrspace(1)* %85, align 4, !tbaa !5\l  br label %96\l}"];
	Node0x50c8540 -> Node0x50c8590;
	Node0x50c8590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%96:\l96:                                               \l  %97 = add nsw i32 %80, %7\l  %98 = add nsw i32 %97, %10\l  %99 = icmp slt i32 %98, %6\l  br i1 %99, label %100, label %113\l|{<s0>T|<s1>F}}"];
	Node0x50c8590:s0 -> Node0x50c8fe0;
	Node0x50c8590:s1 -> Node0x50c9030;
	Node0x50c8fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%100:\l100:                                              \l  %101 = sext i32 %98 to i64\l  %102 = getelementptr inbounds float, float addrspace(1)* %26, i64 %101\l  %103 = load float, float addrspace(1)* %102, align 4, !tbaa !5\l  %104 = getelementptr inbounds float, float addrspace(1)* %2, i64 %101\l  %105 = load float, float addrspace(1)* %104, align 4, !tbaa !5\l  %106 = fcmp contract oeq float %105, 0.000000e+00\l  %107 = select contract i1 %106, float 2.550000e+02, float %105\l  %108 = fmul contract float %103, %4\l  %109 = fmul contract float %103, %3\l  %110 = fmul contract float %23, %109\l  %111 = fmul contract float %110, %107\l  %112 = fadd contract float %108, %111\l  store float %112, float addrspace(1)* %102, align 4, !tbaa !5\l  br label %113\l}"];
	Node0x50c8fe0 -> Node0x50c9030;
	Node0x50c9030 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%113:\l113:                                              \l  %114 = add nsw i32 %97, %7\l  %115 = add nsw i32 %114, %10\l  %116 = icmp slt i32 %115, %6\l  br i1 %116, label %117, label %130\l|{<s0>T|<s1>F}}"];
	Node0x50c9030:s0 -> Node0x50c9a80;
	Node0x50c9030:s1 -> Node0x50c5ca0;
	Node0x50c9a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%117:\l117:                                              \l  %118 = sext i32 %115 to i64\l  %119 = getelementptr inbounds float, float addrspace(1)* %26, i64 %118\l  %120 = load float, float addrspace(1)* %119, align 4, !tbaa !5\l  %121 = getelementptr inbounds float, float addrspace(1)* %2, i64 %118\l  %122 = load float, float addrspace(1)* %121, align 4, !tbaa !5\l  %123 = fcmp contract oeq float %122, 0.000000e+00\l  %124 = select contract i1 %123, float 2.550000e+02, float %122\l  %125 = fmul contract float %120, %4\l  %126 = fmul contract float %120, %3\l  %127 = fmul contract float %23, %126\l  %128 = fmul contract float %127, %124\l  %129 = fadd contract float %125, %128\l  store float %129, float addrspace(1)* %119, align 4, !tbaa !5\l  br label %130\l}"];
	Node0x50c9a80 -> Node0x50c5ca0;
	Node0x50c5ca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%130:\l130:                                              \l  %131 = add nsw i32 %114, %7\l  %132 = add i32 %63, 4\l  %133 = icmp eq i32 %132, %34\l  br i1 %133, label %35, label %61, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x50c5ca0:s0 -> Node0x50c3fd0;
	Node0x50c5ca0:s1 -> Node0x50c5bb0;
}
