# vsim -debugDB -l test_timer_en.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 20:48:35 on Feb 25,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# Loading work.top(fast)
# Loading work.register(fast)
# Loading work.apb_slave(fast)
# Loading work.counter_control(fast)
# Loading work.counter(fast)
# Loading work.golden_model_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ==============================================
# ============= TEST CASE: TIMER_EN ============
# ==============================================
# ---------------------------------------------------------------------------------------
# t=1900, PASS: enable counting when timer_en = 1, EXP: 32'h3, ACT: 32'h3
# ---------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------
# t=3500, PASS: counter value = 0 when timer_en 1->0, EXP: 32'h0, ACT: 32'h0
# ---------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------
# t=5100, PASS: set start_counter_value, EXP: 32'h100, ACT: 32'h100
# ---------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------
# t=6700, PASS: counter works when timer_en = 0->1, EXP: 32'h103, ACT: 32'h103
# ---------------------------------------------------------------------------------------
# ==============================================
# =============== PASS: TIMER_EN ===============
# ==============================================
# ** Note: $finish    : ../tb/test_bench.v(311)
#    Time: 6800 ns  Iteration: 0  Instance: /test_bench
# End time: 20:48:35 on Feb 25,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
