module MAIN_VGA_TEST(input  logic clk, reset,
							input  logic [7:0] sw,
							output logic hsync, vsync,
							output logic [7:0] rgb);
	
	// register for Basys 2 8-bit RGB DAC 
	logic [7:0] rgb_reg;
	
	// video status output from vga_sync to tell when to route out rgb signal to DAC
	logic video_on;

        // instantiate vga_sync
        HV_sync vga_sync_unit (.clk(clk), .reset(reset), .hsync(hsync), .vsync(vsync),
                             .video_on(video_on), .p_tick(), .x(), .y());
   
        // rgb buffer
        always_ff @(posedge clk, posedge reset)
        if (reset)
           rgb_reg <= 0;
        else
           rgb_reg <= sw;
        
        // output
        assign rgb = (video_on) ? rgb_reg : 8'b0;
endmodule