Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 21:48:03 2025
| Host         : Danials-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file matrix_top_timing_summary_routed.rpt -pb matrix_top_timing_summary_routed.pb -rpx matrix_top_timing_summary_routed.rpx -warn_on_violation
| Design       : matrix_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.800        0.000                      0                   49        0.164        0.000                      0                   49        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.800        0.000                      0                   49        0.164        0.000                      0                   49        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.989ns (25.591%)  route 2.876ns (74.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.655     7.833    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.957 r  seven_seg/tick_count[0]_i_2/O
                         net (fo=1, routed)           0.647     8.604    seven_seg/tick_count[0]_i_2_n_0
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.150     8.754 r  seven_seg/tick_count[0]_i_1/O
                         net (fo=1, routed)           0.434     9.187    seven_seg/tick_count[0]
    SLICE_X0Y84          FDCE                                         r  seven_seg/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    seven_seg/CLK
    SLICE_X0Y84          FDCE                                         r  seven_seg/tick_count_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)       -0.274    14.987    seven_seg/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/scan_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.963ns (25.588%)  route 2.801ns (74.412%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.719     8.583    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.124     8.707 r  seven_seg/scan_idx[0]_i_1/O
                         net (fo=1, routed)           0.379     9.086    seven_seg/scan_idx[0]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)       -0.081    15.183    seven_seg/scan_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.963ns (26.346%)  route 2.692ns (73.654%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.990     8.854    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.978 r  seven_seg/tick_count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.978    seven_seg/tick_count[13]
    SLICE_X1Y87          FDCE                                         r  seven_seg/tick_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/tick_count_reg[13]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.031    15.294    seven_seg/tick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.993ns (26.946%)  route 2.692ns (73.054%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.990     8.854    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.154     9.008 r  seven_seg/tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.008    seven_seg/tick_count[14]
    SLICE_X1Y87          FDCE                                         r  seven_seg/tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/tick_count_reg[14]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.075    15.338    seven_seg/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.963ns (26.365%)  route 2.690ns (73.635%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.988     8.851    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.975 r  seven_seg/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.975    seven_seg/tick_count[5]
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[5]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.029    15.316    seven_seg/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.963ns (26.357%)  route 2.691ns (73.643%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.989     8.852    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  seven_seg/tick_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.976    seven_seg/tick_count[6]
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[6]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.031    15.318    seven_seg/tick_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.991ns (26.917%)  route 2.691ns (73.083%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.989     8.852    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.152     9.004 r  seven_seg/tick_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.004    seven_seg/tick_count[8]
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.075    15.362    seven_seg/tick_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.991ns (26.925%)  route 2.690ns (73.075%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.988     8.851    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.152     9.003 r  seven_seg/tick_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.003    seven_seg/tick_count[7]
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[7]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.075    15.362    seven_seg/tick_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.963ns (26.917%)  route 2.615ns (73.083%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.913     8.776    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  seven_seg/tick_count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.900    seven_seg/tick_count[10]
    SLICE_X1Y86          FDCE                                         r  seven_seg/tick_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y86          FDCE                                         r  seven_seg/tick_count_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.029    15.291    seven_seg/tick_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 seven_seg/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/tick_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.963ns (26.932%)  route 2.613ns (73.068%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 f  seven_seg/tick_count_reg[8]/Q
                         net (fo=2, routed)           1.140     6.881    seven_seg/tick_count_reg_n_0_[8]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.296     7.177 r  seven_seg/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.562     7.740    seven_seg/tick_count[14]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     7.864 r  seven_seg/tick_count[14]_i_2/O
                         net (fo=17, routed)          0.911     8.774    seven_seg/tick_count[14]_i_2_n_0
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  seven_seg/tick_count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.898    seven_seg/tick_count[11]
    SLICE_X1Y86          FDCE                                         r  seven_seg/tick_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y86          FDCE                                         r  seven_seg/tick_count_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.031    15.293    seven_seg/tick_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cycle_db/sync_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X7Y84          FDCE                                         r  cycle_db/sync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/sync_reg2_reg/Q
                         net (fo=21, routed)          0.112     1.771    cycle_db/sync_reg2
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  cycle_db/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    cycle_db/p_0_in[2]
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    cycle_db/CLK
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[2]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.121     1.652    cycle_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cycle_db/sync_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.065%)  route 0.114ns (37.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X7Y84          FDCE                                         r  cycle_db/sync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/sync_reg2_reg/Q
                         net (fo=21, routed)          0.114     1.773    cycle_db/sync_reg2
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  cycle_db/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    cycle_db/p_0_in[1]
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    cycle_db/CLK
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[1]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.120     1.651    cycle_db/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cycle_db/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/debounced_btn_reg/Q
                         net (fo=23, routed)          0.120     1.779    cycle_db/cycle_debounced
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  cycle_db/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.824    cycle_db/p_0_in[11]
    SLICE_X5Y86          FDCE                                         r  cycle_db/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    cycle_db/CLK
    SLICE_X5Y86          FDCE                                         r  cycle_db/counter_reg[11]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.091     1.622    cycle_db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cycle_db/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.783%)  route 0.154ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/debounced_btn_reg/Q
                         net (fo=23, routed)          0.154     1.813    cycle_debounced
    SLICE_X4Y86          FDCE                                         r  cycle_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  cycle_prev_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.066     1.584    cycle_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cycle_db/sync_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.863%)  route 0.180ns (49.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X7Y84          FDCE                                         r  cycle_db/sync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/sync_reg2_reg/Q
                         net (fo=21, routed)          0.180     1.839    cycle_db/sync_reg2
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  cycle_db/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    cycle_db/p_0_in[4]
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    cycle_db/CLK
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[4]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.121     1.652    cycle_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 cycle_db/sync_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.731%)  route 0.196ns (51.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X7Y84          FDCE                                         r  cycle_db/sync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/sync_reg2_reg/Q
                         net (fo=21, routed)          0.196     1.855    cycle_db/sync_reg2
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  cycle_db/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    cycle_db/p_0_in[3]
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    cycle_db/CLK
    SLICE_X6Y84          FDCE                                         r  cycle_db/counter_reg[3]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.121     1.652    cycle_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cycle_db/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X5Y84          FDCE                                         r  cycle_db/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  cycle_db/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     1.828    cycle_db/counter[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  cycle_db/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    cycle_db/p_0_in[0]
    SLICE_X5Y84          FDCE                                         r  cycle_db/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    cycle_db/CLK
    SLICE_X5Y84          FDCE                                         r  cycle_db/counter_reg[0]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.091     1.609    cycle_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cycle_db/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.598%)  route 0.251ns (57.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/debounced_btn_reg/Q
                         net (fo=23, routed)          0.251     1.910    cycle_db/cycle_debounced
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.955 r  cycle_db/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.955    cycle_db/p_0_in[9]
    SLICE_X6Y86          FDCE                                         r  cycle_db/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    cycle_db/CLK
    SLICE_X6Y86          FDCE                                         r  cycle_db/counter_reg[9]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.121     1.654    cycle_db/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cycle_db/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.360%)  route 0.207ns (52.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/debounced_btn_reg/Q
                         net (fo=23, routed)          0.207     1.866    cycle_db/cycle_debounced
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.911 r  cycle_db/debounced_btn_i_1/O
                         net (fo=1, routed)           0.000     1.911    cycle_db/debounced_btn_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.091     1.609    cycle_db/debounced_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cycle_db/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_db/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.500%)  route 0.252ns (57.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cycle_db/debounced_btn_reg/Q
                         net (fo=23, routed)          0.252     1.911    cycle_db/cycle_debounced
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  cycle_db/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.956    cycle_db/p_0_in[10]
    SLICE_X6Y86          FDCE                                         r  cycle_db/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    cycle_db/CLK
    SLICE_X6Y86          FDCE                                         r  cycle_db/counter_reg[10]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.120     1.653    cycle_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     cell_idx_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     cell_idx_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     cell_idx_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     cell_idx_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     cycle_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y84     cycle_db/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     cycle_db/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     cycle_db/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     cycle_db/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cycle_prev_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cycle_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     cell_idx_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cycle_prev_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cycle_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.627ns (50.878%)  route 4.468ns (49.122%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  cell_idx_reg[3]/Q
                         net (fo=14, routed)          0.864     6.608    seven_seg/Q[3]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.299     6.907 r  seven_seg/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.665     7.572    seven_seg/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.152     7.724 r  seven_seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.938    10.662    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    14.420 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.420    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 4.419ns (49.510%)  route 4.507ns (50.490%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  cell_idx_reg[3]/Q
                         net (fo=14, routed)          1.092     6.836    seven_seg/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.299     7.135 r  seven_seg/seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.484     7.619    seven_seg/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.743 r  seven_seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.930    10.673    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.250 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.250    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.622ns (51.850%)  route 4.292ns (48.150%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  cell_idx_reg[3]/Q
                         net (fo=14, routed)          1.087     6.831    seven_seg/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.299     7.130 r  seven_seg/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.674     7.804    seven_seg/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.152     7.956 r  seven_seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.531    10.487    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.239 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.239    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 4.671ns (56.292%)  route 3.627ns (43.708%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  cell_idx_reg[3]/Q
                         net (fo=14, routed)          0.967     6.710    seven_seg/Q[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.299     7.009 r  seven_seg/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.009    seven_seg/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.226 r  seven_seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.660     9.886    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    13.622 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.622    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.154ns (50.640%)  route 4.049ns (49.360%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  seven_seg/scan_idx_reg[0]/Q
                         net (fo=22, routed)          1.124     6.904    seven_seg/scan_idx_reg_n_0_[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.028 r  seven_seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.926     9.954    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.528 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.528    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.501ns (56.465%)  route 3.470ns (43.535%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cell_idx_reg[1]/Q
                         net (fo=16, routed)          1.212     6.993    seven_seg/Q[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  seven_seg/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.117    seven_seg/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I1_O)      0.214     7.331 r  seven_seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.258     9.589    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.707    13.295 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.295    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.366ns (55.972%)  route 3.434ns (44.028%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  seven_seg/scan_idx_reg[0]/Q
                         net (fo=22, routed)          1.118     6.899    seven_seg/scan_idx_reg_n_0_[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.150     7.049 r  seven_seg/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.316     9.365    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760    13.124 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.124    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 4.132ns (53.506%)  route 3.591ns (46.494%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  seven_seg/scan_idx_reg[0]/Q
                         net (fo=22, routed)          1.118     6.899    seven_seg/scan_idx_reg_n_0_[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  seven_seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.472     9.495    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.047 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.047    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 4.465ns (58.177%)  route 3.210ns (41.823%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/scan_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  seven_seg/scan_idx_reg[1]/Q
                         net (fo=20, routed)          1.122     6.902    seven_seg/scan_idx_reg_n_0_[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  seven_seg/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.026    seven_seg/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  seven_seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.088     9.331    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.668    12.999 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.999    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 4.349ns (57.339%)  route 3.235ns (42.661%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  seven_seg/scan_idx_reg[0]/Q
                         net (fo=22, routed)          1.124     6.904    seven_seg/scan_idx_reg_n_0_[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.154     7.058 r  seven_seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112     9.170    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.739    12.909 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.909    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.561ns (72.597%)  route 0.589ns (27.403%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cell_idx_reg[1]/Q
                         net (fo=16, routed)          0.228     1.890    seven_seg/Q[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.935 r  seven_seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.935    seven_seg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y89          MUXF7 (Prop_muxf7_I1_O)      0.074     2.009 r  seven_seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.371    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     3.672 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.672    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.505ns (67.064%)  route 0.739ns (32.936%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  seven_seg/scan_idx_reg[0]/Q
                         net (fo=22, routed)          0.233     1.896    seven_seg/scan_idx_reg_n_0_[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  seven_seg/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.941    seven_seg/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y89          MUXF7 (Prop_muxf7_I0_O)      0.062     2.003 r  seven_seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.509    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.257     3.766 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.766    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.533ns (65.824%)  route 0.796ns (34.176%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/scan_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  seven_seg/scan_idx_reg[2]/Q
                         net (fo=14, routed)          0.265     1.914    seven_seg/scan_idx_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.104     2.018 r  seven_seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.548    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     3.850 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.850    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.547ns (66.379%)  route 0.784ns (33.621%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cell_idx_reg[0]/Q
                         net (fo=16, routed)          0.201     1.863    seven_seg/Q[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  seven_seg/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.908    seven_seg/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I1_O)      0.064     1.972 r  seven_seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.583     2.555    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.297     3.852 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.852    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.486ns (62.899%)  route 0.877ns (37.101%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    seven_seg/CLK
    SLICE_X1Y88          FDCE                                         r  seven_seg/scan_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  seven_seg/scan_idx_reg[0]/Q
                         net (fo=22, routed)          0.352     2.015    seven_seg/scan_idx_reg_n_0_[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.044     2.059 r  seven_seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.583    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     3.884 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.884    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.479ns (61.264%)  route 0.935ns (38.736%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/scan_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  seven_seg/scan_idx_reg[2]/Q
                         net (fo=14, routed)          0.262     1.910    seven_seg/scan_idx_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.098     2.008 r  seven_seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.681    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.934 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.934    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.480ns (60.906%)  route 0.950ns (39.094%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/scan_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     1.648 f  seven_seg/scan_idx_reg[2]/Q
                         net (fo=14, routed)          0.222     1.870    seven_seg/scan_idx_reg_n_0_[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.098     1.968 r  seven_seg/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.728     2.696    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.950 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.950    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.549ns (63.634%)  route 0.885ns (36.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/scan_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     1.648 f  seven_seg/scan_idx_reg[2]/Q
                         net (fo=14, routed)          0.262     1.910    seven_seg/scan_idx_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.102     2.012 r  seven_seg/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.624     2.636    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.955 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.955    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.572ns (63.179%)  route 0.916ns (36.821%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  cell_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cell_idx_reg[0]/Q
                         net (fo=16, routed)          0.145     1.808    seven_seg/Q[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  seven_seg/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.853    seven_seg/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  seven_seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.771     2.686    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.324     4.010 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.010    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.536ns (58.144%)  route 1.106ns (41.856%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    seven_seg/CLK
    SLICE_X1Y87          FDCE                                         r  seven_seg/scan_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  seven_seg/scan_idx_reg[2]/Q
                         net (fo=14, routed)          0.407     2.056    seven_seg/scan_idx_reg_n_0_[2]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.095     2.151 r  seven_seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.849    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.162 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.162    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/debounced_btn_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 1.477ns (38.108%)  route 2.398ns (61.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.398     3.875    cycle_db/AR[0]
    SLICE_X4Y86          FDCE                                         f  cycle_db/debounced_btn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.021    cycle_db/CLK
    SLICE_X4Y86          FDCE                                         r  cycle_db/debounced_btn_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_prev_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 1.477ns (38.108%)  route 2.398ns (61.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.398     3.875    rst_IBUF
    SLICE_X4Y86          FDCE                                         f  cycle_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  cycle_prev_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.477ns (38.151%)  route 2.394ns (61.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.394     3.870    cycle_db/AR[0]
    SLICE_X5Y86          FDCE                                         f  cycle_db/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.021    cycle_db/CLK
    SLICE_X5Y86          FDCE                                         r  cycle_db/counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.477ns (38.272%)  route 2.382ns (61.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.382     3.858    cycle_db/AR[0]
    SLICE_X6Y88          FDCE                                         f  cycle_db/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    cycle_db/CLK
    SLICE_X6Y88          FDCE                                         r  cycle_db/counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.477ns (38.272%)  route 2.382ns (61.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.382     3.858    cycle_db/AR[0]
    SLICE_X6Y88          FDCE                                         f  cycle_db/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    cycle_db/CLK
    SLICE_X6Y88          FDCE                                         r  cycle_db/counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.477ns (38.272%)  route 2.382ns (61.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.382     3.858    cycle_db/AR[0]
    SLICE_X6Y88          FDCE                                         f  cycle_db/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    cycle_db/CLK
    SLICE_X6Y88          FDCE                                         r  cycle_db/counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.477ns (39.679%)  route 2.245ns (60.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.245     3.721    cycle_db/AR[0]
    SLICE_X5Y87          FDCE                                         f  cycle_db/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    cycle_db/CLK
    SLICE_X5Y87          FDCE                                         r  cycle_db/counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.477ns (39.696%)  route 2.243ns (60.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.243     3.720    cycle_db/AR[0]
    SLICE_X6Y87          FDCE                                         f  cycle_db/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    cycle_db/CLK
    SLICE_X6Y87          FDCE                                         r  cycle_db/counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.477ns (39.696%)  route 2.243ns (60.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.243     3.720    cycle_db/AR[0]
    SLICE_X6Y87          FDCE                                         f  cycle_db/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    cycle_db/CLK
    SLICE_X6Y87          FDCE                                         r  cycle_db/counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cycle_db/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.477ns (39.696%)  route 2.243ns (60.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=46, routed)          2.243     3.720    cycle_db/AR[0]
    SLICE_X6Y87          FDCE                                         f  cycle_db/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    cycle_db/CLK
    SLICE_X6Y87          FDCE                                         r  cycle_db/counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.481%)  route 0.486ns (66.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.486     0.730    seven_seg/AR[0]
    SLICE_X1Y84          FDCE                                         f  seven_seg/tick_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    seven_seg/CLK
    SLICE_X1Y84          FDCE                                         r  seven_seg/tick_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.481%)  route 0.486ns (66.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.486     0.730    seven_seg/AR[0]
    SLICE_X1Y84          FDCE                                         f  seven_seg/tick_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    seven_seg/CLK
    SLICE_X1Y84          FDCE                                         r  seven_seg/tick_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.481%)  route 0.486ns (66.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.486     0.730    seven_seg/AR[0]
    SLICE_X1Y84          FDCE                                         f  seven_seg/tick_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    seven_seg/CLK
    SLICE_X1Y84          FDCE                                         r  seven_seg/tick_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.481%)  route 0.486ns (66.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.486     0.730    seven_seg/AR[0]
    SLICE_X1Y84          FDCE                                         f  seven_seg/tick_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    seven_seg/CLK
    SLICE_X1Y84          FDCE                                         r  seven_seg/tick_count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.244ns (33.283%)  route 0.490ns (66.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.490     0.734    seven_seg/AR[0]
    SLICE_X0Y84          FDCE                                         f  seven_seg/tick_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    seven_seg/CLK
    SLICE_X0Y84          FDCE                                         r  seven_seg/tick_count_reg[0]/C

Slack:                    inf
  Source:                 cycle_btn
                            (input port)
  Destination:            cycle_db/sync_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.235ns (31.269%)  route 0.517ns (68.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  cycle_btn (IN)
                         net (fo=0)                   0.000     0.000    cycle_btn
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  cycle_btn_IBUF_inst/O
                         net (fo=1, routed)           0.517     0.753    cycle_db/cycle_btn_IBUF
    SLICE_X7Y84          FDCE                                         r  cycle_db/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    cycle_db/CLK
    SLICE_X7Y84          FDCE                                         r  cycle_db/sync_reg1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.811%)  route 0.549ns (69.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.549     0.793    seven_seg/AR[0]
    SLICE_X1Y85          FDCE                                         f  seven_seg/tick_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.811%)  route 0.549ns (69.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.549     0.793    seven_seg/AR[0]
    SLICE_X1Y85          FDCE                                         f  seven_seg/tick_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.811%)  route 0.549ns (69.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.549     0.793    seven_seg/AR[0]
    SLICE_X1Y85          FDCE                                         f  seven_seg/tick_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/tick_count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.811%)  route 0.549ns (69.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.549     0.793    seven_seg/AR[0]
    SLICE_X1Y85          FDCE                                         f  seven_seg/tick_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X1Y85          FDCE                                         r  seven_seg/tick_count_reg[8]/C





