
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Fri Dec 23 01:13:53 2022
Host:		vlsicad6 (x86_64 w/Linux 3.10.0-693.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5620 @ 2.40GHz 12288KB)
OS:		CentOS Linux release 7.4.1708 (Core) 

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (39 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_uniquify 1
<CMD> set init_no_new_assigns 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
<CMD> set init_mmmc_file ../script/MMMC.view
<CMD> set init_pwr_net VCC
<CMD> set init_remove_assigns 1
<CMD> set init_top_cell top
<CMD> set init_verilog ../syn/top_syn.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 192
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=12/23 01:47:26, mem=524.4M)
#% End Load MMMC data ... (date=12/23 01:47:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=524.6M, current mem=524.6M)
RC

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file ../sim/SRAM/SRAM.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/SRAM/SRAM.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9157.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9171.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9185.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9199.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9213.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9227.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9241.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9255.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9269.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9283.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9297.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9311.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9325.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9339.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9353.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9367.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9381.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9395.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9409.
**ERROR: (IMPLF-40):	Macro 'SRAM' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file ../sim/data_array/data_array.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/data_array/data_array.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4117.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4131.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4145.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4159.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4173.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4187.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4201.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4215.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4229.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4243.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4257.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4271.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4285.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4299.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4313.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4327.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4341.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4355.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4369.
**ERROR: (IMPLF-40):	Macro 'data_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file ../sim/tag_array/tag_array.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/tag_array/tag_array.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1327.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1341.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1355.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1369.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1383.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1397.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1411.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1425.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1439.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1453.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1467.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1481.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1495.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1509.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1523.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1537.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1551.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1565.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1579.
**ERROR: (IMPLF-40):	Macro 'tag_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
**WARN: (IMPLF-61):	382 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Dec 23 01:47:26 2022
viaInitial ends at Fri Dec 23 01:47:26 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../script/MMMC.view
Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/SRAM/SRAM_WC.lib' ...
Read 1 cells in library 'SRAM_WC' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/data_array/data_array_WC.lib' ...
Read 1 cells in library 'data_array_WC' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/tag_array/tag_array_WC.lib' ...
Read 1 cells in library 'tag_array_WC' 
Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/SRAM/SRAM_BC.lib' ...
Read 1 cells in library 'SRAM_BC' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/data_array/data_array_BC.lib' ...
Read 1 cells in library 'data_array_BC' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/tag_array/tag_array_BC.lib' ...
Read 1 cells in library 'tag_array_BC' 
*** End library_loading (cpu=0.07min, real=0.07min, mem=18.9M, fe_cpu=5.22min, fe_real=33.62min, fe_mem=829.4M) ***
#% Begin Load netlist data ... (date=12/23 01:47:30, mem=549.6M)
*** Begin netlist parsing (mem=829.4M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 391 new cells from 10 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/top_syn.v'

*** Memory Usage v#1 (Current mem = 838.430M, initial mem = 268.020M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=838.4M) ***
#% End Load netlist data ... (date=12/23 01:47:30, total cpu=0:00:00.4, real=0:00:00.0, peak res=571.6M, current mem=571.6M)
Set top cell to top.
Hooked 782 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 876 modules.
** info: there are 24662 stdCell insts.
** info: there are 6 macros.

*** Memory Usage v#1 (Current mem = 898.355M, initial mem = 268.020M) ***
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: AV_max
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_typ
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_min
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_tt1p8v25c' 
Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_tt1p8v25c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_tt1p8v25c' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/SRAM/SRAM_TC.lib' ...
Read 1 cells in library 'SRAM_TC' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/data_array/data_array_TC.lib' ...
Read 1 cells in library 'data_array_TC' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/tag_array/tag_array_TC.lib' ...
Read 1 cells in library 'tag_array_TC' 
Reading timing constraints file '../script/APR.sdc' ...
Current (total cpu=0:05:17, real=0:33:41, peak res=821.8M, current mem=821.8M)
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR.sdc, Line 18).

INFO (CTE): Reading of timing constraints file ../script/APR.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=840.3M, current mem=840.3M)
Current (total cpu=0:05:17, real=0:33:41, peak res=840.3M, current mem=840.3M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
*** Message Summary: 1180 warning(s), 3 error(s)

<CMD> saveIoFile -byOrder -temp ../pr/top.io
** Writing IO pins constraint template file, all existing constraints are ignored.
Dumping FTerm of cell top to file
<CMD> loadIoFile ../pr/top.io
Reading IO assignment file "../pr/top.io" ...
<CMD> remove_assigns
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 1 0.7 35 35 35 35
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> ::mp::clearAllSeed
<CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
<CMD> planDesign
**WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Auto Seed: CPU_wrapper
Auto Seed: IM1
Auto Seed: DM1
Auto Macro Seed: DM1
Auto Macro Seed: IM1
Ignore PD Guides: numIgnoredGuide = 0 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1187.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:15.4 mem=1277.7M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:16.2 mem=1292.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 14078 (57.3%) nets
3		: 5731 (23.3%) nets
4     -	14	: 4555 (18.5%) nets
15    -	39	: 181 (0.7%) nets
40    -	79	: 14 (0.1%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=24662 (0 fixed + 24662 movable) #buf cell=3707 #inv cell=2678 #block=6 (6 floating + 0 preplaced)
#ioInst=0 #net=24565 #term=88439 #term/net=3.60, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 24662 single + 0 double + 0 multi
Total standard cell length = 116.1564 (mm), area = 0.5854 (mm^2)
Estimated cell power/ground rail width = 0.630 um
Average module density = 0.696.
Density for the design = 0.696.
       = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3055192 sites (9546864 um^2).
Pin Density = 0.02895.
            = total # of pins 88439 / total area 3055192.
Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
Identified 6 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 2.391e+06 (6.88e+05 1.70e+06)
              Est.  stn bbox = 2.490e+06 (7.16e+05 1.77e+06)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1466.4M
User specified -module_cluster_mode =  0 
Iteration  2: Total net bbox = 2.391e+06 (6.88e+05 1.70e+06)
              Est.  stn bbox = 2.490e+06 (7.16e+05 1.77e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1468.4M
Iteration  3: Total net bbox = 2.076e+06 (7.81e+05 1.30e+06)
              Est.  stn bbox = 2.186e+06 (8.26e+05 1.36e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1508.5M
Iteration  4: Total net bbox = 1.578e+06 (6.78e+05 9.00e+05)
              Est.  stn bbox = 1.723e+06 (7.35e+05 9.89e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 1489.5M
Iteration  5: Total net bbox = 1.662e+06 (8.58e+05 8.03e+05)
              Est.  stn bbox = 1.824e+06 (9.39e+05 8.85e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1487.6M
Iteration  6: Total net bbox = 1.714e+06 (9.00e+05 8.14e+05)
              Est.  stn bbox = 1.876e+06 (9.81e+05 8.95e+05)
              cpu = 0:00:28.1 real = 0:00:29.0 mem = 1504.3M
Iteration  7: Total net bbox = 2.747e+06 (1.42e+06 1.33e+06)
              Est.  stn bbox = 2.970e+06 (1.53e+06 1.44e+06)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1540.4M
Iteration  8: Total net bbox = 2.747e+06 (1.42e+06 1.33e+06)
              Est.  stn bbox = 2.970e+06 (1.53e+06 1.44e+06)
              cpu = 0:00:15.4 real = 0:00:15.0 mem = 1540.4M
Iteration  9: Total net bbox = 2.951e+06 (1.60e+06 1.35e+06)
              Est.  stn bbox = 3.184e+06 (1.72e+06 1.46e+06)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1540.4M
 RelinkConst: Total constraint = 3, Relinked 3 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
*** The nonConstraint instance area ratio is 0.665230 
*** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.871155 
*** Total utilization of core box is 1.536385 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 0
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.6200 um), Y(5.0400 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (35340, 35280) - (3125420, 3124800)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1540.4M, mem_delta = 0.0M) ***
End Auto fence creation 1.
New Seed Flow: add CPU_wrapper as hinst seed
New Seed Flow: add IM1 as hinst seed
New Seed Flow: add DM1 as hinst seed
MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 3
MacroPlacer: total number of seeds:                3
MacroPlacer: total number of macros:               6
MacroPlacer: total number of clusters:             4
MacroPlacer: total number of ios:                  167
MacroPlacer: total number of nets:                 819
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         0
MacroPlacer:            805 2-pins nets
MacroPlacer:             13 3-pins nets
MacroPlacer:              1 4-pins nets
MacroPlacer:              0 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 28
-maxRouteLayer is specified which turned on auto macro spacing estimation.
Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
MacroPlacer: Finished data reading for Block Placer
... in Multi-Level Module Mode...
Start generating contour.
Completed data preparation.

================== Start to Place This Module ===============

==== Design Information ====
Core site: (35340, 35280) - (3125420, 3124800)
Num of Blocks 6 (M: 6, F: 0, O: 0)
...
Calling Macro Packer
...
	 Packing whole design.

== Macro Placement Stage 0 (5)==

== Macro Placement Stage 0 (2)==

== Macro Placement Stage 1 (2)==

== Macro Placement Stage 1 (1)==

== Macro Placement Stage 2 (1)==

---Succeed on placing blocks!
*** Done Macro Placing, (cpu = 0:00:00.0, mem = 1572.4M, mem_delta = 0.0M) ***
Num of placed blocks:   6 / 6
Num of unplaced blocks: 0

================== Done Placing This Module ===============
Placing Macro with -bp mode 6.
*** Done refineMacro, (cpu = 0:00:00.9, mem = 1572.4M, mem_delta = 32.0M) ***
$$$$ RefineAll Successacros
Iteration 10: Total net bbox = 4.020e+06 (2.20e+06 1.82e+06)
              Est.  stn bbox = 4.266e+06 (2.34e+06 1.93e+06)
              cpu = 0:00:47.8 real = 0:00:49.0 mem = 1572.4M
*** cost = 4.020e+06 (2.20e+06 1.82e+06) (cpu for global=0:00:47.8) real=464369:51:07***
Solver runtime cpu: 0:00:10.6 real: 0:00:10.7
Core Placement runtime cpu: 0:00:15.6 real: 0:00:18.0
*** Free Virtual Timing Model ...(mem=1572.4M)
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 69.598648
Effective Utilizations
Average module density = 0.696.
Density for the design = 0.696.
       = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3055192 sites (9546864 um^2).
Pin Density = 0.02924.
            = total # of pins 89321 / total area 3055192.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-10013          8  Halo should be created around block %s a...
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
*** Message Summary: 12 warning(s), 0 error(s)

<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> flipOrRotateObject -rotate R90 -group
<CMD> flipOrRotateObject -rotate R90 -group
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> flipOrRotateObject -rotate R90 -group
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 99.371 358.85 256.171 750.69
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 257.805 542.241 414.605 934.081
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1161.422 1691.521 3081.562 3083.121
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1183.518 47.794 3103.658 1439.394
<CMD> zoomBox -1885.28800 537.21400 5046.04800 4013.30200
<CMD> zoomBox -773.60600 1619.01300 2844.59600 3433.55300
<CMD> zoomBox -433.41300 1989.11700 2180.73800 3300.12200
<CMD> zoomBox -297.36100 2147.56900 1924.66800 3261.92400
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 531.168 1234.227 687.968 3122.127
<CMD> zoomBox -297.36100 2370.44100 1924.66800 3484.79600
<CMD> zoomBox 48.08300 2595.75300 1412.68800 3280.10700
<CMD> zoomBox 130.54900 2649.54100 1290.46400 3231.24200
<CMD> zoomBox 256.55100 2759.09100 1094.59000 3179.37000
<CMD> zoomBox 305.76000 2801.87500 1018.09300 3159.11200
<CMD> zoomBox 305.76000 2837.59900 1018.09300 3194.83600
<CMD> zoomBox 305.76000 2873.32300 1018.09300 3230.56000
<CMD> zoomBox 305.76000 2909.04700 1018.09300 3266.28400
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 540.593 1235.086 697.393 3122.986
<CMD> zoomBox 449.96300 3012.23700 821.80900 3198.71900
<CMD> zoomBox 493.64400 3043.50900 762.30400 3178.24300
<CMD> zoomBox 537.53000 3074.92700 702.52200 3157.67100
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 540.987 1236.38 697.787 3124.28
<CMD> zoomBox 565.69700 3095.79300 651.82600 3138.98700
<CMD> zoomBox 565.69700 3100.11200 651.82600 3143.30600
<CMD> zoomBox 587.50100 3113.26100 619.98600 3129.55200
<CMD> zoomBox 587.50100 3116.51900 619.98600 3132.81000
<CMD> zoomBox 587.50100 3118.14800 619.98600 3134.43900
<CMD> zoomBox 593.98100 3121.49900 610.93900 3130.00300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 541.133 1236.778 697.933 3124.678
<CMD> zoomBox 593.98100 3124.89900 610.93900 3133.40300
<CMD> zoomBox 593.98100 3126.59900 610.93900 3135.10300
<CMD> zoomBox 593.98100 3124.04900 610.93900 3132.55300
<CMD> zoomBox 593.98100 3123.19900 610.93900 3131.70300
<CMD> zoomBox 591.34100 3122.41100 614.81300 3134.18200
<CMD> zoomBox 587.68600 3121.32100 620.17400 3137.61400
<CMD> zoomBox 587.68600 3122.95000 620.17400 3139.24300
<CMD> zoomBox 587.68600 3119.69200 620.17400 3135.98500
<CMD> zoomBox 587.68600 3116.43400 620.17400 3132.72700
<CMD> zoomBox 595.16200 3118.98800 609.57900 3126.21800
<CMD> zoomBox 596.07800 3119.49600 608.33300 3125.64200
<CMD> zoomBox 596.07800 3120.11100 608.33300 3126.25700
<CMD> zoomBox 596.07800 3120.72600 608.33300 3126.87200
<CMD> zoomBox 598.13600 3122.22700 605.66300 3126.00200
<CMD> zoomBox 599.95100 3123.54700 603.29100 3125.22200
<CMD> zoomBox 600.16800 3123.70500 603.00700 3125.12900
<CMD> zoomBox 600.75300 3124.13200 602.23900 3124.87700
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 541.14 1236.878 697.94 3124.778
<CMD> zoomBox 600.75300 3124.35700 602.23900 3125.10200
<CMD> zoomBox 601.17800 3124.61000 601.65700 3124.85000
<CMD> zoomBox 601.31300 3124.69100 601.46900 3124.76900
<CMD> zoomBox 601.31300 3124.73100 601.46900 3124.80900
<CMD> zoomBox 601.31300 3124.78700 601.46900 3124.86500
<CMD> zoomBox 601.31300 3124.76300 601.46900 3124.84100
<CMD> zoomBox 601.31300 3124.75500 601.46900 3124.83300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 541.141 1236.898 697.941 3124.798
<CMD> zoomBox 601.31300 3124.71500 601.46900 3124.79300
<CMD> zoomBox 601.16500 3124.65500 601.65800 3124.90200
<CMD> zoomBox 600.70700 3124.46800 602.24800 3125.24100
<CMD> zoomBox 599.37900 3123.95200 604.19700 3126.36800
<CMD> zoomBox 594.74500 3122.07600 612.43000 3130.94500
<CMD> zoomBox 581.52300 3116.64400 636.69000 3144.31000
<CMD> zoomBox 530.64200 3096.05800 733.10500 3197.59400
<CMD> zoomBox 384.75800 3038.01300 1016.32100 3354.74400
<CMD> zoomBox 35.62800 2901.22000 1710.19900 3741.02300
<CMD> zoomBox 35.62800 2313.36000 1710.19900 3153.16300
<CMD> zoomBox 35.62800 2229.38000 1710.19900 3069.18300
<CMD> zoomBox 35.62800 2145.40000 1710.19900 2985.20300
<CMD> zoomBox 35.62800 1137.64000 1710.19900 1977.44300
<CMD> zoomBox 35.62800 549.78000 1710.19900 1389.58300
<CMD> zoomBox 35.62800 213.86000 1710.19900 1053.66300
<CMD> zoomBox 35.62800 129.88000 1710.19900 969.68300
<CMD> zoomBox 35.62800 45.90000 1710.19900 885.70300
<CMD> zoomBox -299.28600 45.90000 1375.28500 885.70300
<CMD> zoomBox -791.65000 -220.48200 2982.41000 1672.22200
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 42.635 57.016 199.435 448.856
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 534.67 49.774 691.47 441.614
<CMD> zoomBox -247.44900 4.26400 1175.93700 718.09700
<CMD> zoomBox -89.93700 69.31500 653.08000 441.94000
<CMD> zoomBox -89.93700 -5.21100 653.08000 367.41400
<CMD> zoomBox -89.93700 -42.47400 653.08000 330.15100
<CMD> zoomBox -36.12000 7.49800 351.74100 202.01200
<CMD> zoomBox -36.12100 26.94900 351.74100 221.46300
<CMD> zoomBox -36.12100 46.40000 351.74100 240.91400
<CMD> zoomBox -36.12100 -11.95300 351.74100 182.56100
<CMD> zoomBox -27.16500 15.43900 302.51800 180.77600
<CMD> zoomBox -19.55300 22.18900 260.67800 162.72600
<CMD> zoomBox -19.55300 8.13500 260.67800 148.67200
<CMD> zoomBox -19.55300 -19.97300 260.67800 120.56400
<CMD> zoomBox 1.06700 -1.68800 147.34900 71.67300
<CMD> zoomBox 1.06700 5.64800 147.34900 79.00900
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.681 35.821 192.481 427.661
<CMD> zoomBox 20.02200 23.34300 75.19400 51.01200
<CMD> zoomBox 29.07700 31.38200 46.76600 40.25300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.436 35.363 192.236 427.203
<CMD> zoomBox 29.07700 37.59100 46.76600 46.46200
<CMD> zoomBox 17.86200 32.35900 64.76300 55.88000
<CMD> zoomBox 10.97300 29.18000 75.88700 61.73500
<CMD> zoomBox 26.50000 35.66800 50.98400 47.94700
<CMD> zoomBox 26.50000 28.30000 50.98400 40.57900
<CMD> zoomBox 32.44900 32.40700 41.68700 37.04000
<CMD> zoomBox 34.63500 34.10100 38.12100 35.84900
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.364 35.298 192.164 427.138
<CMD> zoomBox 34.63500 34.27600 38.12100 36.02400
<CMD> zoomBox 34.63500 34.45100 38.12100 36.19900
<CMD> zoomBox 34.28600 34.45100 37.77200 36.19900
<CMD> zoomBox 34.85500 35.03700 35.97400 35.59800
<CMD> zoomBox 35.02600 35.20700 35.45300 35.42100
<CMD> zoomBox 35.02600 35.18600 35.45300 35.40000
<CMD> zoomBox 35.19800 35.18600 35.62500 35.40000
<CMD> zoomBox 35.15500 35.18600 35.58200 35.40000
<CMD> zoomBox 35.15500 35.27000 35.58200 35.48400
<CMD> zoomBox 35.15500 35.22800 35.58200 35.44200
<CMD> zoomBox 35.25300 35.26700 35.47700 35.37900
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.344 35.284 192.144 427.124
<CMD> zoomBox 35.25300 35.20100 35.47700 35.31300
<CMD> zoomBox 34.96500 35.11500 35.66400 35.46600
<CMD> zoomBox 33.80400 34.72600 36.38000 36.01800
<CMD> zoomBox 31.14200 33.75400 37.97900 37.18300
<CMD> zoomBox 35.24600 33.75400 42.08300 37.18300
<CMD> zoomBox 39.35000 33.75400 46.18700 37.18300
<CMD> zoomBox 44.13800 33.75400 50.97500 37.18300
<CMD> zoomBox 44.13800 31.35300 50.97500 34.78200
<CMD> zoomBox 35.09800 28.01500 56.43000 38.71300
<CMD> zoomBox 13.12900 19.90000 69.69200 48.26700
<CMD> zoomBox 47.06400 19.90000 103.62800 48.26700
<CMD> zoomBox 81.00000 19.90000 137.56400 48.26700
<CMD> zoomBox 22.74600 -1.61600 172.72900 73.60100
<CMD> zoomBox -7.25000 -1.61600 142.73300 73.60100
<CMD> zoomBox -7.25000 5.90600 142.73300 81.12300
<CMD> zoomBox -7.25000 13.42800 142.73300 88.64500
<CMD> zoomBox 6.94100 19.05500 134.42700 82.99000
<CMD> zoomBox -163.49600 -48.53400 234.18600 150.90500
<CMD> zoomBox -321.11500 -111.04000 326.44400 213.71300
<CMD> zoomBox -191.60300 -111.04000 455.95600 213.71300
<CMD> zoomBox 2.66500 -111.04000 650.22400 213.71300
<CMD> zoomBox 261.68900 -111.04000 909.24800 213.71300
<CMD> zoomBox 489.18200 -12.81600 733.41400 109.66700
<CMD> zoomBox 574.98300 24.23000 667.09600 70.42500
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 532.843 35.701 689.643 427.541
<CMD> zoomBox 591.80200 27.56400 648.37200 55.93400
<CMD> zoomBox 599.23000 29.03600 640.10300 49.53400
<CMD> zoomBox 611.29200 31.50000 626.70800 39.23100
<CMD> zoomBox 615.42000 32.72200 622.26200 36.15300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 532.819 35.346 689.619 427.186
<CMD> zoomBox 617.60500 34.46200 619.80000 35.56300
<CMD> zoomBox 618.24800 34.97200 619.07700 35.38800
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 532.814 35.292 689.614 427.132
<CMD> zoomBox 618.50100 35.19800 618.77000 35.33300
<CMD> zoomBox 618.58100 35.27200 618.66900 35.31600
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 532.81 35.281 689.61 427.121
<CMD> zoomBox 618.49100 35.25300 618.76700 35.39100
<CMD> zoomBox 618.46800 35.24900 618.79200 35.41100
<CMD> zoomBox 618.27200 35.21400 619.00400 35.58100
<CMD> zoomBox 595.62100 28.22400 638.23500 49.59500
<CMD> zoomBox 546.32700 11.63100 679.25700 78.29600
<CMD> zoomBox 397.58000 -43.42800 812.24500 164.52800
<CMD> zoomBox -186.92800 -259.79000 1334.83900 503.38100
<CMD> zoomBox 726.13400 -259.79000 2247.90100 503.38100
<CMD> zoomBox 1639.19600 -259.79000 3160.96300 503.38100
<CMD> zoomBox 2400.08100 -259.79000 3921.84800 503.38100
<CMD> zoomBox 2793.34600 -53.46700 3367.28200 234.36400
<CMD> zoomBox 2950.90900 21.76900 3167.37000 130.32500
<CMD> zoomBox 2878.06000 -1.37700 3230.53200 175.38900
<CMD> zoomBox 2950.93100 21.76800 3167.39300 130.32400
<CMD> zoomBox 2950.93100 0.05600 3167.39300 108.61200
<CMD> zoomBox 2950.93100 -10.80000 3167.39300 97.75600
<CMD> zoomBox 2994.22300 -10.80000 3210.68500 97.75600
<CMD> zoomBox 3061.27200 9.98000 3157.31900 58.14800
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1204.369 36.528 3124.509 1428.128
<CMD> zoomBox 3102.71500 21.93100 3145.33500 43.30500
<CMD> zoomBox 3125.10600 28.40700 3138.77100 35.26000
<CMD> zoomBox 3122.37200 28.40700 3136.03700 35.26000
<CMD> zoomBox 3121.00500 28.40700 3134.67000 35.26000
<CMD> zoomBox 3119.63800 28.40700 3133.30300 35.26000
<CMD> zoomBox 3118.27100 28.40700 3131.93600 35.26000
<CMD> zoomBox 3116.90400 28.40700 3130.56900 35.26000
<CMD> zoomBox 3116.90400 29.77700 3130.56900 36.63000
<CMD> zoomBox 3116.90400 31.14700 3130.56900 38.00000
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1205.167 35.413 3125.307 1427.013
<CMD> zoomBox 3122.42500 33.63800 3127.58000 36.22300
<CMD> zoomBox 3124.49900 34.61000 3126.44700 35.58700
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1205.258 35.31 3125.398 1426.91
<CMD> zoomBox 3125.06800 35.12200 3125.69500 35.43600
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1205.273 35.29 3125.413 1426.89
<CMD> zoomBox 3125.30900 35.24000 3125.51000 35.34100
<CMD> zoomBox 3125.37800 35.27400 3125.45600 35.31300
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1205.278 35.281 3125.418 1426.881
<CMD> zoomBox 3125.29000 35.24600 3125.53900 35.37100
<CMD> zoomBox 3125.01700 35.15600 3125.79700 35.54700
<CMD> zoomBox 3124.36500 34.92600 3126.43700 35.96500
<CMD> zoomBox 3122.67800 34.26000 3128.17700 37.01800
<CMD> zoomBox 3119.43900 32.65100 3131.83700 38.86900
<CMD> zoomBox 3119.43800 35.76100 3131.83700 41.97900
<CMD> zoomBox 3119.43800 40.11500 3131.83700 46.33300
<CMD> zoomBox 3110.48400 34.47500 3143.36300 50.96400
<CMD> zoomBox 3092.46300 23.12200 3166.56500 60.28400
<CMD> zoomBox 3092.46300 45.41800 3166.56500 82.58000
<CMD> zoomBox 3092.46300 71.43000 3166.56500 108.59200
<CMD> zoomBox 2962.58300 -12.47900 3338.97100 176.28100
<CMD> zoomBox 2962.58300 100.77700 3338.97100 289.53700
<CMD> zoomBox 2962.58300 232.90900 3338.97100 421.66900
<CMD> zoomBox 2962.58300 346.16500 3338.97100 534.92500
<CMD> zoomBox 2703.55200 170.86100 3701.53800 671.35400
<CMD> zoomBox 2444.12700 -6.74000 4069.18300 808.23100
<CMD> zoomBox 2625.53600 712.24000 3799.64200 1301.05800
<CMD> zoomBox 2625.53600 1536.58800 3799.64200 2125.40600
<CMD> zoomBox 2223.41800 1553.70400 4472.63900 2681.69600
<CMD> zoomBox 2223.41800 2343.29700 4472.63900 3471.28900
<CMD> zoomBox 2223.41800 3020.09100 4472.63900 4148.08300
<CMD> zoomBox 2223.41800 2681.69400 4472.63900 3809.68600
<CMD> zoomBox 2223.41800 2343.29700 4472.63900 3471.28900
<CMD> zoomBox 2773.13500 2755.23600 3621.42900 3180.65800
<CMD> zoomBox 2933.91600 2883.16600 3376.73100 3105.23900
<CMD> zoomBox 2933.91600 2927.58000 3376.73100 3149.65300
<CMD> zoomBox 2933.91600 2949.78700 3376.73100 3171.86000
<CMD> zoomBox 2933.91600 2994.20100 3376.73100 3216.27400
<CMD> zoomBox 3030.49400 3063.22700 3226.97400 3161.76200
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1204.781 1732.635 3124.921 3124.235
<CMD> zoomBox 3090.10000 3099.72500 3164.20300 3136.88800
<CMD> zoomBox 3112.63100 3113.49100 3140.58300 3127.50900
<CMD> zoomBox 3119.27100 3119.28600 3131.67500 3125.50700
<CMD> zoomBox 3118.02900 3119.28600 3130.43400 3125.50700
<CMD> zoomBox 3118.02900 3120.53000 3130.43400 3126.75100
<CMD> zoomBox 3122.97800 3123.49900 3126.95600 3125.49400
<CMD> zoomBox 3123.63000 3123.79800 3126.50500 3125.24000
<CMD> zoomBox 3124.06300 3123.91000 3126.14200 3124.95300
<CMD> zoomBox 3124.44200 3124.07000 3125.72000 3124.71100
<CMD> zoomBox 3124.34900 3124.03300 3125.85200 3124.78700
<CMD> zoomBox 3124.24200 3123.99600 3126.01300 3124.88400
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1205.272 1733.188 3125.412 3124.788
<CMD> zoomBox 3124.24200 3124.17400 3126.01300 3125.06200
<CMD> zoomBox 3124.24200 3124.26300 3126.01300 3125.15100
<CMD> zoomBox 3124.06500 3124.26300 3125.83600 3125.15100
<CMD> zoomBox 3124.41900 3124.26300 3126.19000 3125.15100
<CMD> zoomBox 3125.10000 3124.56600 3125.67200 3124.85300
<CMD> zoomBox 3125.25300 3124.63700 3125.55300 3124.78700
<CMD> zoomBox 3125.31700 3124.67000 3125.50200 3124.76300
<CMD> zoomBox 3125.31700 3124.70600 3125.50200 3124.79900
<CMD> zoomBox 3125.31700 3124.74200 3125.50200 3124.83500
<CMD> zoomBox 3125.36300 3124.76500 3125.46200 3124.81500
<CMD> zoomBox 3125.36200 3124.78000 3125.46200 3124.83000
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1205.279 1733.199 3125.419 3124.799
<CMD> zoomBox 3125.27000 3124.75000 3125.53900 3124.88500
<CMD> zoomBox 3124.95900 3124.65100 3125.80200 3125.07400
<CMD> zoomBox 3124.05600 3124.36400 3126.69600 3125.68800
<CMD> zoomBox 3121.61700 3123.60700 3129.85900 3127.74000
<CMD> zoomBox 3114.56800 3121.45700 3140.28200 3134.35300
<CMD> zoomBox 3098.66600 3116.55100 3166.84900 3150.74500
<CMD> zoomBox 3064.57600 3116.55100 3132.75900 3150.74500
<CMD> zoomBox 3024.87800 3104.36300 3205.66300 3195.02700
<CMD> zoomBox 2970.64100 3104.36300 3151.42600 3195.02700
<CMD> zoomBox 2862.16700 3104.36300 3042.95200 3195.02700
<CMD> zoomBox 2775.27000 3072.76300 3254.62100 3313.15900
<CMD> zoomBox 2439.72500 3072.76300 2919.07600 3313.15900
<CMD> zoomBox 2104.18000 3072.76300 2583.53100 3313.15900
<CMD> zoomBox 1891.39300 2992.31300 3162.38200 3629.71800
<CMD> zoomBox 1524.92800 3028.15500 2443.21900 3488.68100
<CMD> zoomBox 790.29600 3028.15500 1708.58700 3488.68100
<CMD> zoomBox 147.49300 3028.15500 1065.78400 3488.68100
<CMD> zoomBox -127.35600 2910.46100 1942.24600 3948.37300
<CMD> zoomBox -127.35600 2806.67000 1942.24600 3844.58200
<CMD> zoomBox -127.35600 2702.87900 1942.24600 3740.79100
<CMD> zoomBox -127.35600 2495.29700 1942.24600 3533.20900
<CMD> zoomBox -127.35600 1976.34200 1942.24600 3014.25400
<CMD> zoomBox -1378.70900 1448.96200 3285.65700 3788.15700
<CMD> zoomBox -1378.70900 981.12200 3285.65700 3320.31700
<CMD> zoomBox -1774.18400 368.75300 3713.30500 3120.74700
<CMD> zoomBox -2787.50600 5.11800 4807.63500 3814.10600
<CMD> zoomBox -2787.50600 -756.68000 4807.63500 3052.30800
<CMD> addHaloToBlock {15 15 15 15} -allBlock
<CMD> uiSetTool select
<CMD> redraw
<CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
<CMD> redraw
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1557.8M)
Ring generation is complete.
vias are now being generated.
addRing created 24 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       12       |       NA       |
|  via4  |       72       |        0       |
| metal5 |       12       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1557.8M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        2       |       NA       |
|  via4  |        6       |        0       |
| metal5 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1557.8M)
Ring generation is complete.
vias are now being generated.
addRing created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        4       |       NA       |
|  via4  |        8       |        0       |
| metal5 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1557.8M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        2       |       NA       |
|  via4  |        6       |        0       |
| metal5 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1557.8M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        2       |       NA       |
|  via4  |        6       |        0       |
| metal5 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1554.8M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        2       |       NA       |
|  via4  |        6       |        0       |
| metal5 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1554.8M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1554.8M)
Ring generation is complete.
vias are now being generated.
addRing created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        4       |       NA       |
|  via4  |        8       |        0       |
| metal5 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1551.8M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1551.8M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1551.8M)
Ring generation is complete.
<CMD> setSrouteMode -viaConnectToShape { ring blockring blockpin }
<CMD> sroute -connect { blockPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Fri Dec 23 02:03:12 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd2298/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad6 (Linux 3.10.0-693.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2417.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 175 macros, 175 used
Read in 178 components
  172 core components: 172 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 1 placed, 5 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 523 terminals
2 nets selected.

Begin power routing ...
  Number of Block ports routed: 2886
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:03, real: 0:00:04, peak: 2419.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 0 via definition ...
sroute created 2886 wires.
ViaGen created 5630 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |      1734      |       NA       |
|  via3  |      3230      |        0       |
| metal4 |      1152      |       NA       |
|  via4  |      2400      |        0       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal4 -direction vertical -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1374.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (66.52, 428.92) (66.54, 431.92).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (66.52, 1232.10) (66.54, 1235.10).
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (646.43, 17.36) (646.54, 20.36).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (646.31, 428.92) (646.54, 431.92).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (646.82, 3129.88) (647.04, 3132.88).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (646.82, 3136.44) (647.04, 3139.44).
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (706.30, 3126.60) (706.54, 3129.60).
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1245.34, 1428.68) (1245.35, 1431.68).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1245.34, 1728.40) (1245.35, 1731.40).
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1266.27, 1428.68) (1266.54, 1431.68).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1266.27, 1728.40) (1266.54, 1731.40).
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1746.42, 17.36) (1746.54, 20.36).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1746.42, 3126.60) (1746.54, 3129.60).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1746.42, 3133.16) (1746.54, 3136.16).
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2006.82, 3129.88) (2007.06, 3132.88).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2006.82, 3136.44) (2007.06, 3139.44).
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2186.35, 1428.68) (2186.54, 1431.68).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2186.35, 1728.40) (2186.54, 1731.40).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2206.46, 17.36) (2206.54, 20.36).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2206.46, 3126.60) (2206.54, 3129.60).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (525.63, 434.17) (528.02, 435.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1323.75, 1431.96) (1328.02, 1434.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1323.75, 1725.12) (1328.02, 1728.12)
addStripe created 460 wires.
ViaGen created 990 vias, deleted 60 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        1       |       NA       |
|  via3  |        1       |        0       |
| metal4 |       387      |       NA       |
|  via4  |       989      |       60       |
| metal5 |       72       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1374.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Stripe generation is complete.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 80.20) (36.99, 86.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1359.94) (36.99, 1366.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 2740.06) (36.99, 2746.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 61.64) (3124.97, 68.43).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 463.27) (3124.97, 470.06).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 680.29) (3124.97, 686.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 1080.13) (3124.97, 1086.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 1899.97) (3124.97, 1906.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 2080.29) (3124.97, 2086.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 2480.13) (3124.97, 2486.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 2843.27) (3124.97, 2850.06).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 2879.97) (3124.97, 2886.48).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (3123.77, 3021.80) (3124.97, 3028.59).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 406.76) (36.99, 413.20).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1686.76) (36.99, 1692.94).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1882.72) (36.99, 1889.93).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1946.76) (36.99, 1953.34).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 2146.76) (36.99, 2152.98).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 2406.76) (36.99, 2413.38).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 3005.09) (36.99, 3012.30).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 82.18) (36.46, 85.72)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 1266.44) (36.46, 1269.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1361.92) (36.46, 1365.46)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 1466.08) (36.46, 1469.62)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1622.32) (36.46, 1625.86)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1865.36) (36.46, 1868.90)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2125.76) (36.46, 2129.30)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2325.40) (36.46, 2328.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 2386.16) (36.46, 2389.70)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2585.80) (36.46, 2589.34)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2742.04) (36.46, 2745.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 2846.20) (36.46, 2849.74)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 63.06) (3125.42, 66.30)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 125.78) (3125.42, 129.02)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 282.58) (3125.42, 285.82)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3124.30, 306.10) (3125.42, 309.34)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 462.90) (3125.42, 466.14)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 525.62) (3125.42, 528.86)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 682.42) (3125.42, 685.66)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 705.94) (3125.42, 709.18)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.22 at (3124.64, 1085.39)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.04 at (36.12, 1266.46)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.18 at (36.12, 1365.37)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.06 at (3124.64, 1905.31)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.22 at (3124.64, 2485.39)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.06 at (3124.64, 2866.45)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.06 at (3124.64, 2885.31)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.26 at (3124.64, 226.89)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.02 at (3124.64, 607.95)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.10 at (3124.64, 626.81)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.18 at (3124.64, 1007.87)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.14 at (36.12, 1947.89)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.02 at (3124.64, 2007.95)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.08 at (36.12, 2046.80)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.10 at (36.12, 2407.91)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.18 at (3124.64, 2407.87)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.12 at (36.12, 2506.82)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.26 at (3124.64, 2606.89)
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.10 at (3124.64, 3006.81)
addStripe created 502 wires.
ViaGen created 20487 vias, deleted 14 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        7       |       NA       |
|  via3  |       21       |        0       |
| metal4 |        1       |       NA       |
|  via4  |      20332     |       14       |
| metal5 |       413      |       NA       |
|  via5  |       134      |        0       |
| metal6 |       81       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1374.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3130.50, 467.90) (3133.50, 467.96).
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (17.42, 1885.28) (20.42, 1885.30).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (23.98, 1885.28) (26.98, 1885.30).
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3130.50, 2847.90) (3133.50, 2847.96).
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1374.3M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (35.79, 304.69) (36.99, 305.00).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (36.06, 348.24) (37.27, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (36.34, 348.24) (37.55, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (36.62, 348.24) (37.83, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (36.90, 348.24) (38.11, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (37.99, 348.24) (38.39, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (37.99, 348.24) (38.67, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (37.99, 348.24) (38.95, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (38.02, 348.24) (39.23, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (38.30, 348.24) (39.51, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (38.58, 348.24) (39.78, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (38.85, 348.24) (40.06, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (39.13, 348.24) (40.34, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (39.41, 348.24) (40.62, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (39.69, 348.24) (40.90, 349.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (39.97, 348.24) (41.18, 349.29).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 1264.959961) (36.389999, 1266.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 1464.599976) (36.389999, 1466.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 1725.000000) (36.389999, 1726.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 1861.979980) (36.389999, 1866.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 2124.280029) (36.389999, 2126.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 2322.020020) (36.389999, 2326.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 2384.679932) (36.389999, 2386.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 2584.320068) (36.389999, 2586.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (36.389999, 2844.719971) (36.389999, 2846.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (38.619999, 1421.199951) (38.619999, 1426.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (38.619999, 3003.610107) (38.619999, 3006.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1194.349976, 1723.640015) (1194.349976, 1726.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 64.080002) (3124.370117, 66.480003) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 124.300003) (3124.370117, 126.480003) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 304.619995) (3124.370117, 306.480011) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 465.279999) (3124.370117, 467.619995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 524.140015) (3124.370117, 526.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 704.460022) (3124.370117, 706.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 921.140015) (3124.370117, 926.479980) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3124.370117, 1320.979980) (3124.370117, 1326.479980) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 82.18) (36.46, 85.72)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 342.58) (36.46, 346.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1361.92) (36.46, 1365.46)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1622.32) (36.46, 1625.86)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2742.04) (36.46, 2745.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 282.58) (3125.42, 285.82)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 682.42) (3125.42, 685.66)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 862.74) (3125.42, 865.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 1082.26) (3125.42, 1085.50)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 1902.10) (3125.42, 1905.34)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 2082.42) (3125.42, 2085.66)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 2482.26) (3125.42, 2485.50)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (3124.30, 2882.10) (3125.42, 2885.34)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 346.92) (36.46, 350.46)
addStripe created 44 wires.
ViaGen created 67 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via4  |       49       |        0       |
| metal5 |       26       |       NA       |
|  via5  |       18       |        0       |
| metal6 |       18       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Dec 23 02:06:57 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd2298/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad6 (Linux 3.10.0-693.el7.x86_64 Xeon 2.13Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2422.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 398 macros, 176 used
Read in 178 components
  172 core components: 172 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 1 placed, 5 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 523 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 3 seconds
CPU time for FollowPin 4 seconds
  Number of Core ports routed: 2146
  Number of Followpin connections: 1073
End power routing: cpu: 0:00:10, real: 0:00:10, peak: 2527.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 10 via definition ...

sroute post-processing starts at Fri Dec 23 02:07:08 2022
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Fri Dec 23 02:07:08 2022
sroute created 2950 wires.
ViaGen created 103712 vias, deleted 134 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      2832      |       NA       |
|   via  |      34546     |        0       |
|  via2  |      34546     |        0       |
|  via3  |      34429     |       133      |
|  via4  |       191      |        1       |
| metal5 |       118      |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Dec 23 02:07:10 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd2298/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad6 (Linux 3.10.0-693.el7.x86_64 Xeon 1.86Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2527.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 398 macros, 176 used
Read in 178 components
  172 core components: 172 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 1 placed, 5 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 523 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 419
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2527.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 1393.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.5  ELAPSED TIME: 2.00  MEM: 3.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> saveDesign ../pr/finish_DRC
#% Begin save design ... (date=12/23 02:08:04, mem=1077.9M)
% Begin Save ccopt configuration ... (date=12/23 02:08:04, mem=1080.9M)
% End Save ccopt configuration ... (date=12/23 02:08:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1081.7M, current mem=1081.7M)
% Begin Save netlist data ... (date=12/23 02:08:04, mem=1081.7M)
Writing Binary DB to ../pr/finish_DRC.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:08:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1081.9M, current mem=1081.9M)
Saving symbol-table file ...
Saving congestion map file ../pr/finish_DRC.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:08:05, mem=1082.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:08:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1082.4M, current mem=1082.4M)
Saving preference file ../pr/finish_DRC.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:08:05, mem=1083.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:08:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1084.0M, current mem=1084.0M)
Saving PG file ../pr/finish_DRC.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:08:05 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1387.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:08:05, mem=1084.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/23 02:08:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1084.7M, current mem=1084.7M)
% Begin Save routing data ... (date=12/23 02:08:05, mem=1084.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1388.7M) ***
% End Save routing data ... (date=12/23 02:08:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1084.9M, current mem=1084.9M)
Saving property file ../pr/finish_DRC.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1391.7M) ***
% Begin Save power constraints data ... (date=12/23 02:08:06, mem=1085.3M)
% End Save power constraints data ... (date=12/23 02:08:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1085.4M, current mem=1085.4M)
RC
Generated self-contained design finish_DRC.dat
#% End save design ... (date=12/23 02:08:14, total cpu=0:00:08.0, real=0:00:10.0, peak res=1090.4M, current mem=1090.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyConnectivity -net {VCC GND} -type special -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 02:08:52 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3160.7600, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 02:08:53 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 7.086M)

<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -engine                   aae
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -virtualIPO               false

Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1527.3 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
 

*summary: 3065 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:06.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Some Macros are marked as preplaced.
No user-set net weight.
Net fanout histogram:
2		: 13616 (63.1%) nets
3		: 4883 (22.6%) nets
4     -	14	: 2612 (12.1%) nets
15    -	39	: 253 (1.2%) nets
40    -	79	: 164 (0.8%) nets
80    -	159	: 30 (0.1%) nets
160   -	319	: 10 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=21667 (0 fixed + 21667 movable) #buf cell=952 #inv cell=2438 #block=6 (0 floating + 6 preplaced)
#ioInst=0 #net=21570 #term=82449 #term/net=3.82, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 21667 single + 0 double + 0 multi
Total standard cell length = 108.7672 (mm), area = 0.5482 (mm^2)
Average module density = 0.170.
Density for the design = 0.170.
       = stdcell_area 175431 sites (548187 um^2) / alloc_area 1029395 sites (3216653 um^2).
Pin Density = 0.02699.
            = total # of pins 82449 / total area 3055192.
Identified 6 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 1.902e+06 (9.26e+05 9.77e+05)
              Est.  stn bbox = 2.062e+06 (1.01e+06 1.05e+06)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1708.5M
Iteration  2: Total net bbox = 1.902e+06 (9.26e+05 9.77e+05)
              Est.  stn bbox = 2.062e+06 (1.01e+06 1.05e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1708.5M
*** Finished SKP initialization (cpu=0:00:24.6, real=0:00:25.0)***

Active views After View pruning: 
AV_max
Iteration  3: Total net bbox = 1.289e+06 (4.99e+05 7.90e+05)
              Est.  stn bbox = 1.523e+06 (6.14e+05 9.09e+05)
              cpu = 0:00:32.3 real = 0:00:32.0 mem = 2061.7M
Iteration  4: Total net bbox = 1.201e+06 (4.62e+05 7.39e+05)
              Est.  stn bbox = 1.398e+06 (5.58e+05 8.40e+05)
              cpu = 0:00:08.8 real = 0:00:09.0 mem = 2113.3M
Iteration  5: Total net bbox = 1.201e+06 (4.62e+05 7.39e+05)
              Est.  stn bbox = 1.398e+06 (5.58e+05 8.40e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2113.3M
Iteration  6: Total net bbox = 1.514e+06 (6.11e+05 9.03e+05)
              Est.  stn bbox = 1.930e+06 (8.56e+05 1.07e+06)
              cpu = 0:00:19.9 real = 0:00:20.0 mem = 2064.3M
Iteration  7: Total net bbox = 1.566e+06 (6.56e+05 9.10e+05)
              Est.  stn bbox = 2.009e+06 (9.23e+05 1.09e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2064.3M
Iteration  8: Total net bbox = 1.566e+06 (6.56e+05 9.10e+05)
              Est.  stn bbox = 2.009e+06 (9.23e+05 1.09e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2064.3M
Iteration  9: Total net bbox = 1.633e+06 (6.96e+05 9.37e+05)
              Est.  stn bbox = 2.127e+06 (9.93e+05 1.13e+06)
              cpu = 0:00:22.2 real = 0:00:22.0 mem = 2053.2M
Iteration 10: Total net bbox = 1.633e+06 (6.96e+05 9.37e+05)
              Est.  stn bbox = 2.127e+06 (9.93e+05 1.13e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2053.2M
Iteration 11: Total net bbox = 1.659e+06 (7.11e+05 9.49e+05)
              Est.  stn bbox = 2.173e+06 (1.02e+06 1.15e+06)
              cpu = 0:00:16.1 real = 0:00:16.0 mem = 2049.2M
Iteration 12: Total net bbox = 1.659e+06 (7.11e+05 9.49e+05)
              Est.  stn bbox = 2.173e+06 (1.02e+06 1.15e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2049.2M
Iteration 13: Total net bbox = 1.704e+06 (7.35e+05 9.70e+05)
              Est.  stn bbox = 2.228e+06 (1.05e+06 1.18e+06)
              cpu = 0:00:18.6 real = 0:00:19.0 mem = 2049.1M
Iteration 14: Total net bbox = 1.704e+06 (7.35e+05 9.70e+05)
              Est.  stn bbox = 2.228e+06 (1.05e+06 1.18e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2049.1M
Iteration 15: Total net bbox = 1.731e+06 (7.47e+05 9.84e+05)
              Est.  stn bbox = 2.252e+06 (1.05e+06 1.20e+06)
              cpu = 0:00:20.7 real = 0:00:20.0 mem = 2046.4M
Iteration 16: Total net bbox = 1.731e+06 (7.47e+05 9.84e+05)
              Est.  stn bbox = 2.252e+06 (1.05e+06 1.20e+06)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2046.4M
Iteration 17: Total net bbox = 1.811e+06 (7.70e+05 1.04e+06)
              Est.  stn bbox = 2.325e+06 (1.07e+06 1.25e+06)
              cpu = 0:00:20.6 real = 0:00:20.0 mem = 2056.4M
Iteration 18: Total net bbox = 1.811e+06 (7.70e+05 1.04e+06)
              Est.  stn bbox = 2.325e+06 (1.07e+06 1.25e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2056.4M
Iteration 19: Total net bbox = 1.811e+06 (7.70e+05 1.04e+06)
              Est.  stn bbox = 2.325e+06 (1.07e+06 1.25e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2056.4M
Finished Global Placement (cpu=0:02:41, real=0:02:41, mem=2056.4M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:13:03 mem=2056.4M) ***
Total net bbox length = 1.811e+06 (7.699e+05 1.041e+06) (ext = 2.268e+05)
Move report: Detail placement moves 21667 insts, mean move: 2.73 um, max move: 49.45 um
	Max move on inst (sensor_wrapper/sensor_ctrl/U110): (2514.94, 1702.83) --> (2563.70, 1703.52)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 2056.4MB
Summary Report:
Instances move: 21667 (out of 21667 movable)
Instances flipped: 0
Mean displacement: 2.73 um
Max displacement: 49.45 um (Instance: sensor_wrapper/sensor_ctrl/U110) (2514.94, 1702.83) -> (2563.7, 1703.52)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.779e+06 (7.379e+05 1.041e+06) (ext = 2.265e+05)
Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 2056.4MB
*** Finished refinePlace (0:13:08 mem=2056.4M) ***
*** Finished Initial Placement (cpu=0:02:52, real=0:02:52, mem=2056.4M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2056.39 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2056.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21570  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21570 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.069716e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       530( 0.34%)        25( 0.02%)         4( 0.00%)   ( 0.36%) 
[NR-eGR]  metal3  (3)        30( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       106( 0.07%)         3( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5  (5)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        25( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              697( 0.06%)        28( 0.00%)         4( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 1.22 seconds, mem = 2062.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2062.41 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2062.41 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2062.41 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2062.41 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2062.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2062.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82282
[NR-eGR] metal2  (2V) length: 6.098400e+05um, number of vias: 124757
[NR-eGR] metal3  (3H) length: 6.030763e+05um, number of vias: 10865
[NR-eGR] metal4  (4V) length: 4.279297e+05um, number of vias: 3304
[NR-eGR] metal5  (5H) length: 2.928045e+05um, number of vias: 1119
[NR-eGR] metal6  (6V) length: 1.858948e+05um, number of vias: 0
[NR-eGR] Total length: 2.119545e+06um, number of vias: 222327
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.108557e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.81 seconds, mem = 2031.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 3: 2, real = 0: 3: 2, mem = 1863.4M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1383.7M, totSessionCpu=0:13:11 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1389.8M, totSessionCpu=0:13:16 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1877.42 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1890.30 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1897.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21570  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21570 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 2.087417e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       392( 0.25%)        32( 0.02%)         4( 0.00%)   ( 0.28%) 
[NR-eGR]  metal3  (3)        37( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       108( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5  (5)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        68( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              611( 0.05%)        32( 0.00%)         4( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.06% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1927.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1927.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1927.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1927.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1927.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1927.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82282
[NR-eGR] metal2  (2V) length: 6.053782e+05um, number of vias: 124495
[NR-eGR] metal3  (3H) length: 6.073408e+05um, number of vias: 11079
[NR-eGR] metal4  (4V) length: 4.350066e+05um, number of vias: 3431
[NR-eGR] metal5  (5H) length: 3.020868e+05um, number of vias: 1173
[NR-eGR] metal6  (6V) length: 1.871854e+05um, number of vias: 0
[NR-eGR] Total length: 2.136998e+06um, number of vias: 222460
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.407245e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.23 sec, Real: 2.23 sec, Curr Mem: 1898.11 MB )
Extraction called for design 'top' of instances=21673 and nets=22636 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1874.109M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1887.48)
**WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 22562
Total number of fetched objects 22562
End delay calculation. (MEM=1932.32 CPU=0:00:17.1 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1886.17 CPU=0:00:20.2 REAL=0:00:20.0)
*** Done Building Timing Graph (cpu=0:00:23.9 real=0:00:24.0 totSessionCpu=0:13:47 mem=1886.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.824 |
|           TNS (ns):|-23470.7 |
|    Violating Paths:|  4841   |
|          All Paths:|  5337   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    345 (345)     |   -1.418   |    346 (346)     |
|   max_tran     |   395 (17600)    |  -10.296   |   395 (17600)    |
|   max_fanout   |      3 (3)       |    -218    |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.858%
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1413.8M, totSessionCpu=0:13:49 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1861.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1861.4M) ***
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:54.7/0:59:17.9 (0.2), mem = 1861.4M

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1229 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:14:02.4/0:59:25.7 (0.2), mem = 1980.8M
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:03.7/0:59:27.0 (0.2), mem = 1930.8M
*** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:14:11.7/0:59:34.9 (0.2), mem = 1930.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:11.8/0:59:35.0 (0.2), mem = 1930.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   479| 18559|   -10.91|   438|   438|    -1.48|     3|     3|     0|     0|   -11.52|-22942.51|       0|       0|       0|  16.34|          |         |
|     1|     1|    -0.01|     1|     1|    -0.00|     3|     3|     0|     0|    -3.93| -8683.85|     280|      24|     224|  16.50| 0:00:27.0|  2005.1M|
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -3.93| -8683.50|       0|       0|       2|  16.50| 0:00:00.0|  2005.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:28.1 real=0:00:28.0 mem=2005.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:33.2/0:00:33.2 (1.0), totSession cpu/real = 0:14:45.0/1:00:08.2 (0.2), mem = 1986.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1537.8M, totSessionCpu=0:14:45 **

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:45.5/1:00:08.7 (0.2), mem = 1940.0M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1419 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.933  TNS Slack -8683.504 
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -3.933|-8683.504|    16.50%|   0:00:00.0| 1959.1M|    AV_max|  default| CPU_wrapper/CPU/MEM/MEMWBo.MEM_dout_reg[8]/D      |
|  -1.984| -959.024|    16.53%|   0:00:16.0| 2010.8M|    AV_max|  default| CPU_wrapper/CPU/EXE/EXEMEMo.EXE_ALUout_reg[21]/D  |
|  -1.152| -387.086|    16.57%|   0:00:09.0| 2010.8M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -1.152| -387.086|    16.57%|   0:00:01.0| 2010.8M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -1.062| -306.991|    16.57%|   0:00:08.0| 2010.8M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -1.043| -239.733|    16.57%|   0:00:06.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.655|  -43.535|    16.58%|   0:00:04.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[23]/D            |
|  -0.655|  -43.535|    16.58%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[23]/D            |
|  -0.645|  -38.886|    16.59%|   0:00:01.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.487|  -19.719|    16.58%|   0:00:02.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.326|  -10.431|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.326|  -10.431|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.297|   -9.447|    16.59%|   0:00:01.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.260|   -7.879|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.260|   -7.879|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.260|   -7.879|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.238|   -7.042|    16.59%|   0:00:01.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.704|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.704|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.704|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.685|    16.59%|   0:00:01.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.685|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.685|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.685|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.535|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
|  -0.205|   -5.535|    16.59%|   0:00:00.0| 2049.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[13]/D            |
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:50.3 real=0:00:50.0 mem=2049.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:50.3 real=0:00:50.0 mem=2049.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.205  TNS Slack -5.535 
*** SetupOpt [finish] : cpu/real = 0:01:07.6/0:01:07.6 (1.0), totSession cpu/real = 0:15:53.1/1:01:16.2 (0.3), mem = 2029.9M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.205
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:56.7/1:01:19.8 (0.3), mem = 1966.0M
Reclaim Optimization WNS Slack -0.205  TNS Slack -5.535 Density 16.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.59%|        -|  -0.205|  -5.535|   0:00:00.0| 1966.0M|
|    16.59%|        5|  -0.205|  -5.531|   0:01:50.0| 2026.2M|
|    16.59%|        1|  -0.205|  -5.531|   0:00:02.0| 2026.2M|
|    16.59%|        1|  -0.205|  -5.531|   0:00:02.0| 2026.2M|
|    16.59%|        1|  -0.205|  -5.531|   0:00:02.0| 2026.2M|
|    16.59%|        1|  -0.205|  -5.531|   0:00:02.0| 2026.2M|
|    16.59%|        0|  -0.205|  -5.531|   0:00:00.0| 2026.2M|
|    16.50%|      152|  -0.191|  -5.096|   0:00:02.0| 2026.2M|
|    16.33%|      571|  -0.169|  -4.145|   0:00:21.0| 2026.2M|
|    16.32%|       45|  -0.169|  -4.118|   0:00:03.0| 2026.2M|
|    16.32%|        3|  -0.169|  -4.118|   0:00:00.0| 2026.2M|
|    16.32%|        0|  -0.169|  -4.118|   0:00:01.0| 2026.2M|
|    16.32%|        0|  -0.169|  -4.118|   0:00:00.0| 2026.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.169  TNS Slack -4.118 Density 16.32
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:30) (real = 0:02:30) **
*** AreaOpt [finish] : cpu/real = 0:02:26.7/0:02:26.6 (1.0), totSession cpu/real = 0:18:23.4/1:03:46.4 (0.3), mem = 2026.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:02:30, real=0:02:30, mem=1947.12M, totSessionCpu=0:18:24).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1962.00 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1969.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21397  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21397 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21397 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.081248e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       529( 0.34%)        32( 0.02%)   ( 0.36%) 
[NR-eGR]  metal3  (3)        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       129( 0.09%)         5( 0.00%)   ( 0.09%) 
[NR-eGR]  metal5  (5)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        21( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              726( 0.06%)        37( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 1.38 seconds, mem = 1996.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.7, real=0:00:07.0)***
Iteration  8: Total net bbox = 1.644e+06 (6.86e+05 9.58e+05)
              Est.  stn bbox = 2.046e+06 (9.08e+05 1.14e+06)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 2185.2M
Iteration  9: Total net bbox = 1.608e+06 (6.68e+05 9.40e+05)
              Est.  stn bbox = 1.984e+06 (8.70e+05 1.11e+06)
              cpu = 0:00:15.0 real = 0:00:15.0 mem = 2171.2M
Iteration 10: Total net bbox = 1.629e+06 (6.80e+05 9.49e+05)
              Est.  stn bbox = 2.005e+06 (8.82e+05 1.12e+06)
              cpu = 0:01:17 real = 0:01:16 mem = 2177.4M
Iteration 11: Total net bbox = 1.680e+06 (7.06e+05 9.73e+05)
              Est.  stn bbox = 2.054e+06 (9.08e+05 1.15e+06)
              cpu = 0:01:57 real = 0:01:57 mem = 2265.6M
Iteration 12: Total net bbox = 1.730e+06 (7.25e+05 1.01e+06)
              Est.  stn bbox = 2.104e+06 (9.26e+05 1.18e+06)
              cpu = 0:00:09.4 real = 0:00:10.0 mem = 2171.6M
Move report: Timing Driven Placement moves 20624 insts, mean move: 71.77 um, max move: 697.35 um
	Max move on inst (AXI/RD/FE_OFC392_wire_M0R_RDATA_27): (1495.44, 1648.08) --> (827.51, 1677.49)

Finished Incremental Placement (cpu=0:04:00, real=0:04:00, mem=2171.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:22:27 mem=2172.4M) ***
Total net bbox length = 1.759e+06 (7.513e+05 1.007e+06) (ext = 2.126e+05)
Move report: Detail placement moves 20624 insts, mean move: 2.33 um, max move: 48.38 um
	Max move on inst (sensor_wrapper/sensor_ctrl/FE_OFC233_n16): (1874.53, 1699.39) --> (1922.00, 1698.48)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2172.4MB
Summary Report:
Instances move: 20624 (out of 20624 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 48.38 um (Instance: sensor_wrapper/sensor_ctrl/FE_OFC233_n16) (1874.53, 1699.39) -> (1922, 1698.48)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 1.727e+06 (7.170e+05 1.010e+06) (ext = 2.123e+05)
Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2172.4MB
*** Finished refinePlace (0:22:31 mem=2172.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2172.37 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2172.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21397  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21397 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21397 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.954421e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       471( 0.31%)        15( 0.01%)         1( 0.00%)   ( 0.32%) 
[NR-eGR]  metal3  (3)        32( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        64( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        17( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              584( 0.05%)        15( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 1.19 seconds, mem = 2172.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2172.37 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2172.37 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2172.37 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2172.37 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2172.37 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2172.37 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 80482
[NR-eGR] metal2  (2V) length: 5.560913e+05um, number of vias: 120722
[NR-eGR] metal3  (3H) length: 5.202866e+05um, number of vias: 11449
[NR-eGR] metal4  (4V) length: 4.147099e+05um, number of vias: 3718
[NR-eGR] metal5  (5H) length: 3.339736e+05um, number of vias: 1077
[NR-eGR] metal6  (6V) length: 1.796327e+05um, number of vias: 0
[NR-eGR] Total length: 2.004694e+06um, number of vias: 217448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.668228e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.85 seconds, mem = 2124.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:09, real=0:04:08)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2124.4M)
Extraction called for design 'top' of instances=20630 and nets=22988 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2124.367M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:24, real = 0:09:23, mem = 1510.3M, totSessionCpu=0:22:35 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2009.56)
Total number of fetched objects 21507
End delay calculation. (MEM=2041.88 CPU=0:00:07.8 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2041.88 CPU=0:00:09.4 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -0.619
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:50.1/1:08:12.6 (0.3), mem = 2057.9M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1591 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.619 TNS Slack -95.729 Density 16.32
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.619 TNS -95.578; reg2reg* WNS -0.367 TNS -1.514; HEPG WNS -0.367 TNS -1.514; all paths WNS -0.619 TNS -95.729
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.367|   -0.619|  -1.514|  -95.729|    16.32%|   0:00:00.0| 2093.0M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI123            |
|  -0.141|   -0.619|  -0.329|  -95.729|    16.32%|   0:00:01.0| 2093.0M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI123            |
|  -0.044|   -0.500|  -0.061|  -94.315|    16.32%|   0:00:00.0| 2093.0M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[30]/D            |
|  -0.017|   -0.500|  -0.017|  -94.271|    16.33%|   0:00:00.0| 2093.0M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.013|   -0.500|   0.000|  -94.254|    16.33%|   0:00:00.0| 2101.0M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI125            |
|   0.080|   -0.500|   0.000|  -93.595|    16.33%|   0:00:01.0| 2101.0M|        NA|       NA| NA                                                |
|   0.080|   -0.500|   0.000|  -93.595|    16.33%|   0:00:00.0| 2101.0M|    AV_max|       NA| NA                                                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=2101.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.500|   -0.500| -93.595|  -93.595|    16.33%|   0:00:00.0| 2101.0M|    AV_max|  default| CPU_wrapper/CPU/ID/IDEXEo.ID_rs2data_reg[5]/D     |
|  -0.441|   -0.441| -60.021|  -60.021|    16.33%|   0:00:00.0| 2101.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI1              |
|  -0.438|   -0.438| -71.931|  -71.931|    16.33%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/CPU/ID/IDEXEo.ID_rs2data_reg[5]/D     |
|  -0.417|   -0.417| -22.903|  -22.903|    16.33%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI1              |
|  -0.374|   -0.374| -11.443|  -11.443|    16.33%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI1              |
|  -0.342|   -0.342|  -4.443|   -4.443|    16.33%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI1              |
|  -0.327|   -0.327|  -2.965|   -2.965|    16.33%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI1              |
|  -0.266|   -0.266|  -2.836|   -2.836|    16.33%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI1              |
|  -0.232|   -0.232|  -2.547|   -2.547|    16.33%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
|  -0.160|   -0.160| -14.602|  -14.602|    16.33%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[29]/D            |
|  -0.109|   -0.109|  -2.332|   -2.332|    16.33%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI2              |
|  -0.087|   -0.087|  -0.846|   -0.846|    16.34%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI106            |
|  -0.052|   -0.052|  -0.455|   -0.455|    16.34%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[29]/D            |
|  -0.020|   -0.020|  -0.071|   -0.071|    16.34%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CD/reg_TA_in_reg[18]/D              |
|  -0.015|   -0.015|  -0.041|   -0.041|    16.34%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CD/reg_TA_in_reg[18]/D              |
|  -0.005|   -0.005|  -0.005|   -0.005|    16.34%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[29]/D            |
|   0.028|    0.028|   0.000|    0.000|    16.34%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI106            |
|   0.053|    0.053|   0.000|    0.000|    16.34%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI106            |
|   0.078|    0.078|   0.000|    0.000|    16.34%|   0:00:01.0| 2104.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[29]/D            |
|   0.078|    0.078|   0.000|    0.000|    16.34%|   0:00:00.0| 2104.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[29]/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:08.0 mem=2104.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:10.0 mem=2104.0M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.078 TNS 0.000; reg2reg* WNS 0.090 TNS 0.000; HEPG WNS 0.090 TNS 0.000; all paths WNS 0.078 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.078 TNS Slack 0.000 Density 16.34
*** Starting refinePlace (0:23:23 mem=2104.0M) ***
Total net bbox length = 1.728e+06 (7.171e+05 1.011e+06) (ext = 2.123e+05)
Move report: Detail placement moves 92 insts, mean move: 1.50 um, max move: 6.28 um
	Max move on inst (CPU_wrapper/CPU/EXE/FE_RC_39_0): (329.84, 2388.96) --> (328.60, 2383.92)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2106.9MB
Summary Report:
Instances move: 92 (out of 20642 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 6.28 um (Instance: CPU_wrapper/CPU/EXE/FE_RC_39_0) (329.84, 2388.96) -> (328.6, 2383.92)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV3CK
Total net bbox length = 1.729e+06 (7.172e+05 1.011e+06) (ext = 2.123e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2106.9MB
*** Finished refinePlace (0:23:25 mem=2106.9M) ***
*** maximum move = 6.28 um ***
*** Finished re-routing un-routed nets (2106.9M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=2106.9M) ***
** GigaOpt Optimizer WNS Slack 0.078 TNS Slack 0.000 Density 16.34
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:17.5 real=0:00:17.0 mem=2106.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:35.5/0:00:35.3 (1.0), totSession cpu/real = 0:23:25.6/1:08:47.9 (0.3), mem = 2087.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:26.3/1:08:48.6 (0.3), mem = 2053.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.34%|        -|   0.000|   0.000|   0:00:00.0| 2053.9M|
|    16.34%|        0|   0.000|   0.000|   0:00:00.0| 2053.9M|
|    16.34%|       13|   0.000|   0.000|   0:00:02.0| 2095.0M|
|    16.31%|      188|   0.000|   0.000|   0:00:13.0| 2095.0M|
|    16.30%|        6|   0.000|   0.000|   0:00:00.0| 2095.0M|
|    16.30%|        0|   0.000|   0.000|   0:00:00.0| 2095.0M|
|    16.30%|        0|   0.000|   0.000|   0:00:01.0| 2095.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.30
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:17.7) (real = 0:00:18.0) **
*** Starting refinePlace (0:23:44 mem=2095.0M) ***
Total net bbox length = 1.729e+06 (7.176e+05 1.011e+06) (ext = 2.123e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2095.0MB
Summary Report:
Instances move: 0 (out of 20629 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.729e+06 (7.176e+05 1.011e+06) (ext = 2.123e+05)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2095.0MB
*** Finished refinePlace (0:23:45 mem=2095.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2095.0M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2095.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:19.6/0:00:19.6 (1.0), totSession cpu/real = 0:23:45.9/1:09:08.2 (0.3), mem = 2095.0M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2034.93M, totSessionCpu=0:23:46).
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:46.3/1:09:08.6 (0.3), mem = 2034.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|    12|    -0.36|     5|     5|    -0.03|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0|  16.30|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       4|       0|       4|  16.31| 0:00:01.0|  2098.2M|
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0|  16.31| 0:00:00.0|  2098.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2098.2M) ***

*** Starting refinePlace (0:23:52 mem=2098.2M) ***
Total net bbox length = 1.729e+06 (7.176e+05 1.011e+06) (ext = 2.118e+05)
Move report: Detail placement moves 3 insts, mean move: 3.10 um, max move: 4.96 um
	Max move on inst (CPU_wrapper/L1CI/FE_OFC648_wire_IFIO_instr_addr_30): (254.20, 1380.96) --> (249.24, 1380.96)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2098.2MB
Summary Report:
Instances move: 3 (out of 20633 movable)
Instances flipped: 0
Mean displacement: 3.10 um
Max displacement: 4.96 um (Instance: CPU_wrapper/L1CI/FE_OFC648_wire_IFIO_instr_addr_30) (254.2, 1380.96) -> (249.24, 1380.96)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
Total net bbox length = 1.729e+06 (7.176e+05 1.011e+06) (ext = 2.118e+05)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2098.2MB
*** Finished refinePlace (0:23:53 mem=2098.2M) ***
*** maximum move = 4.96 um ***
*** Finished re-routing un-routed nets (2098.2M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2098.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:07.8 (1.0), totSession cpu/real = 0:23:54.2/1:09:16.4 (0.3), mem = 2079.1M
End: GigaOpt postEco DRV Optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=20639 and nets=23001 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1999.500M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2024.17 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2031.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21404  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21404 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21404 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.955575e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       464( 0.30%)        17( 0.01%)         1( 0.00%)   ( 0.31%) 
[NR-eGR]  metal3  (3)        28( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        43( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        20( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              555( 0.04%)        17( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.26 sec, Curr Mem: 2055.20 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2045.2)
Total number of fetched objects 21514
End delay calculation. (MEM=2067.97 CPU=0:00:07.8 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2067.97 CPU=0:00:09.4 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:24:11 mem=2068.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:00, real = 0:10:59, mem = 1585.2M, totSessionCpu=0:24:11 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -29     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.306%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:11:03, real = 0:11:03, mem = 1583.8M, totSessionCpu=0:24:14 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:14:06, real = 0:14:06, mem = 1956.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> update_constraint_mode -name CM -sdc_files ../script/APR_CTS.sdc
Reading timing constraints file '../script/APR_CTS.sdc' ...
Current (total cpu=0:24:30, real=1:11:30, peak res=1856.1M, current mem=1481.5M)
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR_CTS.sdc, Line 17).

INFO (CTE): Reading of timing constraints file ../script/APR_CTS.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1492.2M, current mem=1492.2M)
Current (total cpu=0:24:30, real=1:11:30, peak res=1856.1M, current mem=1492.2M)
<CMD> set_ccopt_property buffer_cells { BUF1CK BUF2CK BUF3CK BUF4CK BUF6CK BUF8CK BUF12CK }
<CMD> set_ccopt_property inverter_cells { INV1CK INV2CK INV3CK INV4CK INV6CK INV8CK INV12CK }
<CMD> set_ccopt_property clock_gating_cells { GCKETN GCKETP GCKETT GCKETF }
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property add_exclusion_drivers true
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CM
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Extracting original clock gating for clk2...
  clock_tree clk2 contains 135 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk...
  clock_tree clk contains 4640 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CM was created. It contains 4640 sinks and 1 sources.
The skew group clk2/CM was created. It contains 135 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/23 02:25:26, mem=1459.4M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               53.6
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -MXPBoundaryLevel                      7
setPlaceMode -MXPConstraintFile                     {}
setPlaceMode -MXPControlSetting                     0
setPlaceMode -MXPLogicHierAware                     0
setPlaceMode -MXPPreplaceSetting                    5
setPlaceMode -MXPRefineSetting                      17
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1901.3M, init mem=1918.0M)
*info: Placed = 20639          (Fixed = 6)
*info: Unplaced = 0           
Placement Density:16.31%(530238/3251829)
Placement Density (including fixed std cells):16.31%(530238/3251829)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=1918.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.6)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.7 real=0:00:00.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.7 real=0:00:00.6)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 4775 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 4775 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1918.02 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1930.89 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1938.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21404  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21404 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21404 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.955575e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       464( 0.30%)        17( 0.01%)         1( 0.00%)   ( 0.31%) 
[NR-eGR]  metal3  (3)        28( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        43( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        20( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              555( 0.04%)        17( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1961.91 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1961.91 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1961.91 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1961.91 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1961.91 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1961.91 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 80501
[NR-eGR] metal2  (2V) length: 5.583373e+05um, number of vias: 120855
[NR-eGR] metal3  (3H) length: 5.206442e+05um, number of vias: 11447
[NR-eGR] metal4  (4V) length: 4.140163e+05um, number of vias: 3718
[NR-eGR] metal5  (5H) length: 3.345694e+05um, number of vias: 1090
[NR-eGR] metal6  (6V) length: 1.785138e+05um, number of vias: 0
[NR-eGR] Total length: 2.006081e+06um, number of vias: 217611
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.666504e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.07 sec, Real: 2.04 sec, Curr Mem: 1931.91 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.1 real=0:00:02.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
clock_gating_cells is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
update_io_latency: 0 (default: true)
use_inverters is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: XMD/I XMD/O (default: )
  use_inverters: true (default: auto)
For power domain auto-default:
  Buffers:     BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
  Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
  Clock gates: GCKETF GCKETT GCKETP GCKETN 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3251829.370um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DC_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.518ns
  Slew time target (trunk):   0.518ns
  Slew time target (top):     0.518ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.216ns
  Buffer max distance: 2037.960um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=2485.862um, saturatedSlew=0.454ns, speed=6269.513um per ns, cellArea=25.141um^2 per 1000um}
  Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=2037.960um, saturatedSlew=0.456ns, speed=7006.911um per ns, cellArea=24.533um^2 per 1000um}
  Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1277.006um, saturatedSlew=0.456ns, speed=2980.177um per ns, cellArea=61.174um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CM:
  Sources:                     pin clk
  Total number of sinks:       4640
  Delay constrained sinks:     4640
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.216ns
Clock tree balancer configuration for skew_group clk2/CM:
  Sources:                     pin clk2
  Total number of sinks:       135
  Delay constrained sinks:     135
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.216ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CM with 4640 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.6 real=0:00:03.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:08.3 real=0:00:08.2)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
      Clock tree timing engine global stage delay update for DC_max:setup.late...
      Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=68, icg=0, nicg=0, l=0, total=68
      cell areas       : b=0.000um^2, i=3331.037um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3331.037um^2
      hp wire lengths  : top=0.000um, trunk=10743.100um, leaf=17288.440um, total=28031.540um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INV12CK: 65 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Bottom-up phase done. (took cpu=0:00:03.1 real=0:00:03.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:24:46 mem=2038.6M) ***
Total net bbox length = 1.750e+06 (7.279e+05 1.022e+06) (ext = 2.100e+05)
Move report: Detail placement moves 236 insts, mean move: 3.67 um, max move: 20.62 um
	Max move on inst (CTS_ccl_a_inv_00203): (497.24, 2187.36) --> (486.70, 2177.28)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2038.6MB
Summary Report:
Instances move: 236 (out of 20701 movable)
Instances flipped: 0
Mean displacement: 3.67 um
Max displacement: 20.62 um (Instance: CTS_ccl_a_inv_00203) (497.24, 2187.36) -> (486.7, 2177.28)
	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: INV8CK
Total net bbox length = 1.750e+06 (7.282e+05 1.022e+06) (ext = 2.101e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2038.6MB
*** Finished refinePlace (0:24:48 mem=2038.6M) ***
    ClockRefiner summary
    All clock instances: Moved 93, flipped 25 and cell swapped 0 (out of a total of 4843).
    The largest move was 20.6 um for CTS_ccl_a_inv_00203.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.2 real=0:00:02.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.62,2.62)             2
    [2.62,4.62)             0
    [4.62,6.62)             2
    [6.62,8.62)             1
    [8.62,10.62)           10
    [10.62,12.62)           1
    [12.62,14.62)           3
    [14.62,16.62)           0
    [16.62,18.62)           0
    [18.62,20.62)           1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        20.62        (497.240,2187.360)     (486.700,2177.280)     ccl_a clock inverter, uid:Aef14 (a lib_cell INV8CK) at (486.700,2177.280), in power domain auto-default
        13.64        (497.240,2187.360)     (510.880,2187.360)     ccl_a clock inverter, uid:Aef16 (a lib_cell INV12CK) at (510.880,2187.360), in power domain auto-default
        13.64        (497.240,2187.360)     (483.600,2187.360)     ccl_a clock inverter, uid:Aef1f (a lib_cell INV12CK) at (483.600,2187.360), in power domain auto-default
        13.64        (207.700,3119.760)     (221.340,3119.760)     ccl clock inverter, uid:Aee8c (a lib_cell INV12CK) at (221.340,3119.760), in power domain auto-default
        11.94        (509.020,2187.360)     (510.880,2177.280)     ccl_a clock inverter, uid:Aeee6 (a lib_cell INV12CK) at (510.880,2177.280), in power domain auto-default
        10.08        (515.840,1335.600)     (515.840,1325.520)     ccl_a clock inverter, uid:Aef20 (a lib_cell INV12CK) at (515.840,1325.520), in power domain auto-default
        10.08        (1714.300,1582.560)    (1714.300,1572.480)    ccl_a clock inverter, uid:Aef1e (a lib_cell INV12CK) at (1714.300,1572.480), in power domain auto-default
        10.08        (497.240,2182.320)     (497.240,2172.240)     ccl_a clock inverter, uid:Aef28 (a lib_cell INV12CK) at (497.240,2172.240), in power domain auto-default
        10.08        (761.360,1764.000)     (761.360,1753.920)     ccl_a clock inverter, uid:Aee87 (a lib_cell INV12CK) at (761.360,1753.920), in power domain auto-default
        10.08        (497.240,2182.320)     (497.240,2192.400)     ccl clock inverter, uid:Aef2a (a lib_cell INV12CK) at (497.240,2192.400), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.9 real=0:00:02.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=68, icg=0, nicg=0, l=0, total=68
      cell areas       : b=0.000um^2, i=3331.037um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3331.037um^2
      cell capacitance : b=0.000pF, i=3.910pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.910pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.643pF, leaf=8.780pF, total=10.423pF
      wire lengths     : top=0.000um, trunk=11856.679um, leaf=56563.981um, total=68420.660um
      hp wire lengths  : top=0.000um, trunk=10875.580um, leaf=17309.530um, total=28185.110um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.518ns count=20 avg=0.270ns sd=0.088ns min=0.100ns max=0.391ns {11 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.343ns sd=0.033ns min=0.211ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INV12CK: 65 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125, avg=1.021, sd=0.064], skew [0.238 vs 0.216*], 99.7% {0.910, 1.125} (wid=0.238 ws=0.157) (gid=0.909 gs=0.129)
    Skew group summary after 'Clustering':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125, avg=1.021, sd=0.064], skew [0.238 vs 0.216*], 99.7% {0.910, 1.125} (wid=0.238 ws=0.157) (gid=0.909 gs=0.129)
      skew_group clk2/CM: insertion delay [min=0.505, max=0.520, avg=0.514, sd=0.004], skew [0.015 vs 0.216], 100% {0.505, 0.520} (wid=0.130 ws=0.017) (gid=0.393 gs=0.002)
    Legalizer API calls during this step: 1089 succeeded with high effort: 1089 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:06.4 real=0:00:06.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2038.58 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2038.58 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21472  numIgnoredNets=21402
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 70 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 7.419888e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 45 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.635160e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.137080e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2038.58 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2038.58 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.58 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2038.58 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2038.58 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.58 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 80637
[NR-eGR] metal2  (2V) length: 5.428488e+05um, number of vias: 117621
[NR-eGR] metal3  (3H) length: 5.213250e+05um, number of vias: 13825
[NR-eGR] metal4  (4V) length: 4.363110e+05um, number of vias: 3819
[NR-eGR] metal5  (5H) length: 3.386557e+05um, number of vias: 1092
[NR-eGR] metal6  (6V) length: 1.786185e+05um, number of vias: 0
[NR-eGR] Total length: 2.017759e+06um, number of vias: 216994
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.834297e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4911
[NR-eGR] metal2  (2V) length: 1.048656e+04um, number of vias: 5846
[NR-eGR] metal3  (3H) length: 2.945803e+04um, number of vias: 2517
[NR-eGR] metal4  (4V) length: 2.372506e+04um, number of vias: 105
[NR-eGR] metal5  (5H) length: 4.568600e+03um, number of vias: 2
[NR-eGR] metal6  (6V) length: 1.047200e+02um, number of vias: 0
[NR-eGR] Total length: 6.834297e+04um, number of vias: 13381
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.834297e+04um, number of vias: 13381
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.66 sec, Real: 1.66 sec, Curr Mem: 1983.58 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.9 real=0:00:01.9)
    Routing using eGR only done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1991.83 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1996.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 12977
[NR-eGR] Read numTotalNets=21472  numIgnoredNets=70
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 21402 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21402 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.903089e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       604( 0.39%)        27( 0.02%)         1( 0.00%)   ( 0.41%) 
[NR-eGR]  metal3  (3)        35( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       140( 0.09%)         2( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal5  (5)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        43( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              825( 0.07%)        29( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 1.19 seconds, mem = 2020.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2020.36 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2020.36 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2020.36 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2020.36 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2020.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2020.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 80637
[NR-eGR] metal2  (2V) length: 5.460174e+05um, number of vias: 117140
[NR-eGR] metal3  (3H) length: 4.912775e+05um, number of vias: 14760
[NR-eGR] metal4  (4V) length: 4.168364e+05um, number of vias: 4953
[NR-eGR] metal5  (5H) length: 3.690883e+05um, number of vias: 1376
[NR-eGR] metal6  (6V) length: 1.938992e+05um, number of vias: 0
[NR-eGR] Total length: 2.017119e+06um, number of vias: 218866
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.81 seconds, mem = 1990.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.0, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.6 real=0:00:04.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=20707 and nets=28911 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1990.355M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=68, icg=0, nicg=0, l=0, total=68
    cell areas       : b=0.000um^2, i=3331.037um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3331.037um^2
    cell capacitance : b=0.000pF, i=3.910pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.910pF
    sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.641pF, leaf=8.769pF, total=10.410pF
    wire lengths     : top=0.000um, trunk=11856.679um, leaf=56563.981um, total=68420.660um
    hp wire lengths  : top=0.000um, trunk=10875.580um, leaf=17309.530um, total=28185.110um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.518ns count=20 avg=0.270ns sd=0.088ns min=0.100ns max=0.391ns {11 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=50 avg=0.342ns sd=0.034ns min=0.210ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: INV12CK: 65 INV8CK: 1 INV6CK: 1 INV4CK: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CM: insertion delay [min=0.887, max=1.125, avg=1.022, sd=0.064], skew [0.238 vs 0.216*], 99.7% {0.910, 1.125} (wid=0.238 ws=0.157) (gid=0.909 gs=0.129)
  Skew group summary after clustering cong repair call:
    skew_group clk/CM: insertion delay [min=0.887, max=1.125, avg=1.022, sd=0.064], skew [0.238 vs 0.216*], 99.7% {0.910, 1.125} (wid=0.238 ws=0.157) (gid=0.909 gs=0.129)
    skew_group clk2/CM: insertion delay [min=0.505, max=0.520, avg=0.514, sd=0.004], skew [0.015 vs 0.216], 100% {0.505, 0.520} (wid=0.130 ws=0.016) (gid=0.393 gs=0.002)
  CongRepair After Initial Clustering done. (took cpu=0:00:05.6 real=0:00:05.5)
  Stage::Clustering done. (took cpu=0:00:12.0 real=0:00:11.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=68, icg=0, nicg=0, l=0, total=68
      cell areas       : b=0.000um^2, i=3331.037um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3331.037um^2
      cell capacitance : b=0.000pF, i=3.910pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.910pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.641pF, leaf=8.769pF, total=10.410pF
      wire lengths     : top=0.000um, trunk=11856.679um, leaf=56563.981um, total=68420.660um
      hp wire lengths  : top=0.000um, trunk=10875.580um, leaf=17309.530um, total=28185.110um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.518ns count=20 avg=0.270ns sd=0.088ns min=0.100ns max=0.391ns {11 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.342ns sd=0.034ns min=0.210ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INV12CK: 65 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
      skew_group clk2/CM: insertion delay [min=0.505, max=0.520], skew [0.015 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=68, icg=0, nicg=0, l=0, total=68
      cell areas       : b=0.000um^2, i=3331.037um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3331.037um^2
      cell capacitance : b=0.000pF, i=3.910pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.910pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.641pF, leaf=8.769pF, total=10.410pF
      wire lengths     : top=0.000um, trunk=11856.679um, leaf=56563.981um, total=68420.660um
      hp wire lengths  : top=0.000um, trunk=10875.580um, leaf=17309.530um, total=28185.110um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.518ns count=20 avg=0.270ns sd=0.088ns min=0.100ns max=0.391ns {11 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.342ns sd=0.034ns min=0.210ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INV12CK: 65 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125, avg=1.022, sd=0.064], skew [0.238 vs 0.216*], 99.7% {0.910, 1.125} (wid=0.238 ws=0.157) (gid=0.909 gs=0.129)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125, avg=1.022, sd=0.064], skew [0.238 vs 0.216*], 99.7% {0.910, 1.125} (wid=0.238 ws=0.157) (gid=0.909 gs=0.129)
      skew_group clk2/CM: insertion delay [min=0.505, max=0.520, avg=0.514, sd=0.004], skew [0.015 vs 0.216], 100% {0.505, 0.520} (wid=0.130 ws=0.016) (gid=0.393 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=3231.043um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3231.043um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.792pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.639pF, leaf=8.769pF, total=10.408pF
      wire lengths     : top=0.000um, trunk=11755.979um, leaf=56563.981um, total=68319.960um
      hp wire lengths  : top=0.000um, trunk=9839.800um, leaf=17309.530um, total=27149.330um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.518ns count=18 avg=0.300ns sd=0.093ns min=0.149ns max=0.515ns {8 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.344ns sd=0.028ns min=0.247ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INV12CK: 63 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
      skew_group clk2/CM: insertion delay [min=0.408, max=0.423], skew [0.015 vs 0.216]
    Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:01.2 real=0:00:01.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=3231.043um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3231.043um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.792pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.639pF, leaf=8.769pF, total=10.408pF
      wire lengths     : top=0.000um, trunk=11755.979um, leaf=56563.981um, total=68319.960um
      hp wire lengths  : top=0.000um, trunk=9839.800um, leaf=17309.530um, total=27149.330um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.518ns count=18 avg=0.300ns sd=0.093ns min=0.149ns max=0.515ns {8 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.344ns sd=0.028ns min=0.247ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INV12CK: 63 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
      skew_group clk2/CM: insertion delay [min=0.408, max=0.423], skew [0.015 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=3231.043um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3231.043um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.792pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.639pF, leaf=8.769pF, total=10.408pF
      wire lengths     : top=0.000um, trunk=11755.979um, leaf=56563.981um, total=68319.960um
      hp wire lengths  : top=0.000um, trunk=9839.800um, leaf=17309.530um, total=27149.330um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.518ns count=18 avg=0.300ns sd=0.093ns min=0.149ns max=0.515ns {8 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.344ns sd=0.028ns min=0.247ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INV12CK: 63 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
      skew_group clk2/CM: insertion delay [min=0.408, max=0.423], skew [0.015 vs 0.216]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=3231.043um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3231.043um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.792pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.639pF, leaf=8.769pF, total=10.408pF
      wire lengths     : top=0.000um, trunk=11755.979um, leaf=56563.981um, total=68319.960um
      hp wire lengths  : top=0.000um, trunk=9839.800um, leaf=17309.530um, total=27149.330um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.518ns count=18 avg=0.300ns sd=0.093ns min=0.149ns max=0.515ns {8 <= 0.311ns, 9 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.344ns sd=0.028ns min=0.247ns max=0.395ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INV12CK: 63 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CM: insertion delay [min=0.887, max=1.125], skew [0.238 vs 0.216*]
      skew_group clk2/CM: insertion delay [min=0.408, max=0.423], skew [0.015 vs 0.216]
    Legalizer API calls during this step: 425 succeeded with high effort: 425 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:18.5 real=0:00:18.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=3231.043um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3231.043um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.792pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.598pF, leaf=8.801pF, total=10.399pF
      wire lengths     : top=0.000um, trunk=11575.979um, leaf=56808.660um, total=68384.639um
      hp wire lengths  : top=0.000um, trunk=8666.680um, leaf=17566.910um, total=26233.590um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.518ns count=18 avg=0.308ns sd=0.109ns min=0.151ns max=0.517ns {9 <= 0.311ns, 7 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 2 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.344ns sd=0.028ns min=0.244ns max=0.410ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INV12CK: 63 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CM: insertion delay [min=0.885, max=1.065, avg=0.997, sd=0.042], skew [0.181 vs 0.216], 100% {0.885, 1.065} (wid=0.220 ws=0.135) (gid=0.885 gs=0.112)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CM: insertion delay [min=0.885, max=1.065, avg=0.997, sd=0.042], skew [0.181 vs 0.216], 100% {0.885, 1.065} (wid=0.220 ws=0.135) (gid=0.885 gs=0.112)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403, avg=0.396, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.403} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 788 succeeded with high effort: 788 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:13.1 real=0:00:13.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:33.2 real=0:00:33.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:45.6 real=0:00:45.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=3231.043um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3231.043um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.792pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.588pF, leaf=8.801pF, total=10.390pF
      wire lengths     : top=0.000um, trunk=11507.199um, leaf=56808.660um, total=68315.859um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.518ns count=18 avg=0.307ns sd=0.108ns min=0.151ns max=0.517ns {9 <= 0.311ns, 7 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 2 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.344ns sd=0.029ns min=0.244ns max=0.407ns {2 <= 0.311ns, 48 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INV12CK: 63 INV8CK: 1 INV6CK: 1 INV4CK: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CM: insertion delay [min=0.885, max=1.065], skew [0.180 vs 0.216]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CM: insertion delay [min=0.885, max=1.065], skew [0.180 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2743.574um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2743.574um^2
      cell capacitance : b=0.000pF, i=3.167pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.167pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.795pF, total=10.384pF
      wire lengths     : top=0.000um, trunk=11507.629um, leaf=56760.307um, total=68267.936um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.518ns count=18 avg=0.296ns sd=0.091ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.396ns sd=0.056ns min=0.244ns max=0.515ns {2 <= 0.311ns, 29 <= 0.414ns, 15 <= 0.466ns, 1 <= 0.492ns, 3 <= 0.518ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: INV12CK: 33 INV8CK: 28 INV6CK: 4 INV4CK: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/CM: insertion delay [min=0.984, max=1.113], skew [0.128 vs 0.216]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/CM: insertion delay [min=0.984, max=1.113], skew [0.128 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2621.707um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2621.707um^2
      cell capacitance : b=0.000pF, i=3.008pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.008pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.588pF, leaf=8.795pF, total=10.383pF
      wire lengths     : top=0.000um, trunk=11506.030um, leaf=56755.967um, total=68261.997um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.518ns count=18 avg=0.293ns sd=0.091ns min=0.160ns max=0.512ns {12 <= 0.311ns, 4 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.417ns sd=0.066ns min=0.244ns max=0.514ns {2 <= 0.311ns, 19 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: INV12CK: 27 INV8CK: 31 INV6CK: 6 INV4CK: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Legalizer API calls during this step: 454 succeeded with high effort: 454 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:04.8 real=0:00:04.8)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113, avg=1.071, sd=0.027], skew [0.117 vs 0.216], 100% {0.995, 1.113} (wid=0.193 ws=0.123) (gid=1.002 gs=0.143)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113, avg=1.071, sd=0.027], skew [0.117 vs 0.216], 100% {0.995, 1.113} (wid=0.193 ws=0.123) (gid=1.002 gs=0.143)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403, avg=0.396, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.403} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:05.7 real=0:00:05.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 69 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
          cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
          cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
          sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
          wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
          hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
          Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
          cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
          cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
          sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
          wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
          hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
          Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.8 real=0:00:00.8)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
          cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
          cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
          sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
          wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
          hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
          Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:02.1 real=0:00:02.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
    cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
    cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
    sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
    wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
    hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
    Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
    skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
          cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
          cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
          sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
          wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
          hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
          Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113], skew [0.117 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403], skew [0.017 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.244ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113, avg=1.071, sd=0.027], skew [0.117 vs 0.216], 100% {0.995, 1.113} (wid=0.193 ws=0.123) (gid=1.002 gs=0.143)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CM: insertion delay [min=0.995, max=1.113, avg=1.071, sd=0.027], skew [0.117 vs 0.216], 100% {0.995, 1.113} (wid=0.193 ws=0.123) (gid=1.002 gs=0.143)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.403, avg=0.396, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.403} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:03.4 real=0:00:03.3)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 69 Succeeded: 0
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.245ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CM: insertion delay [min=0.997, max=1.114], skew [0.117 vs 0.216]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CM: insertion delay [min=0.997, max=1.114], skew [0.117 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.387, max=0.404], skew [0.017 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=8.793pF, total=10.382pF
      wire lengths     : top=0.000um, trunk=11507.890um, leaf=56745.616um, total=68253.506um
      hp wire lengths  : top=0.000um, trunk=8646.520um, leaf=17566.910um, total=26213.430um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.518ns count=18 avg=0.291ns sd=0.092ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.421ns sd=0.067ns min=0.245ns max=0.517ns {2 <= 0.311ns, 17 <= 0.414ns, 15 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CM: insertion delay [min=0.997, max=1.114, avg=1.072, sd=0.027], skew [0.117 vs 0.216], 100% {0.997, 1.114} (wid=0.193 ws=0.123) (gid=1.004 gs=0.144)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CM: insertion delay [min=0.997, max=1.114, avg=1.072, sd=0.027], skew [0.117 vs 0.216], 100% {0.997, 1.114} (wid=0.193 ws=0.123) (gid=1.004 gs=0.144)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.404, avg=0.397, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.404} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 268 succeeded with high effort: 268 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.9 real=0:00:00.9)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 792 succeeded with high effort: 792 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:06.1 real=0:00:06.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 219 succeeded with high effort: 219 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.8)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 792 succeeded with high effort: 792 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:04.1 real=0:00:04.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.500pF, leaf=8.754pF, total=10.254pF
      wire lengths     : top=0.000um, trunk=10981.090um, leaf=56482.680um, total=67463.770um
      hp wire lengths  : top=0.000um, trunk=8247.500um, leaf=17753.980um, total=26001.480um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.518ns count=18 avg=0.288ns sd=0.091ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.245ns max=0.516ns {2 <= 0.311ns, 17 <= 0.414ns, 16 <= 0.466ns, 5 <= 0.492ns, 10 <= 0.518ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/CM: insertion delay [min=0.992, max=1.102, avg=1.062, sd=0.026], skew [0.110 vs 0.216], 100% {0.992, 1.102} (wid=0.192 ws=0.117) (gid=0.988 gs=0.133)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/CM: insertion delay [min=0.992, max=1.102, avg=1.062, sd=0.026], skew [0.110 vs 0.216], 100% {0.992, 1.102} (wid=0.192 ws=0.117) (gid=0.988 gs=0.133)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.404, avg=0.397, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.404} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 2071 succeeded with high effort: 2071 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:12.4 real=0:00:12.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=13.803pF fall=13.803pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.500pF, leaf=8.754pF, total=10.254pF
      wire lengths     : top=0.000um, trunk=10981.090um, leaf=56482.680um, total=67463.770um
      hp wire lengths  : top=0.000um, trunk=8247.500um, leaf=17753.980um, total=26001.480um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.518ns count=18 avg=0.288ns sd=0.091ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.245ns max=0.516ns {2 <= 0.311ns, 17 <= 0.414ns, 16 <= 0.466ns, 5 <= 0.492ns, 10 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CM: insertion delay [min=0.992, max=1.102, avg=1.062, sd=0.026], skew [0.110 vs 0.216], 100% {0.992, 1.102} (wid=0.192 ws=0.117) (gid=0.988 gs=0.133)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CM: insertion delay [min=0.992, max=1.102, avg=1.062, sd=0.026], skew [0.110 vs 0.216], 100% {0.992, 1.102} (wid=0.192 ws=0.117) (gid=0.988 gs=0.133)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.404, avg=0.397, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.404} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 144 succeeded with high effort: 144 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.1 real=0:00:03.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.500pF, leaf=8.754pF, total=10.254pF
      wire lengths     : top=0.000um, trunk=10981.090um, leaf=56482.680um, total=67463.770um
      hp wire lengths  : top=0.000um, trunk=8247.500um, leaf=17753.980um, total=26001.480um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.518ns count=18 avg=0.288ns sd=0.091ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.245ns max=0.516ns {2 <= 0.311ns, 17 <= 0.414ns, 16 <= 0.466ns, 5 <= 0.492ns, 10 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CM: insertion delay [min=0.992, max=1.102, avg=1.062, sd=0.026], skew [0.110 vs 0.216], 100% {0.992, 1.102} (wid=0.192 ws=0.117) (gid=0.988 gs=0.133)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CM: insertion delay [min=0.992, max=1.102, avg=1.062, sd=0.026], skew [0.110 vs 0.216], 100% {0.992, 1.102} (wid=0.192 ws=0.117) (gid=0.988 gs=0.133)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.404, avg=0.397, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.404} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=68, filtered=68, permitted=66, cannotCompute=4, computed=62, moveTooSmall=55, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=183, accepted=9
        Max accepted move=99.400um, total accepted move=423.680um, average move=47.075um
        Move for wirelength. considered=68, filtered=68, permitted=66, cannotCompute=4, computed=62, moveTooSmall=61, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=24, ignoredLeafDriver=0, worse=206, accepted=3
        Max accepted move=102.320um, total accepted move=189.700um, average move=63.233um
        Move for wirelength. considered=68, filtered=68, permitted=66, cannotCompute=4, computed=62, moveTooSmall=62, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=27, ignoredLeafDriver=0, worse=208, accepted=1
        Max accepted move=25.120um, total accepted move=25.120um, average move=25.120um
        Legalizer API calls during this step: 734 succeeded with high effort: 734 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.5 real=0:00:03.5)
      Global shorten wires A1...
        Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=68, filtered=68, permitted=66, cannotCompute=64, computed=2, moveTooSmall=86, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=68, filtered=68, permitted=66, cannotCompute=0, computed=66, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=65, accepted=2
        Max accepted move=1.860um, total accepted move=2.480um, average move=1.240um
        Move for wirelength. considered=68, filtered=68, permitted=66, cannotCompute=64, computed=2, moveTooSmall=0, resolved=0, predictFail=83, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
        cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
        cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
        sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.490pF, leaf=8.743pF, total=10.233pF
        wire lengths     : top=0.000um, trunk=10964.750um, leaf=56409.200um, total=67373.950um
        hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.518ns count=18 avg=0.287ns sd=0.093ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
        Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.245ns max=0.516ns {2 <= 0.311ns, 18 <= 0.414ns, 14 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CM: insertion delay [min=0.982, max=1.103, avg=1.058, sd=0.028], skew [0.121 vs 0.216], 100% {0.982, 1.103} (wid=0.191 ws=0.115) (gid=0.982 gs=0.126)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CM: insertion delay [min=0.982, max=1.103, avg=1.058, sd=0.028], skew [0.121 vs 0.216], 100% {0.982, 1.103} (wid=0.191 ws=0.115) (gid=0.982 gs=0.126)
        skew_group clk2/CM: insertion delay [min=0.387, max=0.404, avg=0.397, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.404} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
      Legalizer API calls during this step: 1219 succeeded with high effort: 1219 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:04.8 real=0:00:04.8)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 69 , Succeeded = 4 , Constraints Broken = 62 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
      cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.492pF, leaf=8.743pF, total=10.236pF
      wire lengths     : top=0.000um, trunk=10957.930um, leaf=56408.220um, total=67366.150um
      hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.518ns count=18 avg=0.288ns sd=0.093ns min=0.160ns max=0.512ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.245ns max=0.516ns {2 <= 0.311ns, 18 <= 0.414ns, 14 <= 0.466ns, 7 <= 0.492ns, 9 <= 0.518ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CM: insertion delay [min=0.981, max=1.103, avg=1.057, sd=0.029], skew [0.122 vs 0.216], 100% {0.981, 1.103} (wid=0.191 ws=0.118) (gid=0.983 gs=0.126)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CM: insertion delay [min=0.981, max=1.103, avg=1.057, sd=0.029], skew [0.122 vs 0.216], 100% {0.981, 1.103} (wid=0.191 ws=0.118) (gid=0.983 gs=0.126)
      skew_group clk2/CM: insertion delay [min=0.387, max=0.404, avg=0.397, sd=0.005], skew [0.017 vs 0.216], 100% {0.387, 0.404} (wid=0.102 ws=0.015) (gid=0.302 gs=0.001)
    Legalizer API calls during this step: 1219 succeeded with high effort: 1219 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:05.7 real=0:00:05.7)
  Total capacitance is (rise=24.039pF fall=24.039pF), of which (rise=10.236pF fall=10.236pF) is wire, and (rise=13.803pF fall=13.803pF) is gate.
  Stage::Polishing done. (took cpu=0:00:22.0 real=0:00:22.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:25:59 mem=2028.5M) ***
Total net bbox length = 1.750e+06 (7.280e+05 1.022e+06) (ext = 2.120e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2028.5MB
Summary Report:
Instances move: 0 (out of 20699 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.750e+06 (7.280e+05 1.022e+06) (ext = 2.120e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2028.5MB
*** Finished refinePlace (0:26:00 mem=2028.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4841).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:31.5 real=0:00:31.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        68 (unrouted=68, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 68 nets for routing of which 68 have one or more fixed wires.
(ccopt eGR): Start to route 68 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2028.51 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2028.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21470  numIgnoredNets=21402
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 68 clock nets ( 68 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 68 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 68 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 8.017632e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.569136e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 12 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.749504e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2028.51 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2028.51 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2028.51 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2028.51 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2028.51 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2028.51 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 80633
[NR-eGR] metal2  (2V) length: 5.457103e+05um, number of vias: 117138
[NR-eGR] metal3  (3H) length: 4.909834e+05um, number of vias: 14822
[NR-eGR] metal4  (4V) length: 4.168846e+05um, number of vias: 4955
[NR-eGR] metal5  (5H) length: 3.690727e+05um, number of vias: 1379
[NR-eGR] metal6  (6V) length: 1.938117e+05um, number of vias: 0
[NR-eGR] Total length: 2.016463e+06um, number of vias: 218927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.768666e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4907
[NR-eGR] metal2  (2V) length: 1.017940e+04um, number of vias: 5844
[NR-eGR] metal3  (3H) length: 2.916385e+04um, number of vias: 2579
[NR-eGR] metal4  (4V) length: 2.377328e+04um, number of vias: 107
[NR-eGR] metal5  (5H) length: 4.552990e+03um, number of vias: 5
[NR-eGR] metal6  (6V) length: 1.714000e+01um, number of vias: 0
[NR-eGR] Total length: 6.768666e+04um, number of vias: 13442
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.768666e+04um, number of vias: 13442
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 1986.51 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:02.0 real=0:00:02.0)
Set FIXED routing status on 68 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:02.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=20705 and nets=28909 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1986.512M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DC_max:setup.late...
        Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
          cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
          cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
          sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.508pF, leaf=8.877pF, total=10.385pF
          wire lengths     : top=0.000um, trunk=11013.790um, leaf=56672.870um, total=67686.660um
          hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.518ns count=18 avg=0.289ns sd=0.093ns min=0.160ns max=0.517ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
          Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.250ns max=0.519ns {2 <= 0.311ns, 19 <= 0.414ns, 13 <= 0.466ns, 7 <= 0.492ns, 8 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
        Skew group summary eGRPC initial state:
          skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
          skew_group clk2/CM: insertion delay [min=0.394, max=0.409, avg=0.403, sd=0.005], skew [0.015 vs 0.216], 100% {0.394, 0.409} (wid=0.105 ws=0.011) (gid=0.304 gs=0.003)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
            cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
            cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
            sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
            wire capacitance : top=0.000pF, trunk=1.508pF, leaf=8.877pF, total=10.385pF
            wire lengths     : top=0.000um, trunk=11013.790um, leaf=56672.870um, total=67686.660um
            hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.518ns count=18 avg=0.289ns sd=0.093ns min=0.160ns max=0.517ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
            Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.250ns max=0.519ns {2 <= 0.311ns, 19 <= 0.414ns, 13 <= 0.466ns, 7 <= 0.492ns, 8 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
            skew_group clk2/CM: insertion delay [min=0.394, max=0.409, avg=0.403, sd=0.005], skew [0.015 vs 0.216], 100% {0.394, 0.409} (wid=0.105 ws=0.011) (gid=0.304 gs=0.003)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 19, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 29, numSkippedDueToCloseToSkewTarget = 20
          CCOpt-eGRPC Downsizing: considered: 19, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 19, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
            cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
            cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
            sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
            wire capacitance : top=0.000pF, trunk=1.508pF, leaf=8.877pF, total=10.385pF
            wire lengths     : top=0.000um, trunk=11013.790um, leaf=56672.870um, total=67686.660um
            hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.518ns count=18 avg=0.289ns sd=0.093ns min=0.160ns max=0.517ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
            Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.250ns max=0.519ns {2 <= 0.311ns, 19 <= 0.414ns, 13 <= 0.466ns, 7 <= 0.492ns, 8 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
            skew_group clk2/CM: insertion delay [min=0.394, max=0.409, avg=0.403, sd=0.005], skew [0.015 vs 0.216], 100% {0.394, 0.409} (wid=0.105 ws=0.011) (gid=0.304 gs=0.003)
          Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:01.2 real=0:00:01.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 68, tested: 68, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
            cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
            cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
            sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
            wire capacitance : top=0.000pF, trunk=1.508pF, leaf=8.877pF, total=10.385pF
            wire lengths     : top=0.000um, trunk=11013.790um, leaf=56672.870um, total=67686.660um
            hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.518ns count=18 avg=0.289ns sd=0.093ns min=0.160ns max=0.517ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
            Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.250ns max=0.519ns {2 <= 0.311ns, 19 <= 0.414ns, 13 <= 0.466ns, 7 <= 0.492ns, 8 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
            skew_group clk2/CM: insertion delay [min=0.394, max=0.409, avg=0.403, sd=0.005], skew [0.015 vs 0.216], 100% {0.394, 0.409} (wid=0.105 ws=0.011) (gid=0.304 gs=0.003)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
          cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
          cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
          sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.508pF, leaf=8.877pF, total=10.385pF
          wire lengths     : top=0.000um, trunk=11013.790um, leaf=56672.870um, total=67686.660um
          hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.518ns count=18 avg=0.289ns sd=0.093ns min=0.160ns max=0.517ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
          Leaf  : target=0.518ns count=50 avg=0.419ns sd=0.067ns min=0.250ns max=0.519ns {2 <= 0.311ns, 19 <= 0.414ns, 13 <= 0.466ns, 7 <= 0.492ns, 8 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
        Skew group summary before routing clock trees:
          skew_group clk/CM: insertion delay [min=0.992, max=1.104, avg=1.060, sd=0.027], skew [0.111 vs 0.216], 100% {0.992, 1.104} (wid=0.195 ws=0.122) (gid=0.996 gs=0.139)
          skew_group clk2/CM: insertion delay [min=0.394, max=0.409, avg=0.403, sd=0.005], skew [0.015 vs 0.216], 100% {0.394, 0.409} (wid=0.105 ws=0.011) (gid=0.304 gs=0.003)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:26:05 mem=2034.2M) ***
Total net bbox length = 1.750e+06 (7.280e+05 1.022e+06) (ext = 2.120e+05)
Move report: Detail placement moves 126 insts, mean move: 2.65 um, max move: 6.90 um
	Max move on inst (CPU_wrapper/L1CD/U784): (514.60, 1537.20) --> (512.74, 1532.16)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2034.2MB
Summary Report:
Instances move: 126 (out of 20699 movable)
Instances flipped: 0
Mean displacement: 2.65 um
Max displacement: 6.90 um (Instance: CPU_wrapper/L1CD/U784) (514.6, 1537.2) -> (512.74, 1532.16)
	Length: 7 sites, height: 1 rows, site name: core_5040, cell type: AOI12HS
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.750e+06 (7.281e+05 1.022e+06) (ext = 2.120e+05)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2034.2MB
*** Finished refinePlace (0:26:07 mem=2034.2M) ***
  ClockRefiner summary
  All clock instances: Moved 22, flipped 2 and cell swapped 0 (out of a total of 4841).
  The largest move was 5.04 um for sensor_wrapper/sensor_ctrl/mem_reg[33][5].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:07.7 real=0:00:07.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 68 nets for routing of which 68 have one or more fixed wires.
(ccopt eGR): Start to route 68 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2024.67 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2024.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21470  numIgnoredNets=21402
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 68 clock nets ( 68 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 68 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 68 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 8.019144e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.570648e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 12 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.795872e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2024.67 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 2024.67 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2024.67 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2024.67 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2024.67 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2024.67 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2024.67 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2024.67 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 80633
[NR-eGR] metal2  (2V) length: 5.456968e+05um, number of vias: 117131
[NR-eGR] metal3  (3H) length: 4.910051e+05um, number of vias: 14819
[NR-eGR] metal4  (4V) length: 4.168914e+05um, number of vias: 4952
[NR-eGR] metal5  (5H) length: 3.690578e+05um, number of vias: 1379
[NR-eGR] metal6  (6V) length: 1.938117e+05um, number of vias: 0
[NR-eGR] Total length: 2.016463e+06um, number of vias: 218914
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.768676e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4907
[NR-eGR] metal2  (2V) length: 1.016596e+04um, number of vias: 5837
[NR-eGR] metal3  (3H) length: 2.918555e+04um, number of vias: 2576
[NR-eGR] metal4  (4V) length: 2.378000e+04um, number of vias: 104
[NR-eGR] metal5  (5H) length: 4.538110e+03um, number of vias: 5
[NR-eGR] metal6  (6V) length: 1.714000e+01um, number of vias: 0
[NR-eGR] Total length: 6.768676e+04um, number of vias: 13429
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.768676e+04um, number of vias: 13429
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.81 sec, Real: 1.81 sec, Curr Mem: 1985.67 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/.rgfWrpUAT
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 68 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 68 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/23 02:27:02, mem=1577.3M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 02:27:02 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=28909)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec 23 02:27:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 28907 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.03 (MB), peak = 1856.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1622.50 (MB), peak = 1856.11 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Fri Dec 23 02:27:08 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 28.29 (MB)
#Total memory = 1622.95 (MB)
#Peak memory = 1856.11 (MB)
#
#
#Start global routing on Fri Dec 23 02:27:08 2022
#
#
#Start global routing initialization on Fri Dec 23 02:27:08 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Dec 23 02:27:08 2022
#
#Start routing resource analysis on Fri Dec 23 02:27:08 2022
#
#Routing resource analysis is done on Fri Dec 23 02:27:08 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2188        3455      141752    67.59%
#  metal2         V        1960        3138      141752    61.22%
#  metal3         H        2154        3489      141752    61.72%
#  metal4         V        1860        3238      141752    63.07%
#  metal5         H        5544          99      141752     0.99%
#  metal6         V        1274           0      141752     0.25%
#  --------------------------------------------------------------
#  Total                  14981      41.64%      850512    42.47%
#
#  68 nets (0.24%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 02:27:09 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1638.05 (MB), peak = 1856.11 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Dec 23 02:27:09 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1638.93 (MB), peak = 1856.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1641.80 (MB), peak = 1856.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1642.68 (MB), peak = 1856.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 7439 (skipped).
#Total number of selected nets for routing = 68.
#Total number of unselected nets (but routable) for routing = 21402 (skipped).
#Total number of nets in the design = 28909.
#
#21402 skipped nets do not have any wires.
#68 routable nets have only global wires.
#68 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 68               0  
#------------------------------------------------
#        Total                 68               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 68           21402  
#------------------------------------------------
#        Total                 68           21402  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 66045 um.
#Total half perimeter of net bounding box = 28611 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 9583 um.
#Total wire length on LAYER metal3 = 28261 um.
#Total wire length on LAYER metal4 = 23656 um.
#Total wire length on LAYER metal5 = 4537 um.
#Total wire length on LAYER metal6 = 8 um.
#Total number of vias = 11009
#Up-Via Summary (total 11009):
#           
#-----------------------
# metal1           4901
# metal2           3937
# metal3           2076
# metal4             93
# metal5              2
#-----------------------
#                 11009 
#
#Total number of involved priority nets 68
#Maximum src to sink distance for priority net 1238.7
#Average of max src_to_sink distance for priority net 369.7
#Average of ave src_to_sink distance for priority net 229.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 13.63 (MB)
#Total memory = 1636.59 (MB)
#Peak memory = 1856.11 (MB)
#
#Finished global routing on Fri Dec 23 02:27:14 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1625.65 (MB), peak = 1856.11 (MB)
#Start Track Assignment.
#Done with 2768 horizontal wires in 12 hboxes and 2800 vertical wires in 12 hboxes.
#Done with 2752 horizontal wires in 12 hboxes and 2781 vertical wires in 12 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 71692 um.
#Total half perimeter of net bounding box = 28611 um.
#Total wire length on LAYER metal1 = 5608 um.
#Total wire length on LAYER metal2 = 9352 um.
#Total wire length on LAYER metal3 = 27815 um.
#Total wire length on LAYER metal4 = 24318 um.
#Total wire length on LAYER metal5 = 4593 um.
#Total wire length on LAYER metal6 = 7 um.
#Total number of vias = 11009
#Up-Via Summary (total 11009):
#           
#-----------------------
# metal1           4901
# metal2           3937
# metal3           2076
# metal4             93
# metal5              2
#-----------------------
#                 11009 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1627.75 (MB), peak = 1856.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 33.16 (MB)
#Total memory = 1627.75 (MB)
#Peak memory = 1856.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1634.64 (MB), peak = 1856.11 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1634.64 (MB), peak = 1856.11 (MB)
#    completing 30% with 2 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1635.29 (MB), peak = 1856.11 (MB)
#    completing 40% with 2 violations
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1635.99 (MB), peak = 1856.11 (MB)
#    completing 50% with 2 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1635.99 (MB), peak = 1856.11 (MB)
#    completing 60% with 2 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1636.20 (MB), peak = 1856.11 (MB)
#    completing 70% with 2 violations
#    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1636.20 (MB), peak = 1856.11 (MB)
#    completing 80% with 2 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1636.89 (MB), peak = 1856.11 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1636.89 (MB), peak = 1856.11 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1636.89 (MB), peak = 1856.11 (MB)
# ECO: 3.9% of the total area was rechecked for DRC, and 10.8% required routing.
#   number of violations = 0
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1636.91 (MB), peak = 1856.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 72316 um.
#Total half perimeter of net bounding box = 28611 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 2659 um.
#Total wire length on LAYER metal3 = 36293 um.
#Total wire length on LAYER metal4 = 28841 um.
#Total wire length on LAYER metal5 = 4523 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 13196
#Up-Via Summary (total 13196):
#           
#-----------------------
# metal1           4902
# metal2           4732
# metal3           3475
# metal4             87
#-----------------------
#                 13196 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 7.82 (MB)
#Total memory = 1635.57 (MB)
#Peak memory = 1856.11 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 7.84 (MB)
#Total memory = 1635.59 (MB)
#Peak memory = 1856.11 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = 44.86 (MB)
#Total memory = 1622.18 (MB)
#Peak memory = 1856.11 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 02:27:44 2022
#
% End globalDetailRoute (date=12/23 02:27:44, total cpu=0:00:42.2, real=0:00:42.0, peak res=1657.9M, current mem=1622.1M)
        NanoRoute done. (took cpu=0:00:42.2 real=0:00:42.2)
      Clock detailed routing done.
Checking guided vs. routed lengths for 68 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000          10
       200.000      400.000          39
       400.000      600.000           9
       600.000      800.000           6
       800.000     1000.000           1
      1000.000     1200.000           2
      1200.000     1400.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000           50
       0.000      1.000            4
       1.000      2.000            4
       2.000      3.000            2
       3.000      4.000            3
       4.000      5.000            3
       5.000      6.000            0
       6.000      7.000            1
       7.000      8.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_1 (101 terminals)
    Guided length:  max path =   216.140um, total =   986.526um
    Routed length:  max path =   202.880um, total =  1206.510um
    Deviation:      max path =    -6.135%,  total =    22.299%

    Net CTS_8 (100 terminals)
    Guided length:  max path =   246.660um, total =  1051.657um
    Routed length:  max path =   233.500um, total =  1285.920um
    Deviation:      max path =    -5.335%,  total =    22.276%

    Net CTS_3 (101 terminals)
    Guided length:  max path =   175.160um, total =   958.040um
    Routed length:  max path =   177.020um, total =  1146.710um
    Deviation:      max path =     1.062%,  total =    19.693%

    Net sensor_wrapper/sensor_ctrl/CTS_8 (101 terminals)
    Guided length:  max path =   188.280um, total =   985.480um
    Routed length:  max path =   192.180um, total =  1174.520um
    Deviation:      max path =     2.071%,  total =    19.183%

    Net CTS_13 (101 terminals)
    Guided length:  max path =   184.060um, total =  1032.038um
    Routed length:  max path =   184.460um, total =  1229.180um
    Deviation:      max path =     0.217%,  total =    19.102%

    Net CPU_wrapper/CPU/ID/RF/CTS_2 (101 terminals)
    Guided length:  max path =   234.100um, total =   996.519um
    Routed length:  max path =   227.920um, total =  1174.460um
    Deviation:      max path =    -2.640%,  total =    17.856%

    Net sensor_wrapper/sensor_ctrl/CTS_3 (101 terminals)
    Guided length:  max path =   206.160um, total =  1001.330um
    Routed length:  max path =   198.920um, total =  1178.710um
    Deviation:      max path =    -3.512%,  total =    17.714%

    Net CPU_wrapper/CTS_4 (101 terminals)
    Guided length:  max path =   231.120um, total =  1124.348um
    Routed length:  max path =   204.240um, total =  1319.830um
    Deviation:      max path =   -11.630%,  total =    17.386%

    Net WDT_wrapper/WDT/CTS_3 (68 terminals)
    Guided length:  max path =   246.898um, total =   743.612um
    Routed length:  max path =   231.440um, total =   868.720um
    Deviation:      max path =    -6.261%,  total =    16.824%

    Net sensor_wrapper/sensor_ctrl/CTS_4 (101 terminals)
    Guided length:  max path =   161.320um, total =   996.330um
    Routed length:  max path =   158.340um, total =  1158.810um
    Deviation:      max path =    -1.847%,  total =    16.308%

Set FIXED routing status on 68 net(s)
Set FIXED placed status on 66 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2000.80 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2013.68 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2021.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 13254
[NR-eGR] Read numTotalNets=21470  numIgnoredNets=68
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 21402 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21402 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.903376e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       597( 0.39%)        24( 0.02%)         1( 0.00%)   ( 0.40%) 
[NR-eGR]  metal3  (3)        33( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       128( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        19( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              778( 0.06%)        25( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2044.70 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2044.70 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2044.70 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2044.70 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2044.70 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2044.70 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 6.200000e-01um, number of vias: 80628
[NR-eGR] metal2  (2V) length: 5.505092e+05um, number of vias: 116326
[NR-eGR] metal3  (3H) length: 4.932689e+05um, number of vias: 15234
[NR-eGR] metal4  (4V) length: 4.076153e+05um, number of vias: 5161
[NR-eGR] metal5  (5H) length: 3.739660e+05um, number of vias: 1380
[NR-eGR] metal6  (6V) length: 1.956742e+05um, number of vias: 0
[NR-eGR] Total length: 2.021034e+06um, number of vias: 218729
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.00 sec, Real: 2.00 sec, Curr Mem: 2019.70 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.2 real=0:00:02.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:46.8 real=0:00:46.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=20705 and nets=28909 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2007.699M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
    cell areas       : b=0.000um^2, i=2599.834um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2599.834um^2
    cell capacitance : b=0.000pF, i=2.978pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.978pF
    sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
    wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
    hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=3, worst=[0.013ns, 0.003ns, 0.002ns]} avg=0.006ns sd=0.006ns sum=0.017ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.518ns count=18 avg=0.287ns sd=0.093ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
    Leaf  : target=0.518ns count=50 avg=0.424ns sd=0.068ns min=0.250ns max=0.531ns {2 <= 0.311ns, 15 <= 0.414ns, 17 <= 0.466ns, 9 <= 0.492ns, 4 <= 0.518ns} {3 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INV12CK: 26 INV8CK: 31 INV6CK: 7 INV4CK: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.060, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.134)
  Skew group summary after routing clock trees:
    skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.060, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.134)
    skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
  CCOpt::Phase::Routing done. (took cpu=0:00:47.8 real=0:00:47.7)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 68, tested: 68, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 3
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               3 [100.0%]           3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              3 [100.0%]           3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 18.749um^2 (0.721%)
      Max. move: 1.860um(sensor_wrapper/sensor_ctrl/CTS_ccl_a_inv_00082 {Ccopt::ClockTree::ClockDriver at 0x7fd7bfb08938, uid:Aeec6, a ccl_a INV6CK at (2410.560,1587.600) in powerdomain auto-default in usermodule module sensor_wrapper/sensor_ctrl in clock tree clk} and 1 others), Min. move: 0.000um, Avg. move: 0.620um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
        cell areas       : b=0.000um^2, i=2618.582um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2618.582um^2
        cell capacitance : b=0.000pF, i=3.008pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.008pF
        sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
        wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
        hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.518ns count=18 avg=0.288ns sd=0.092ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
        Leaf  : target=0.518ns count=50 avg=0.417ns sd=0.064ns min=0.250ns max=0.518ns {2 <= 0.311ns, 17 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: INV12CK: 26 INV8CK: 34 INV6CK: 4 INV4CK: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.059, sd=0.027], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.122)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.059, sd=0.027], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.122)
        skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
      Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 68, tested: 68, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 6.250um^2 (0.239%)
      Max. move: 1.240um(sensor_wrapper/sensor_ctrl/CTS_ccl_a_inv_00092 {Ccopt::ClockTree::ClockDriver at 0x7fd7bfb08ed8, uid:Aeecb, a ccl_a INV6CK at (2327.480,1582.560) in powerdomain auto-default in usermodule module sensor_wrapper/sensor_ctrl in clock tree clk}), Min. move: 2147483.647um, Avg. move: 1.240um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
        cell areas       : b=0.000um^2, i=2624.832um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2624.832um^2
        cell capacitance : b=0.000pF, i=3.018pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.018pF
        sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
        wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
        hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.518ns count=18 avg=0.289ns sd=0.092ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
        Leaf  : target=0.518ns count=50 avg=0.415ns sd=0.062ns min=0.250ns max=0.507ns {2 <= 0.311ns, 18 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: INV12CK: 26 INV8CK: 35 INV6CK: 3 INV4CK: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
        skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
      Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 68, nets tested: 68, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
      cell areas       : b=0.000um^2, i=2624.832um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2624.832um^2
      cell capacitance : b=0.000pF, i=3.018pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.018pF
      sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
      wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
      hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.518ns count=18 avg=0.289ns sd=0.092ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=50 avg=0.415ns sd=0.062ns min=0.250ns max=0.507ns {2 <= 0.311ns, 18 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INV12CK: 26 INV8CK: 35 INV6CK: 3 INV4CK: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
      skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
        cell areas       : b=0.000um^2, i=2624.832um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2624.832um^2
        cell capacitance : b=0.000pF, i=3.018pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.018pF
        sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
        wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
        hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.518ns count=18 avg=0.289ns sd=0.092ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
        Leaf  : target=0.518ns count=50 avg=0.415ns sd=0.062ns min=0.250ns max=0.507ns {2 <= 0.311ns, 18 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: INV12CK: 26 INV8CK: 35 INV6CK: 3 INV4CK: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
        skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:26:57 mem=2048.9M) ***
Total net bbox length = 1.750e+06 (7.281e+05 1.022e+06) (ext = 2.120e+05)
Move report: Detail placement moves 5 insts, mean move: 1.12 um, max move: 1.24 um
	Max move on inst (sensor_wrapper/sensor_ctrl/U2285): (2427.30, 1587.60) --> (2428.54, 1587.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2048.9MB
Summary Report:
Instances move: 5 (out of 20699 movable)
Instances flipped: 0
Mean displacement: 1.12 um
Max displacement: 1.24 um (Instance: sensor_wrapper/sensor_ctrl/U2285) (2427.3, 1587.6) -> (2428.54, 1587.6)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
Total net bbox length = 1.750e+06 (7.281e+05 1.022e+06) (ext = 2.120e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2048.9MB
*** Finished refinePlace (0:26:59 mem=2048.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4841).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.5 real=0:00:01.5)
    Set dirty flag on 9 instances, 8 nets
  PostConditioning done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28841 (unrouted=7439, trialRouted=21402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7439, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
    cell areas       : b=0.000um^2, i=2624.832um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2624.832um^2
    cell capacitance : b=0.000pF, i=3.018pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.018pF
    sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
    wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
    hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.518ns count=18 avg=0.289ns sd=0.092ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
    Leaf  : target=0.518ns count=50 avg=0.415ns sd=0.062ns min=0.250ns max=0.507ns {2 <= 0.311ns, 18 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: INV12CK: 26 INV8CK: 35 INV6CK: 3 INV4CK: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
  Skew group summary after post-conditioning:
    skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
    skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:04.3 real=0:00:04.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         0         0.000       0.000
  Inverters                      66      2624.832       3.018
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            66      2624.832       3.018
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     11044.120
  Leaf      61271.880
  Total     72316.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       8282.220
  Leaf       17772.050
  Total      26054.270
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     3.018     1.501     4.519
  Leaf     10.825     9.273    20.097
  Total    13.842    10.774    24.616
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  4775     10.825     0.002       0.002      0.002    0.060
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.518      18       0.289       0.092      0.159    0.515    {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}          -
  Leaf        0.518      50       0.415       0.062      0.250    0.507    {2 <= 0.311ns, 18 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name       Type        Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  INV12CK    inverter     26       1299.917
  INV8CK     inverter     35       1203.048
  INV6CK     inverter      3         84.370
  INV4CK     inverter      2         37.498
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CM        0.997     1.102     0.104       0.216         0.116           0.043           1.058        0.026     100% {0.997, 1.102}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CM        0.997     1.102     0.104       0.216         0.116           0.043           1.058        0.026     100% {0.997, 1.102}
  DC_max:setup.late    clk2/CM       0.393     0.409     0.016       0.216         0.015           0.009           0.403        0.006     100% {0.393, 0.409}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CM
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:01.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=66, icg=0, nicg=0, l=0, total=66
  cell areas       : b=0.000um^2, i=2624.832um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2624.832um^2
  cell capacitance : b=0.000pF, i=3.018pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.018pF
  sink capacitance : count=4775, total=10.825pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
  wire capacitance : top=0.000pF, trunk=1.501pF, leaf=9.273pF, total=10.774pF
  wire lengths     : top=0.000um, trunk=11044.120um, leaf=61271.880um, total=72316.000um
  hp wire lengths  : top=0.000um, trunk=8282.220um, leaf=17772.050um, total=26054.270um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.518ns count=18 avg=0.289ns sd=0.092ns min=0.159ns max=0.515ns {13 <= 0.311ns, 3 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
  Leaf  : target=0.518ns count=50 avg=0.415ns sd=0.062ns min=0.250ns max=0.507ns {2 <= 0.311ns, 18 <= 0.414ns, 18 <= 0.466ns, 9 <= 0.492ns, 3 <= 0.518ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INV12CK: 26 INV8CK: 35 INV6CK: 3 INV4CK: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
Skew group summary after update timingGraph:
  skew_group clk/CM: insertion delay [min=0.997, max=1.102, avg=1.058, sd=0.026], skew [0.104 vs 0.216], 100% {0.997, 1.102} (wid=0.188 ws=0.116) (gid=0.996 gs=0.118)
  skew_group clk2/CM: insertion delay [min=0.393, max=0.409, avg=0.403, sd=0.006], skew [0.016 vs 0.216], 100% {0.393, 0.409} (wid=0.104 ws=0.015) (gid=0.305 gs=0.001)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:02.2)
Runtime done. (took cpu=0:02:29 real=0:02:28)
Runtime Summary
===============
Clock Runtime:  (57%) Core CTS          85.60 (Init 6.46, Construction 38.41, Implementation 31.19, eGRPC 5.23, PostConditioning 2.66, Other 1.65)
Clock Runtime:  (36%) CTS services      53.81 (RefinePlace 6.05, EarlyGlobalClock 4.41, NanoRoute 42.20, ExtractRC 1.15, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          8.66 (Init 2.66, CongRepair/EGR-DP 4.25, TimingUpdate 1.74, Other 0.00)
Clock Runtime: (100%) Total            148.07

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 10 warning(s), 0 error(s)

#% End ccopt_design (date=12/23 02:27:54, total cpu=0:02:29, real=0:02:28, peak res=1657.9M, current mem=1577.0M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix top_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1972.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1977.47)
Total number of fetched objects 21580
End delay calculation. (MEM=2009.72 CPU=0:00:07.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2009.72 CPU=0:00:09.6 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:27:20 mem=2009.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.379  | -0.045  | -1.379  |
|           TNS (ns):| -18.370 | -0.138  | -18.232 |
|    Violating Paths:|   35    |    5    |   30    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -29     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.387%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.31 sec
Total Real time: 16.0 sec
Total Memory Usage: 1986.980469 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1605.6M, totSessionCpu=0:27:27 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1611.3M, totSessionCpu=0:27:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2012.3M)
*** Enable all active views. ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1995.77)
Total number of fetched objects 21580
Total number of fetched objects 21580
End delay calculation. (MEM=2028.02 CPU=0:00:16.0 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=2028.02 CPU=0:00:18.9 REAL=0:00:19.0)
*** Done Building Timing Graph (cpu=0:00:23.2 real=0:00:23.0 totSessionCpu=0:28:00 mem=2028.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.379  | -0.045  | -1.379  |
|           TNS (ns):| -18.370 | -0.138  | -18.232 |
|    Violating Paths:|   35    |    5    |   30    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -29     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.387%
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1614.2M, totSessionCpu=0:28:02 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1987.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1987.3M) ***
*** Starting optimizing excluded clock nets MEM= 1987.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1987.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:04.3/1:16:03.3 (0.4), mem = 1987.3M
*** DrvOpt [finish] : cpu/real = 0:00:15.5/0:00:15.5 (1.0), totSession cpu/real = 0:28:19.8/1:16:18.8 (0.4), mem = 2111.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:20.4/1:16:19.4 (0.4), mem = 2111.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14|   251|    -0.11|     5|    10|    -0.01|     2|     4|     0|     0|    -1.38|   -18.37|       0|       0|       0|  16.39|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.38|   -16.96|       8|       0|      12|  16.39| 0:00:03.0|  2188.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.38|   -16.96|       0|       0|       0|  16.39| 0:00:00.0|  2188.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:04.5 real=0:00:04.0 mem=2188.0M) ***

*** Starting refinePlace (0:28:34 mem=2188.0M) ***
Total net bbox length = 1.750e+06 (7.283e+05 1.022e+06) (ext = 2.112e+05)
Move report: Detail placement moves 9 insts, mean move: 3.52 um, max move: 10.54 um
	Max move on inst (CPU_wrapper/CPU/ID/RF/FE_OFC653_rst): (325.50, 2434.32) --> (314.96, 2434.32)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2188.0MB
Summary Report:
Instances move: 9 (out of 20641 movable)
Instances flipped: 0
Mean displacement: 3.52 um
Max displacement: 10.54 um (Instance: CPU_wrapper/CPU/ID/RF/FE_OFC653_rst) (325.5, 2434.32) -> (314.96, 2434.32)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1S
Total net bbox length = 1.750e+06 (7.283e+05 1.022e+06) (ext = 2.112e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2188.0MB
*** Finished refinePlace (0:28:35 mem=2188.0M) ***
*** maximum move = 10.54 um ***
*** Finished re-routing un-routed nets (2188.0M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2188.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:15.7/0:00:15.7 (1.0), totSession cpu/real = 0:28:36.1/1:16:35.1 (0.4), mem = 2169.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1676.9M, totSessionCpu=0:28:36 **

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:39.4/1:16:38.4 (0.4), mem = 2065.0M
*info: 68 clock nets excluded
*info: 2 special nets excluded.
*info: 1597 no-driver nets excluded.
*info: 68 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -1.379  TNS Slack -16.963 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -1.379| -16.963|    16.39%|   0:00:00.0| 2084.0M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -1.221|  -5.870|    16.40%|   0:00:02.0| 2128.2M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -1.025|  -3.999|    16.40%|   0:00:00.0| 2128.2M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -1.025|  -3.999|    16.40%|   0:00:00.0| 2128.2M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.769|  -2.921|    16.40%|   0:00:02.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.718|  -2.675|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.718|  -2.675|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.718|  -2.675|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.689|  -2.606|    16.41%|   0:00:01.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.622|  -2.338|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.622|  -2.338|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.622|  -2.338|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.548|  -2.041|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.548|  -2.041|    16.41%|   0:00:01.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.548|  -2.041|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.548|  -2.041|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.548|  -2.041|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.548|  -2.041|    16.41%|   0:00:00.0| 2174.4M|    AV_max|  default| DRAM_WEn[3]                                       |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2174.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2174.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.547  TNS Slack -2.041 
*** SetupOpt [finish] : cpu/real = 0:00:23.3/0:00:23.3 (1.0), totSession cpu/real = 0:29:02.7/1:17:01.7 (0.4), mem = 2155.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.548
*** Check timing (0:00:00.0)
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:04.3/1:17:03.3 (0.4), mem = 2070.3M
*info: 68 clock nets excluded
*info: 2 special nets excluded.
*info: 1599 no-driver nets excluded.
*info: 68 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.547 TNS Slack -2.041 Density 16.41
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.547 TNS -2.041; reg2reg* WNS 0.023 TNS 0.000; HEPG WNS 0.023 TNS 0.000; all paths WNS -0.547 TNS -2.041
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|   0.023|   -0.547|   0.000|   -2.041|    16.41%|   0:00:00.0| 2093.4M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.080|   -0.548|   0.000|   -2.041|    16.41%|   0:00:00.0| 2174.2M|        NA|       NA| NA                                                |
|   0.080|   -0.547|   0.000|   -2.041|    16.41%|   0:00:00.0| 2174.2M|    AV_max|       NA| NA                                                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2174.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.547|   -0.547|  -2.041|   -2.041|    16.41%|   0:00:01.0| 2174.2M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.487|   -0.487|  -1.856|   -1.856|    16.41%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.438|   -0.438|  -1.649|   -1.649|    16.42%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.385|   -0.385|  -1.428|   -1.428|    16.42%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.304|   -0.304|  -1.154|   -1.154|    16.42%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.272|   -0.272|  -1.066|   -1.066|    16.42%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.260|   -0.260|  -0.970|   -0.970|    16.42%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.242|   -0.242|  -0.895|   -0.895|    16.42%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.208|   -0.208|  -0.771|   -0.771|    16.42%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.160|   -0.160|  -0.579|   -0.579|    16.43%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.126|   -0.126|  -0.446|   -0.446|    16.43%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.076|   -0.076|  -0.224|   -0.224|    16.43%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.046|   -0.046|  -0.118|   -0.118|    16.43%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.020|   -0.020|  -0.021|   -0.021|    16.44%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.002|    0.002|   0.000|    0.000|    16.44%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.009|    0.009|   0.000|    0.000|    16.44%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.034|    0.034|   0.000|    0.000|    16.44%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.040|    0.040|   0.000|    0.000|    16.44%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.062|    0.062|   0.000|    0.000|    16.44%|   0:00:01.0| 2193.3M|    AV_max|  default| DRAM_WEn[0]                                       |
|   0.062|    0.062|   0.000|    0.000|    16.44%|   0:00:00.0| 2193.3M|    AV_max|  default| DRAM_WEn[0]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:09.0 mem=2193.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:09.0 mem=2193.3M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.062 TNS 0.000; reg2reg* WNS 0.097 TNS 0.000; HEPG WNS 0.097 TNS 0.000; all paths WNS 0.062 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 16.44
*** Starting refinePlace (0:29:31 mem=2193.3M) ***
Total net bbox length = 1.751e+06 (7.288e+05 1.022e+06) (ext = 2.286e+05)
Density distribution unevenness ratio = 68.896%
Move report: Detail placement moves 242 insts, mean move: 1.68 um, max move: 6.90 um
	Max move on inst (CPU_wrapper/CPU/EXE/FE_OFC733_wire_MEMIO_data_addr_23): (303.18, 1380.96) --> (305.04, 1375.92)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2193.3MB
Summary Report:
Instances move: 242 (out of 20690 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 6.90 um (Instance: CPU_wrapper/CPU/EXE/FE_OFC733_wire_MEMIO_data_addr_23) (303.18, 1380.96) -> (305.04, 1375.92)
	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: INV6CK
Total net bbox length = 1.751e+06 (7.291e+05 1.022e+06) (ext = 2.286e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2193.3MB
*** Finished refinePlace (0:29:33 mem=2193.3M) ***
*** maximum move = 6.90 um ***
*** Finished re-routing un-routed nets (2193.3M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=2193.3M) ***
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 16.44
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:12.5 real=0:00:13.0 mem=2193.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:29.2/0:00:29.2 (1.0), totSession cpu/real = 0:29:33.5/1:17:32.4 (0.4), mem = 2174.2M
End: GigaOpt Optimization in WNS mode
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:37.4/1:17:36.3 (0.4), mem = 2095.3M
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.062  TNS Slack 0.000 Density 16.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.44%|        -|   0.062|   0.000|   0:00:00.0| 2095.3M|
|    16.44%|        2|   0.062|   0.000|   0:01:55.0| 2155.5M|
|    16.44%|        1|   0.062|   0.000|   0:00:02.0| 2155.5M|
|    16.44%|        1|   0.062|   0.000|   0:00:01.0| 2155.5M|
|    16.44%|        1|   0.062|   0.000|   0:00:01.0| 2155.5M|
|    16.44%|        1|   0.062|   0.000|   0:00:02.0| 2155.5M|
|    16.44%|        0|   0.062|   0.000|   0:00:00.0| 2155.5M|
|    16.44%|       10|   0.062|   0.000|   0:00:01.0| 2155.5M|
|    16.42%|      125|   0.074|   0.000|   0:00:10.0| 2155.5M|
|    16.42%|        3|   0.074|   0.000|   0:00:00.0| 2155.5M|
|    16.42%|        0|   0.074|   0.000|   0:00:00.0| 2155.5M|
|    16.42%|        0|   0.074|   0.000|   0:00:00.0| 2155.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.074  TNS Slack 0.000 Density 16.42
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:18) (real = 0:02:17) **
*** Starting refinePlace (0:31:52 mem=2155.5M) ***
Total net bbox length = 1.751e+06 (7.283e+05 1.022e+06) (ext = 2.286e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2155.5MB
Summary Report:
Instances move: 0 (out of 20675 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.751e+06 (7.283e+05 1.022e+06) (ext = 2.286e+05)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2155.5MB
*** Finished refinePlace (0:31:54 mem=2155.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2155.5M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2155.5M) ***
*** AreaOpt [finish] : cpu/real = 0:02:16.9/0:02:16.8 (1.0), totSession cpu/real = 0:31:54.3/1:19:53.1 (0.4), mem = 2155.5M
End: Area Reclaim Optimization (cpu=0:02:20, real=0:02:20, mem=2077.47M, totSessionCpu=0:31:54).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2091.59 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2100.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 13374
[NR-eGR] Read numTotalNets=21510  numIgnoredNets=68
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21442 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21442 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.903280e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       586( 0.38%)        28( 0.02%)         1( 0.00%)   ( 0.40%) 
[NR-eGR]  metal3  (3)        33( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       153( 0.10%)         2( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        23( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              796( 0.06%)        30( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2126.88 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2126.88 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2126.88 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2126.88 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2126.88 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2126.88 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 6.200000e-01um, number of vias: 80714
[NR-eGR] metal2  (2V) length: 5.376741e+05um, number of vias: 116546
[NR-eGR] metal3  (3H) length: 4.956069e+05um, number of vias: 15235
[NR-eGR] metal4  (4V) length: 4.121483e+05um, number of vias: 5177
[NR-eGR] metal5  (5H) length: 3.714759e+05um, number of vias: 1410
[NR-eGR] metal6  (6V) length: 2.045885e+05um, number of vias: 0
[NR-eGR] Total length: 2.021494e+06um, number of vias: 219082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.39 sec, Real: 2.39 sec, Curr Mem: 2056.32 MB )
Extraction called for design 'top' of instances=20747 and nets=23111 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2044.320M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2047.54)
Total number of fetched objects 21620
End delay calculation. (MEM=2083.52 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2083.52 CPU=0:00:09.5 REAL=0:00:10.0)
Begin: GigaOpt postEco DRV Optimization
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:12.0/1:20:10.7 (0.4), mem = 2083.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.03|     2|     2|    -0.01|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0|  16.42|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       2|       0|       2|  16.42| 0:00:00.0|  2153.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0|  16.42| 0:00:00.0|  2153.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2153.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:08.5/0:00:08.4 (1.0), totSession cpu/real = 0:32:20.5/1:20:19.1 (0.4), mem = 2134.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:32:21 mem=2134.6M) ***
Density distribution unevenness ratio = 68.908%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2134.6MB
Summary Report:
Instances move: 0 (out of 20677 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2134.6MB
*** Finished refinePlace (0:32:22 mem=2134.6M) ***

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=20749 and nets=23113 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2039.043M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2050.26)
Total number of fetched objects 21622
End delay calculation. (MEM=2085.5 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2085.5 CPU=0:00:09.6 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:32:37 mem=2085.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:09, real = 0:05:08, mem = 1684.9M, totSessionCpu=0:32:37 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.087  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.417%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:12, real = 0:05:12, mem = 1686.3M, totSessionCpu=0:32:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix top_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1972.2M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2000.18)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21622
End delay calculation. (MEM=2032.34 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2032.34 CPU=0:00:09.5 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:33:12 mem=2032.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.476  | -0.012  | -0.476  |
|           TNS (ns):|-154.979 | -0.045  |-154.934 |
|    Violating Paths:|   822   |    5    |   817   |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

Density: 16.417%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.19 sec
Total Real time: 15.0 sec
Total Memory Usage: 1956.863281 Mbytes
<CMD> saveDesign ../pr/finish_setuptime
#% Begin save design ... (date=12/23 02:37:44, mem=1569.6M)
% Begin Save ccopt configuration ... (date=12/23 02:37:44, mem=1569.6M)
% End Save ccopt configuration ... (date=12/23 02:37:45, total cpu=0:00:00.2, real=0:00:01.0, peak res=1570.5M, current mem=1570.5M)
% Begin Save netlist data ... (date=12/23 02:37:45, mem=1570.5M)
Writing Binary DB to ../pr/finish_setuptime.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:37:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1570.5M, current mem=1570.5M)
Saving symbol-table file ...
Saving congestion map file ../pr/finish_setuptime.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:37:45, mem=1571.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:37:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1571.1M, current mem=1571.1M)
Saving preference file ../pr/finish_setuptime.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:37:46, mem=1571.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:37:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1571.6M, current mem=1571.6M)
Saving PG file ../pr/finish_setuptime.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:37:46 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1956.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:37:46, mem=1571.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:37:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1571.6M, current mem=1571.6M)
% Begin Save routing data ... (date=12/23 02:37:46, mem=1571.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1956.0M) ***
% End Save routing data ... (date=12/23 02:37:46, total cpu=0:00:00.3, real=0:00:01.0, peak res=1571.9M, current mem=1571.9M)
Saving property file ../pr/finish_setuptime.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1959.0M) ***
#Saving pin access data to file ../pr/finish_setuptime.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 02:37:47, mem=1571.9M)
% End Save power constraints data ... (date=12/23 02:37:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1571.9M, current mem=1571.9M)
RC
Generated self-contained design finish_setuptime.dat
#% End save design ... (date=12/23 02:37:55, total cpu=0:00:08.6, real=0:00:11.0, peak res=1572.5M, current mem=1572.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1572.5M, totSessionCpu=0:33:31 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1604.9M, totSessionCpu=0:33:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2010.9M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:33:47 mem=2114.0M ***
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2112)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21622
End delay calculation. (MEM=2099.45 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2099.45 CPU=0:00:09.5 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:34:01 mem=2099.4M)

Active hold views:
 AV_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:34:03 mem=2114.7M ***
Done building hold timer [18924 node(s), 47875 edge(s), 1 view(s)] (fixHold) cpu=0:00:18.8 real=0:00:19.0 totSessionCpu=0:34:05 mem=2114.7M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2098.25)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21622
End delay calculation. (MEM=2118.62 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2118.62 CPU=0:00:09.4 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:10.0 totSessionCpu=0:34:19 mem=2118.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:32.4 real=0:00:33.0 totSessionCpu=0:34:19 mem=2118.6M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.087  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.476  | -0.012  | -0.476  |
|           TNS (ns):|-154.979 | -0.045  |-154.934 |
|    Violating Paths:|   822   |    5    |   817   |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.417%
------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1702.0M, totSessionCpu=0:34:26 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:26.3/1:25:16.4 (0.4), mem = 2096.9M
*info: Run optDesign holdfix with 1 thread.
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:40.5 real=0:00:41.0 totSessionCpu=0:34:27 mem=2116.0M density=16.417% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.476|  -154.98|     822|          0|       0(     0)|    16.42%|   0:00:00.0|  2126.0M|
|   1|  -0.476|  -154.98|     822|          0|       0(     0)|    16.42%|   0:00:00.0|  2145.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.476|  -154.98|     822|          0|       0(     0)|    16.42%|   0:00:00.0|  2145.1M|
|   1|  -0.157|    -6.21|     156|         55|       0(     0)|    16.46%|   0:00:04.0|  2305.7M|
|   2|  -0.001|    -0.00|       1|         36|       0(     0)|    16.48%|   0:00:03.0|  2303.7M|
|   3|   0.000|     0.00|       0|          1|       0(     0)|    16.48%|   0:00:00.0|  2303.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 92 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:50.6 real=0:00:51.0 totSessionCpu=0:34:37 mem=2303.7M density=16.479% ***

*info:
*info: Added a total of 92 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           18 cells of type 'BUF1CK' used
*info:            3 cells of type 'BUF1S' used
*info:           12 cells of type 'DELA' used
*info:           16 cells of type 'DELB' used
*info:           43 cells of type 'DELC' used

*** Starting refinePlace (0:34:37 mem=2303.7M) ***
Total net bbox length = 1.752e+06 (7.292e+05 1.023e+06) (ext = 2.286e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2303.7MB
Summary Report:
Instances move: 0 (out of 20769 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.752e+06 (7.292e+05 1.023e+06) (ext = 2.286e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2303.7MB
*** Finished refinePlace (0:34:39 mem=2303.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2303.7M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2303.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:53.5 real=0:00:54.0 totSessionCpu=0:34:40 mem=2303.7M density=16.479%) ***
*** HoldOpt [finish] : cpu/real = 0:00:13.8/0:00:13.8 (1.0), totSession cpu/real = 0:34:40.2/1:25:30.2 (0.4), mem = 2284.6M
**INFO: total 92 insts, 0 nets marked don't touch
**INFO: total 92 insts, 0 nets marked don't touch DB property
**INFO: total 92 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.713%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0268
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.713%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0268)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2114.35 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2123.10 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 13374
[NR-eGR] Read numTotalNets=21604  numIgnoredNets=68
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21536 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21536 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.904838e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       594( 0.38%)        26( 0.02%)   ( 0.40%) 
[NR-eGR]  metal3  (3)        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       172( 0.12%)         2( 0.00%)   ( 0.12%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        21( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              820( 0.07%)        28( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.30 sec, Real: 1.26 sec, Curr Mem: 2149.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1642.4M, totSessionCpu=0:34:43 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2066.38)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21714
End delay calculation. (MEM=2099.28 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2099.28 CPU=0:00:09.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:34:57 mem=2099.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2041.81)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21714
End delay calculation. (MEM=2106.07 CPU=0:00:07.7 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2106.07 CPU=0:00:09.3 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:10.0 totSessionCpu=0:35:11 mem=2106.1M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.087  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.000  | -0.003  |
|           TNS (ns):| -0.005  |  0.000  | -0.005  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.479%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:43, mem = 1698.1M, totSessionCpu=0:35:14 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1644.2M, totSessionCpu=0:35:20 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1649.0M, totSessionCpu=0:35:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2052.1M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:35:30 mem=2052.1M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_3ikdRu/timingGraph.tgz -dir /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_3ikdRu -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2068.04)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21714
End delay calculation. (MEM=2071.57 CPU=0:00:07.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2071.57 CPU=0:00:09.5 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:35:48 mem=2071.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:17.7 real=0:00:18.0 totSessionCpu=0:35:48 mem=2071.6M ***
Done building hold timer [16122 node(s), 40320 edge(s), 1 view(s)] (fixHold) cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=0:35:52 mem=2086.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_3ikdRu/timingGraph.tgz -dir /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_3ikdRu -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:24.3 real=0:00:24.0 totSessionCpu=0:35:54 mem=2119.0M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.087  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.000  | -0.003  |
|           TNS (ns):| -0.005  |  0.000  | -0.005  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.479%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1703.2M, totSessionCpu=0:36:01 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:01.4/1:27:28.2 (0.4), mem = 2105.0M
*info: Run optDesign holdfix with 1 thread.
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:32.5 real=0:00:33.0 totSessionCpu=0:36:02 mem=2227.2M density=16.479% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.003|    -0.01|       3|          0|       0(     0)|    16.48%|   0:00:00.0|  2227.2M|
|   1|  -0.003|    -0.01|       3|          0|       0(     0)|    16.48%|   0:00:00.0|  2227.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.003|    -0.01|       3|          0|       0(     0)|    16.48%|   0:00:00.0|  2227.2M|
|   1|   0.000|     0.00|       0|          2|       0(     0)|    16.48%|   0:00:00.0|  2227.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 2 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:36.2 real=0:00:36.0 totSessionCpu=0:36:06 mem=2227.2M density=16.480% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'BUF1CK' used

*** Starting refinePlace (0:36:06 mem=2227.2M) ***
Total net bbox length = 1.752e+06 (7.292e+05 1.023e+06) (ext = 2.286e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2227.2MB
Summary Report:
Instances move: 0 (out of 20771 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.752e+06 (7.292e+05 1.023e+06) (ext = 2.286e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2227.2MB
*** Finished refinePlace (0:36:08 mem=2227.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2227.2M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2227.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:39.1 real=0:00:39.0 totSessionCpu=0:36:09 mem=2227.2M density=16.480%) ***
*** HoldOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:36:09.0/1:27:35.8 (0.4), mem = 2208.1M
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.727%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0268
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.727%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0268)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2122.02 MB )
[NR-eGR] Read 231991 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2129.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 231991
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 13374
[NR-eGR] Read numTotalNets=21606  numIgnoredNets=68
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21538 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21538 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.904797e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       568( 0.37%)        29( 0.02%)         1( 0.00%)   ( 0.39%) 
[NR-eGR]  metal3  (3)        32( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       178( 0.12%)         3( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        22( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              801( 0.06%)        32( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.25 sec, Curr Mem: 2150.05 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1654.9M, totSessionCpu=0:36:12 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2080.74)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21716
End delay calculation. (MEM=2113.64 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2113.64 CPU=0:00:09.5 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:36:25 mem=2113.6M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2055.36)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21716
End delay calculation. (MEM=2119.62 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2119.62 CPU=0:00:09.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:36:40 mem=2119.6M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.087  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.480%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:01:24, mem = 1714.9M, totSessionCpu=0:36:43 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> addTieHiLo -cell {TIE1 TIE0} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIE1) placed: 0  
INFO: Total Number of Tie Cells (TIE0) placed: 0  
<CMD> saveDesign ../pr/finish_holdtime
#% Begin save design ... (date=12/23 02:43:52, mem=1660.7M)
% Begin Save ccopt configuration ... (date=12/23 02:43:52, mem=1660.7M)
% End Save ccopt configuration ... (date=12/23 02:43:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=1660.9M, current mem=1660.9M)
% Begin Save netlist data ... (date=12/23 02:43:53, mem=1660.9M)
Writing Binary DB to ../pr/finish_holdtime.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:43:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1660.9M, current mem=1660.9M)
Saving symbol-table file ...
Saving congestion map file ../pr/finish_holdtime.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:43:53, mem=1661.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:43:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.4M, current mem=1661.4M)
Saving preference file ../pr/finish_holdtime.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:43:54, mem=1661.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:43:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1661.9M, current mem=1661.9M)
Saving PG file ../pr/finish_holdtime.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:43:54 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2068.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:43:54, mem=1661.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:43:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.9M, current mem=1661.9M)
% Begin Save routing data ... (date=12/23 02:43:54, mem=1661.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2068.2M) ***
% End Save routing data ... (date=12/23 02:43:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=1662.1M, current mem=1662.1M)
Saving property file ../pr/finish_holdtime.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2071.2M) ***
#Saving pin access data to file ../pr/finish_holdtime.dat/top.apa ...
#
Saving rc congestion map ../pr/finish_holdtime.dat/top.congmap.gz ...
% Begin Save power constraints data ... (date=12/23 02:43:56, mem=1662.1M)
% End Save power constraints data ... (date=12/23 02:43:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1662.1M, current mem=1662.1M)
RC
Generated self-contained design finish_holdtime.dat
#% End save design ... (date=12/23 02:44:03, total cpu=0:00:08.8, real=0:00:11.0, peak res=1662.8M, current mem=1662.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.55 (MB), peak = 1862.36 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#RC has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2074.8M, init mem=2074.8M)
*info: Placed = 20843          (Fixed = 72)
*info: Unplaced = 0           
Placement Density:16.48%(535900/3251829)
Placement Density (including fixed std cells):16.48%(535900/3251829)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2074.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (68) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2074.8M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 02:45:11 2022
#
#Generating timing data, please wait...
#21606 total nets, 21606 already routed, 21606 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 21716
End delay calculation. (MEM=2087.75 CPU=0:00:08.1 REAL=0:00:08.0)
#Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1616.38 (MB), peak = 1862.36 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=23207)
#Start reading timing information from file .timing_file_23143.tif.gz ...
#Read in timing information for 167 ports, 20843 instances from timing file .timing_file_23143.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Fri Dec 23 02:45:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 23205 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.34 (MB), peak = 1862.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1655.73 (MB), peak = 1862.36 (MB)
#
#Finished routing data preparation on Fri Dec 23 02:45:35 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 16.62 (MB)
#Total memory = 1656.07 (MB)
#Peak memory = 1862.36 (MB)
#
#
#Start global routing on Fri Dec 23 02:45:35 2022
#
#
#Start global routing initialization on Fri Dec 23 02:45:35 2022
#
#Number of eco nets is 10
#
#Start global routing data preparation on Fri Dec 23 02:45:35 2022
#
#Start routing resource analysis on Fri Dec 23 02:45:35 2022
#
#Routing resource analysis is done on Fri Dec 23 02:45:36 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2188        3455      141752    67.62%
#  metal2         V        1960        3138      141752    61.22%
#  metal3         H        2154        3489      141752    61.72%
#  metal4         V        1860        3238      141752    63.07%
#  metal5         H        5544          99      141752     0.99%
#  metal6         V        1274           0      141752     0.25%
#  --------------------------------------------------------------
#  Total                  14981      41.64%      850512    42.48%
#
#  68 nets (0.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 02:45:36 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.98 (MB), peak = 1862.36 (MB)
#
#
#Global routing initialization is done on Fri Dec 23 02:45:36 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1676.38 (MB), peak = 1862.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1679.05 (MB), peak = 1862.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1692.18 (MB), peak = 1862.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1697.87 (MB), peak = 1862.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1601 (skipped).
#Total number of routable nets = 21606.
#Total number of nets in the design = 23207.
#
#21548 routable nets have only global wires.
#58 routable nets have only detail routed wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#58 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10           21538  
#------------------------------------------------
#        Total                 10           21538  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 68           21538  
#------------------------------------------------
#        Total                 68           21538  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       71(0.13%)     22(0.04%)      8(0.01%)      1(0.00%)   (0.19%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     71(0.01%)     22(0.00%)      8(0.00%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            126.75 |            546.62 |   221.75  1249.91   483.83  1491.83 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   126.75 | (metal1)   546.62 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 1997332 um.
#Total half perimeter of net bounding box = 1799691 um.
#Total wire length on LAYER metal1 = 30867 um.
#Total wire length on LAYER metal2 = 424500 um.
#Total wire length on LAYER metal3 = 482447 um.
#Total wire length on LAYER metal4 = 495858 um.
#Total wire length on LAYER metal5 = 357164 um.
#Total wire length on LAYER metal6 = 206496 um.
#Total number of vias = 150222
#Up-Via Summary (total 150222):
#           
#-----------------------
# metal1          77016
# metal2          50748
# metal3          15548
# metal4           5456
# metal5           1454
#-----------------------
#                150222 
#
#Max overcon = 4 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = 36.95 (MB)
#Total memory = 1693.02 (MB)
#Peak memory = 1862.36 (MB)
#
#Finished global routing on Fri Dec 23 02:46:27 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1682.08 (MB), peak = 1862.36 (MB)
#Start Track Assignment.
#Done with 33605 horizontal wires in 12 hboxes and 34918 vertical wires in 12 hboxes.
#Done with 7757 horizontal wires in 12 hboxes and 8675 vertical wires in 12 hboxes.
#Done with 12 horizontal wires in 12 hboxes and 12 vertical wires in 12 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1     30908.21 	  0.00%  	  0.00% 	  0.00%
# metal2    418723.50 	  0.08%  	  0.00% 	  0.00%
# metal3    437416.10 	  0.08%  	  0.00% 	  0.01%
# metal4    466373.07 	  0.07%  	  0.01% 	  0.03%
# metal5    353234.13 	  0.00%  	  0.00% 	  0.00%
# metal6    207211.45 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1913866.46  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2052400 um.
#Total half perimeter of net bounding box = 1799691 um.
#Total wire length on LAYER metal1 = 72758 um.
#Total wire length on LAYER metal2 = 420845 um.
#Total wire length on LAYER metal3 = 493270 um.
#Total wire length on LAYER metal4 = 498820 um.
#Total wire length on LAYER metal5 = 359914 um.
#Total wire length on LAYER metal6 = 206792 um.
#Total number of vias = 150222
#Up-Via Summary (total 150222):
#           
#-----------------------
# metal1          77016
# metal2          50748
# metal3          15548
# metal4           5456
# metal5           1454
#-----------------------
#                150222 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1674.86 (MB), peak = 1862.36 (MB)
#
#number of short segments in preferred routing layers
#	metal3    Total 
#	3         3         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = 35.94 (MB)
#Total memory = 1675.39 (MB)
#Peak memory = 1862.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 13 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1684.64 (MB), peak = 1862.36 (MB)
#    completing 20% with 19 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1684.80 (MB), peak = 1862.36 (MB)
#    completing 30% with 12 violations
#    cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1685.77 (MB), peak = 1862.36 (MB)
#    completing 40% with 24 violations
#    cpu time = 00:01:23, elapsed time = 00:01:23, memory = 1686.12 (MB), peak = 1862.36 (MB)
#    completing 50% with 34 violations
#    cpu time = 00:01:43, elapsed time = 00:01:43, memory = 1686.12 (MB), peak = 1862.36 (MB)
#    completing 60% with 18 violations
#    cpu time = 00:02:04, elapsed time = 00:02:03, memory = 1686.42 (MB), peak = 1862.36 (MB)
#    completing 70% with 25 violations
#    cpu time = 00:02:24, elapsed time = 00:02:23, memory = 1686.42 (MB), peak = 1862.36 (MB)
#    completing 80% with 32 violations
#    cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1686.81 (MB), peak = 1862.36 (MB)
#    completing 90% with 26 violations
#    cpu time = 00:02:55, elapsed time = 00:02:55, memory = 1686.81 (MB), peak = 1862.36 (MB)
#    completing 100% with 15 violations
#    cpu time = 00:03:10, elapsed time = 00:03:10, memory = 1687.45 (MB), peak = 1862.36 (MB)
#   number of violations = 15
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2       15       15
#	Totals       15       15
#518 out of 20843 instances (2.5%) need to be verified(marked ipoed), dirty area = 0.1%.
#2.6% of the total area is being checked for drcs
#2.6% of the total area was checked
#   number of violations = 15
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2       15       15
#	Totals       15       15
#cpu time = 00:03:15, elapsed time = 00:03:14, memory = 1688.25 (MB), peak = 1862.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2       10       10
#	Totals       10       10
#    number of process antenna violations = 1003
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1690.05 (MB), peak = 1862.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        8        8
#	Totals        8        8
#    number of process antenna violations = 1003
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1686.45 (MB), peak = 1862.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1003
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1688.12 (MB), peak = 1862.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2077398 um.
#Total half perimeter of net bounding box = 1799691 um.
#Total wire length on LAYER metal1 = 96049 um.
#Total wire length on LAYER metal2 = 488615 um.
#Total wire length on LAYER metal3 = 454875 um.
#Total wire length on LAYER metal4 = 494668 um.
#Total wire length on LAYER metal5 = 341080 um.
#Total wire length on LAYER metal6 = 202111 um.
#Total number of vias = 151608
#Up-Via Summary (total 151608):
#           
#-----------------------
# metal1          79662
# metal2          49501
# metal3          16264
# metal4           4793
# metal5           1388
#-----------------------
#                151608 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:23
#Elapsed time = 00:03:22
#Increased memory = 11.38 (MB)
#Total memory = 1686.77 (MB)
#Peak memory = 1862.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1688.52 (MB), peak = 1862.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2077696 um.
#Total half perimeter of net bounding box = 1799691 um.
#Total wire length on LAYER metal1 = 96048 um.
#Total wire length on LAYER metal2 = 488450 um.
#Total wire length on LAYER metal3 = 454559 um.
#Total wire length on LAYER metal4 = 494724 um.
#Total wire length on LAYER metal5 = 341552 um.
#Total wire length on LAYER metal6 = 202364 um.
#Total number of vias = 152584
#Up-Via Summary (total 152584):
#           
#-----------------------
# metal1          79662
# metal2          49639
# metal3          16504
# metal4           5159
# metal5           1620
#-----------------------
#                152584 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 109
#Total number of net violated process antenna rule = 109 ant fix stage
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# ** Added 109 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 7.860 microns
#    Mean (X+Y): 2.962 microns
#
# 109 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1689.13 (MB), peak = 1862.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2077961 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96052 um.
#Total wire length on LAYER metal2 = 488572 um.
#Total wire length on LAYER metal3 = 454683 um.
#Total wire length on LAYER metal4 = 494744 um.
#Total wire length on LAYER metal5 = 341549 um.
#Total wire length on LAYER metal6 = 202360 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2077961 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96052 um.
#Total wire length on LAYER metal2 = 488572 um.
#Total wire length on LAYER metal3 = 454683 um.
#Total wire length on LAYER metal4 = 494744 um.
#Total wire length on LAYER metal5 = 341549 um.
#Total wire length on LAYER metal6 = 202360 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1690.59 (MB), peak = 1862.36 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec 23 02:50:58 2022
#
#
#Start Post Route Wire Spread.
#Done with 6229 horizontal wires in 24 hboxes and 8631 vertical wires in 24 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2093821 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96411 um.
#Total wire length on LAYER metal2 = 492380 um.
#Total wire length on LAYER metal3 = 458688 um.
#Total wire length on LAYER metal4 = 499601 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1693.89 (MB), peak = 1862.36 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:33, memory = 1693.89 (MB), peak = 1862.36 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2093821 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96411 um.
#Total wire length on LAYER metal2 = 492380 um.
#Total wire length on LAYER metal3 = 458688 um.
#Total wire length on LAYER metal4 = 499601 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#detailRoute Statistics:
#Cpu time = 00:04:55
#Elapsed time = 00:04:54
#Increased memory = 17.15 (MB)
#Total memory = 1692.54 (MB)
#Peak memory = 1862.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:22
#Elapsed time = 00:06:22
#Increased memory = -17.10 (MB)
#Total memory = 1647.55 (MB)
#Peak memory = 1862.36 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 02:51:33 2022
#
#Default setup view is reset to AV_max.

detailRoute

#Start detailRoute on Fri Dec 23 02:51:33 2022
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=23207)
#Start reading timing information from file .timing_file_23143.tif.gz ...
#Read in timing information for 167 ports, 20843 instances from timing file .timing_file_23143.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Fri Dec 23 02:51:35 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 23205 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.29 (MB), peak = 1862.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1587.18 (MB), peak = 1862.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1592.79 (MB), peak = 1862.36 (MB)
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1592.79 (MB), peak = 1862.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2093821 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96411 um.
#Total wire length on LAYER metal2 = 492380 um.
#Total wire length on LAYER metal3 = 458688 um.
#Total wire length on LAYER metal4 = 499601 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 13.18 (MB)
#Total memory = 1591.44 (MB)
#Peak memory = 1862.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1593.37 (MB), peak = 1862.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2093821 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96411 um.
#Total wire length on LAYER metal2 = 492380 um.
#Total wire length on LAYER metal3 = 458688 um.
#Total wire length on LAYER metal4 = 499601 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2093821 um.
#Total half perimeter of net bounding box = 1799810 um.
#Total wire length on LAYER metal1 = 96411 um.
#Total wire length on LAYER metal2 = 492380 um.
#Total wire length on LAYER metal3 = 458688 um.
#Total wire length on LAYER metal4 = 499601 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152727
#Up-Via Summary (total 152727):
#           
#-----------------------
# metal1          79736
# metal2          49708
# metal3          16506
# metal4           5157
# metal5           1620
#-----------------------
#                152727 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#detailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -14.96 (MB)
#Total memory = 1570.05 (MB)
#Peak memory = 1862.36 (MB)
#Number of warnings = 0
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Dec 23 02:51:45 2022
#
#Default setup view is reset to AV_max.
#routeDesign: cpu time = 00:06:35, elapsed time = 00:06:35, memory = 1569.55 (MB), peak = 1862.36 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
<CMD> setDelayCalMode -SIAware true
<CMD> saveDesign ../pr/finish_AnalysisMode
#% Begin save design ... (date=12/23 02:53:16, mem=1570.5M)
% Begin Save ccopt configuration ... (date=12/23 02:53:16, mem=1570.5M)
% End Save ccopt configuration ... (date=12/23 02:53:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=1571.2M, current mem=1571.2M)
% Begin Save netlist data ... (date=12/23 02:53:17, mem=1571.2M)
Writing Binary DB to ../pr/finish_AnalysisMode.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:53:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1571.2M, current mem=1571.2M)
Saving symbol-table file ...
Saving congestion map file ../pr/finish_AnalysisMode.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:53:17, mem=1571.8M)
Saving AAE Data ...
AAE DB initialization (MEM=2078.79 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=12/23 02:53:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1575.5M, current mem=1575.5M)
Saving preference file ../pr/finish_AnalysisMode.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:53:18, mem=1575.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:53:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=1575.7M, current mem=1575.7M)
Saving PG file ../pr/finish_AnalysisMode.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:53:18 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2079.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:53:18, mem=1575.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:53:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1575.7M, current mem=1575.7M)
% Begin Save routing data ... (date=12/23 02:53:19, mem=1575.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2079.3M) ***
% End Save routing data ... (date=12/23 02:53:19, total cpu=0:00:00.4, real=0:00:00.0, peak res=1576.0M, current mem=1576.0M)
Saving property file ../pr/finish_AnalysisMode.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2082.3M) ***
#Saving pin access data to file ../pr/finish_AnalysisMode.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 02:53:20, mem=1576.0M)
% End Save power constraints data ... (date=12/23 02:53:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.0M, current mem=1576.0M)
RC
Generated self-contained design finish_AnalysisMode.dat
#% End save design ... (date=12/23 02:53:27, total cpu=0:00:09.2, real=0:00:11.0, peak res=1576.4M, current mem=1576.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=20952 and nets=23207 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/top_23143_T37tnP.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2076.9M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 2140.7M)
Extracted 20.0007% (CPU Time= 0:00:01.3  MEM= 2140.7M)
Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 2140.7M)
Extracted 40.0006% (CPU Time= 0:00:02.2  MEM= 2140.7M)
Extracted 50.0008% (CPU Time= 0:00:02.5  MEM= 2140.7M)
Extracted 60.0005% (CPU Time= 0:00:03.1  MEM= 2144.7M)
Extracted 70.0007% (CPU Time= 0:00:03.8  MEM= 2144.7M)
Extracted 80.0005% (CPU Time= 0:00:04.4  MEM= 2144.7M)
Extracted 90.0006% (CPU Time= 0:00:04.9  MEM= 2144.7M)
Extracted 100% (CPU Time= 0:00:06.0  MEM= 2144.7M)
Number of Extracted Resistors     : 432384
Number of Extracted Ground Cap.   : 441087
Number of Extracted Coupling Cap. : 849112
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2120.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:07.0  MEM: 2120.660M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2118.66)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: Number of noise libraries( CDBs ) loaded = 3
AAE_INFO: Cdb files are: 
 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2267.41 CPU=0:00:14.2 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2230.79 CPU=0:00:18.4 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2230.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2230.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2171)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21716. 
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2210.15 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2210.15 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.4 real=0:00:26.0 totSessionCpu=0:44:53 mem=2210.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.110  |  0.301  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.501%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 39.61 sec
Total Real time: 40.0 sec
Total Memory Usage: 2204.167969 Mbytes
Reset AAE Options
<CMD> saveDesign ../pr/finish_setuptime2
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 02:55:09, mem=1804.0M)
% Begin Save ccopt configuration ... (date=12/23 02:55:10, mem=1804.0M)
% End Save ccopt configuration ... (date=12/23 02:55:10, total cpu=0:00:00.2, real=0:00:00.0, peak res=1804.2M, current mem=1804.2M)
% Begin Save netlist data ... (date=12/23 02:55:10, mem=1804.2M)
Writing Binary DB to ../pr/finish_setuptime2.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:55:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1804.2M, current mem=1804.2M)
Saving symbol-table file ...
Saving congestion map file ../pr/finish_setuptime2.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:55:10, mem=1804.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:55:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1804.2M, current mem=1804.2M)
Saving preference file ../pr/finish_setuptime2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:55:11, mem=1804.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:55:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=1804.2M, current mem=1804.2M)
Saving PG file ../pr/finish_setuptime2.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:55:11 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2206.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:55:11, mem=1804.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:55:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1804.2M, current mem=1804.2M)
% Begin Save routing data ... (date=12/23 02:55:12, mem=1804.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2206.3M) ***
% End Save routing data ... (date=12/23 02:55:12, total cpu=0:00:00.4, real=0:00:00.0, peak res=1804.4M, current mem=1804.4M)
Saving property file ../pr/finish_setuptime2.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2209.3M) ***
#Saving pin access data to file ../pr/finish_setuptime2.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 02:55:13, mem=1804.4M)
% End Save power constraints data ... (date=12/23 02:55:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1804.4M, current mem=1804.4M)
RC
Generated self-contained design finish_setuptime2.dat
#% End save design ... (date=12/23 02:55:20, total cpu=0:00:09.0, real=0:00:10.0, peak res=1804.9M, current mem=1804.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix top_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=20952 and nets=23207 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/top_23143_T37tnP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2203.9M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 2267.7M)
Extracted 20.0007% (CPU Time= 0:00:01.3  MEM= 2267.7M)
Extracted 30.0005% (CPU Time= 0:00:01.9  MEM= 2267.7M)
Extracted 40.0006% (CPU Time= 0:00:02.2  MEM= 2267.7M)
Extracted 50.0008% (CPU Time= 0:00:02.5  MEM= 2267.7M)
Extracted 60.0005% (CPU Time= 0:00:03.1  MEM= 2271.7M)
Extracted 70.0007% (CPU Time= 0:00:03.9  MEM= 2271.7M)
Extracted 80.0005% (CPU Time= 0:00:04.4  MEM= 2271.7M)
Extracted 90.0006% (CPU Time= 0:00:05.0  MEM= 2271.7M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 2271.7M)
Number of Extracted Resistors     : 432384
Number of Extracted Ground Cap.   : 441087
Number of Extracted Coupling Cap. : 849112
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2239.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.9  Real Time: 0:00:08.0  MEM: 2243.652M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2172.45)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2204.7 CPU=0:00:14.3 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2204.7 CPU=0:00:16.0 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2204.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2204.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2169.82)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21716. 
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2212.6 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2212.6 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:22.6 real=0:00:22.0 totSessionCpu=0:45:49 mem=2212.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.215  | -0.008  | -0.215  |
|           TNS (ns):| -15.568 | -0.020  | -15.548 |
|    Violating Paths:|   442   |    5    |   437   |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

Density: 16.501%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 34.71 sec
Total Real time: 34.0 sec
Total Memory Usage: 2130.910156 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1728.5M, totSessionCpu=0:45:57 **
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithEco                                  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { AV_min }
setOptMode -activeSetupViews                                    { AV_max AV_typ }
setOptMode -autoHoldViews                                       { AV_min}
setOptMode -autoSetupViews                                      { AV_max}
setOptMode -autoTDGRSetupViews                                  { AV_max}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -placementSetupViews                                 { AV_max  }
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -MXPBoundaryLevel                                  7
setPlaceMode -MXPConstraintFile                                 {}
setPlaceMode -MXPControlSetting                                 0
setPlaceMode -MXPLogicHierAware                                 0
setPlaceMode -MXPPreplaceSetting                                5
setPlaceMode -MXPRefineSetting                                  17
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockGatingCheck                               true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -enableMultipleDriveNet                         true
setAnalysisMode -log                                            true
setAnalysisMode -sequentialConstProp                            false
setAnalysisMode -skew                                           true
setAnalysisMode -timeBorrowing                                  true
setAnalysisMode -timingSelfLoopsNoSkew                          false
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -useOutputPinCap                                true
setAnalysisMode -virtualIPO                                     false
setAnalysisMode -warn                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1776.7M, totSessionCpu=0:46:04 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2183.1M, init mem=2183.1M)
*info: Placed = 20952          (Fixed = 72)
*info: Unplaced = 0           
Placement Density:16.50%(536581/3251829)
Placement Density (including fixed std cells):16.50%(536581/3251829)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2183.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'top' of instances=20952 and nets=23207 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/top_23143_T37tnP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2175.1M)
Extracted 10.0005% (CPU Time= 0:00:01.2  MEM= 2238.8M)
Extracted 20.0007% (CPU Time= 0:00:01.4  MEM= 2238.8M)
Extracted 30.0005% (CPU Time= 0:00:02.0  MEM= 2238.8M)
Extracted 40.0006% (CPU Time= 0:00:02.4  MEM= 2238.8M)
Extracted 50.0008% (CPU Time= 0:00:02.7  MEM= 2238.8M)
Extracted 60.0005% (CPU Time= 0:00:03.3  MEM= 2242.8M)
Extracted 70.0007% (CPU Time= 0:00:04.2  MEM= 2242.8M)
Extracted 80.0005% (CPU Time= 0:00:04.8  MEM= 2242.8M)
Extracted 90.0006% (CPU Time= 0:00:05.3  MEM= 2242.8M)
Extracted 100% (CPU Time= 0:00:06.5  MEM= 2242.8M)
Number of Extracted Resistors     : 432384
Number of Extracted Ground Cap.   : 441087
Number of Extracted Coupling Cap. : 849112
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2210.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 2214.801M)

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:46:18 mem=2214.8M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2212.8)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2245.04 CPU=0:00:14.3 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2245.04 CPU=0:00:15.5 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2245.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2245.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2185.16)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21716. 
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2227.94 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2227.94 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.6 real=0:00:23.0 totSessionCpu=0:46:44 mem=2227.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.4 real=0:00:26.0 totSessionCpu=0:46:44 mem=2227.9M ***
Done building hold timer [25615 node(s), 29837 edge(s), 1 view(s)] (fixHold) cpu=0:00:29.9 real=0:00:30.0 totSessionCpu=0:46:48 mem=2243.2M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2218.53)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2239.09 CPU=0:00:13.5 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2239.09 CPU=0:00:14.6 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2239.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2239.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2199.3)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21716. 
Total number of fetched objects 21716
AAE_INFO-618: Total number of nets in the design is 23207,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2240.45 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2240.45 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:22.1 real=0:00:22.0 totSessionCpu=0:47:12 mem=2240.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:54.3 real=0:00:54.0 totSessionCpu=0:47:12 mem=2240.4M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.110  |  0.301  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.215  | -0.008  | -0.215  |
|           TNS (ns):| -15.568 | -0.020  | -15.548 |
|    Violating Paths:|   442   |    5    |   437   |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.501%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:26, mem = 1833.2M, totSessionCpu=0:47:24 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:23.8/1:44:24.4 (0.5), mem = 2230.7M
*info: Run optDesign holdfix with 1 thread.
Info: 68 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:07 real=0:01:07 totSessionCpu=0:47:25 mem=2357.6M density=16.501% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.215|   -15.57|     442|          0|       0(     0)|    16.50%|   0:00:00.0|  2357.6M|
|   1|  -0.215|   -15.57|     442|          0|       0(     0)|    16.50%|   0:00:01.0|  2376.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.215|   -15.57|     442|          0|       0(     0)|    16.50%|   0:00:00.0|  2376.7M|
|   1|  -0.091|    -1.80|      37|         29|       3(     0)|    16.52%|   0:00:04.0|  2434.0M|
|   2|  -0.236|    -0.47|       2|          7|       0(     0)|    16.52%|   0:00:00.0|  2434.0M|
|   3|  -0.178|    -0.35|       2|          1|       0(     0)|    16.52%|   0:00:00.0|  2434.0M|
|   4|  -0.121|    -0.24|       2|          1|       0(     0)|    16.52%|   0:00:00.0|  2434.0M|
|   5|  -0.066|    -0.13|       2|          1|       0(     0)|    16.52%|   0:00:00.0|  2434.0M|
|   6|  -0.053|    -0.05|       2|          1|       0(     0)|    16.52%|   0:00:01.0|  2434.0M|
|   7|   0.000|     0.00|       0|          1|       0(     0)|    16.52%|   0:00:00.0|  2434.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 41 cells added for Phase I
*info:    Total 3 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:17 real=0:01:17 totSessionCpu=0:47:35 mem=2434.0M density=16.521% ***

*info:
*info: Added a total of 41 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            5 cells of type 'BUF1' used
*info:           17 cells of type 'BUF1CK' used
*info:            7 cells of type 'BUF1S' used
*info:            1 cell  of type 'BUF2' used
*info:            1 cell  of type 'BUF3' used
*info:            6 cells of type 'DELA' used
*info:            3 cells of type 'DELB' used
*info:            1 cell  of type 'DELC' used
*info:
*info: Total 3 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:17 real=0:01:17 totSessionCpu=0:47:35 mem=2434.0M density=16.521%) ***
*** HoldOpt [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:47:34.7/1:44:35.3 (0.5), mem = 2414.9M
**INFO: total 44 insts, 0 nets marked don't touch
**INFO: total 44 insts, 0 nets marked don't touch DB property
**INFO: total 44 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:47:35 mem=2414.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2414.9MB
Summary Report:
Instances move: 0 (out of 20921 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2414.9MB
*** Finished refinePlace (0:47:36 mem=2414.9M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.301  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.521%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:40, mem = 1903.8M, totSessionCpu=0:47:38 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 70
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 70

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 02:58:34 2022
#
#num needed restored net=0
#need_extraction net=0 (total=23248)
#Processed 44 dirty instances, 522 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(44 insts marked dirty, reset pre-exisiting dirty flag on 44 insts, 78 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec 23 02:58:36 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 23246 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.84 (MB), peak = 1997.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1881.95 (MB), peak = 1997.52 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2461.6900 1671.0100 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN866_n11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1854.7400 1514.2600 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_OFN242_n26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2485.8700 1655.3800 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN864_n12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1922.3200 1701.2500 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_OFN233_n16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 316.4900 3072.1300 ) on metal1 for NET FE_PHN862_FE_OFN902_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1970.6400 1705.8600 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN868_n18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1975.6700 1705.9100 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN876_n18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1968.8200 1706.3400 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN876_n18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1968.2000 1695.9600 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN876_n18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2460.4400 1711.2500 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN876_n18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2023.9200 1635.5200 ) on metal1 for NET wire_M0R.RDATA\[19\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1302.0100 1615.0400 ) on metal1 for NET wire_M0R.RDATA\[20\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1601.1600 1454.0400 ) on metal1 for NET DRAM_Q[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1557.7600 1459.0800 ) on metal1 for NET DRAM_Q[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1883.2600 1464.1200 ) on metal1 for NET DRAM_Q[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1692.3000 1449.0000 ) on metal1 for NET DRAM_Q[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1943.4000 1464.1200 ) on metal1 for NET DRAM_Q[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 3117.6500 1449.2500 ) on metal1 for NET FE_PHN846_DRAM_Q_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 3076.7300 1449.2500 ) on metal1 for NET FE_PHN849_DRAM_Q_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 2478.4400 1449.0000 ) on metal1 for NET sensor_out[31]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#54 routed nets are extracted.
#    54 (0.23%) extracted nets are partially routed.
#21571 routed net(s) are imported.
#22 (0.09%) nets are without wires.
#1601 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23248.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Dec 23 02:58:37 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.84 (MB)
#Total memory = 1882.48 (MB)
#Peak memory = 1997.52 (MB)
#
#
#Start global routing on Fri Dec 23 02:58:37 2022
#
#
#Start global routing initialization on Fri Dec 23 02:58:37 2022
#
#Number of eco nets is 54
#
#Start global routing data preparation on Fri Dec 23 02:58:37 2022
#
#Start routing resource analysis on Fri Dec 23 02:58:37 2022
#
#Routing resource analysis is done on Fri Dec 23 02:58:39 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2188        3455      141752    67.62%
#  metal2         V        1960        3138      141752    61.22%
#  metal3         H        2154        3489      141752    61.72%
#  metal4         V        1860        3238      141752    63.07%
#  metal5         H        5544          99      141752     0.99%
#  metal6         V        1274           0      141752     0.25%
#  --------------------------------------------------------------
#  Total                  14981      41.64%      850512    42.48%
#
#  68 nets (0.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 02:58:39 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1899.39 (MB), peak = 1997.52 (MB)
#
#
#Global routing initialization is done on Fri Dec 23 02:58:39 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1899.39 (MB), peak = 1997.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1900.46 (MB), peak = 1997.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1900.46 (MB), peak = 1997.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1601 (skipped).
#Total number of routable nets = 21647.
#Total number of nets in the design = 23248.
#
#76 routable nets have only global wires.
#21571 routable nets have only detail routed wires.
#68 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              76  
#-----------------------------
#        Total              76  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 68           21579  
#------------------------------------------------
#        Total                 68           21579  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        1(0.00%)      0(0.00%)   (0.00%)
#  metal2        3(0.01%)      1(0.00%)   (0.01%)
#  metal3        0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2094168 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96402 um.
#Total wire length on LAYER metal2 = 492560 um.
#Total wire length on LAYER metal3 = 458875 um.
#Total wire length on LAYER metal4 = 499591 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152845
#Up-Via Summary (total 152845):
#           
#-----------------------
# metal1          79802
# metal2          49758
# metal3          16506
# metal4           5159
# metal5           1620
#-----------------------
#                152845 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.45 (MB)
#Total memory = 1900.93 (MB)
#Peak memory = 1997.52 (MB)
#
#Finished global routing on Fri Dec 23 02:58:40 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1889.96 (MB), peak = 1997.52 (MB)
#Start Track Assignment.
#Done with 25 horizontal wires in 12 hboxes and 19 vertical wires in 12 hboxes.
#Done with 5 horizontal wires in 12 hboxes and 0 vertical wires in 12 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2094350 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96424 um.
#Total wire length on LAYER metal2 = 492601 um.
#Total wire length on LAYER metal3 = 458986 um.
#Total wire length on LAYER metal4 = 499591 um.
#Total wire length on LAYER metal5 = 342997 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152845
#Up-Via Summary (total 152845):
#           
#-----------------------
# metal1          79802
# metal2          49758
# metal3          16506
# metal4           5159
# metal5           1620
#-----------------------
#                152845 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1914.71 (MB), peak = 1997.52 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 42.61 (MB)
#Total memory = 1915.25 (MB)
#Peak memory = 1997.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 10 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1918.57 (MB), peak = 1997.52 (MB)
#    completing 20% with 11 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1918.57 (MB), peak = 1997.52 (MB)
#    completing 30% with 11 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1919.36 (MB), peak = 1997.52 (MB)
#    completing 40% with 4 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1919.73 (MB), peak = 1997.52 (MB)
#    completing 50% with 2 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1919.74 (MB), peak = 1997.52 (MB)
#    completing 60% with 3 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1919.74 (MB), peak = 1997.52 (MB)
#    completing 70% with 3 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1919.74 (MB), peak = 1997.52 (MB)
#    completing 80% with 3 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1919.74 (MB), peak = 1997.52 (MB)
#    completing 90% with 3 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1911.31 (MB), peak = 1997.52 (MB)
#    completing 100% with 3 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1911.35 (MB), peak = 1997.52 (MB)
# ECO: 0.3% of the total area was rechecked for DRC, and 0.7% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	metal3        1        1
#	Totals        3        3
#44 out of 20993 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	metal3        1        1
#	Totals        3        3
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1911.35 (MB), peak = 1997.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.77 (MB), peak = 1997.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.93 (MB), peak = 1997.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.31 (MB), peak = 1997.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2094229 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96331 um.
#Total wire length on LAYER metal2 = 492595 um.
#Total wire length on LAYER metal3 = 458949 um.
#Total wire length on LAYER metal4 = 499612 um.
#Total wire length on LAYER metal5 = 342989 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152937
#Up-Via Summary (total 152937):
#           
#-----------------------
# metal1          79831
# metal2          49817
# metal3          16510
# metal4           5159
# metal5           1620
#-----------------------
#                152937 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -3.29 (MB)
#Total memory = 1911.96 (MB)
#Peak memory = 1997.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1913.31 (MB), peak = 1997.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2094231 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96331 um.
#Total wire length on LAYER metal2 = 492595 um.
#Total wire length on LAYER metal3 = 458949 um.
#Total wire length on LAYER metal4 = 499613 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152945
#Up-Via Summary (total 152945):
#           
#-----------------------
# metal1          79831
# metal2          49817
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152945 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2094231 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96331 um.
#Total wire length on LAYER metal2 = 492595 um.
#Total wire length on LAYER metal3 = 458949 um.
#Total wire length on LAYER metal4 = 499613 um.
#Total wire length on LAYER metal5 = 342990 um.
#Total wire length on LAYER metal6 = 203752 um.
#Total number of vias = 152945
#Up-Via Summary (total 152945):
#           
#-----------------------
# metal1          79831
# metal2          49817
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152945 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec 23 02:58:57 2022
#
#
#Start Post Route Wire Spread.
#Done with 1317 horizontal wires in 24 hboxes and 1054 vertical wires in 24 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095491 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96351 um.
#Total wire length on LAYER metal2 = 492925 um.
#Total wire length on LAYER metal3 = 459197 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152945
#Up-Via Summary (total 152945):
#           
#-----------------------
# metal1          79831
# metal2          49817
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152945 
#
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1912.79 (MB), peak = 1997.52 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095491 um.
#Total half perimeter of net bounding box = 1800374 um.
#Total wire length on LAYER metal1 = 96351 um.
#Total wire length on LAYER metal2 = 492925 um.
#Total wire length on LAYER metal3 = 459197 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152945
#Up-Via Summary (total 152945):
#           
#-----------------------
# metal1          79831
# metal2          49817
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152945 
#
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -3.81 (MB)
#Total memory = 1911.43 (MB)
#Peak memory = 1997.52 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = -103.59 (MB)
#Total memory = 1800.18 (MB)
#Peak memory = 1997.52 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 02:59:06 2022
#
**optDesign ... cpu = 0:02:13, real = 0:02:12, mem = 1799.9M, totSessionCpu=0:48:10 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'top' of instances=20993 and nets=23248 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/top_23143_T37tnP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2304.7M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 2368.5M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 2368.5M)
Extracted 30.0006% (CPU Time= 0:00:01.9  MEM= 2368.5M)
Extracted 40.0007% (CPU Time= 0:00:02.2  MEM= 2368.5M)
Extracted 50.0007% (CPU Time= 0:00:02.5  MEM= 2368.5M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 2372.5M)
Extracted 70.0005% (CPU Time= 0:00:03.9  MEM= 2372.5M)
Extracted 80.0006% (CPU Time= 0:00:04.5  MEM= 2372.5M)
Extracted 90.0007% (CPU Time= 0:00:05.0  MEM= 2372.5M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 2372.5M)
Number of Extracted Resistors     : 438437
Number of Extracted Ground Cap.   : 447144
Number of Extracted Coupling Cap. : 864668
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2337.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.0  Real Time: 0:00:07.0  MEM: 2345.191M)
**optDesign ... cpu = 0:02:21, real = 0:02:19, mem = 1797.4M, totSessionCpu=0:48:18 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2318.95)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2355.45 CPU=0:00:13.9 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2355.45 CPU=0:00:15.5 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2355.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2355.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2321.66)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21757. 
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2362.81 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2362.81 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.3 real=0:00:25.0 totSessionCpu=0:48:43 mem=2362.8M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.112  |  0.302  |  0.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.521%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:48, real = 0:02:47, mem = 1885.4M, totSessionCpu=0:48:45 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:48, real = 0:02:47, mem = 1885.5M, totSessionCpu=0:48:45 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2337.08M, totSessionCpu=0:48:46).
**optDesign ... cpu = 0:02:49, real = 0:02:48, mem = 1885.5M, totSessionCpu=0:48:46 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:52, real = 0:02:50, mem = 1885.2M, totSessionCpu=0:48:48 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_hBsBuH/timingGraph.tgz -dir /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_hBsBuH -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2342.59)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2363.03 CPU=0:00:13.9 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2363.03 CPU=0:00:15.1 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2363.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2363.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2316.15)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21757. 
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2357.3 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2357.3 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:49:16 mem=2357.3M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_hBsBuH/timingGraph.tgz -dir /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_hBsBuH -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.112  |  0.302  |  0.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.040  |  0.000  | -0.040  |
|           TNS (ns):| -0.937  |  0.000  | -0.937  |
|    Violating Paths:|   40    |    0    |   40    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.521%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:27, real = 0:03:26, mem = 1958.6M, totSessionCpu=0:49:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1886.9M, totSessionCpu=0:49:29 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithEco                                  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { AV_min }
setOptMode -activeSetupViews                                    { AV_max AV_typ }
setOptMode -autoHoldViews                                       { AV_min}
setOptMode -autoSetupViews                                      { AV_max}
setOptMode -autoTDGRSetupViews                                  { AV_max}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -placementSetupViews                                 { AV_max  }
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -MXPBoundaryLevel                                  7
setPlaceMode -MXPConstraintFile                                 {}
setPlaceMode -MXPControlSetting                                 0
setPlaceMode -MXPLogicHierAware                                 0
setPlaceMode -MXPPreplaceSetting                                5
setPlaceMode -MXPRefineSetting                                  17
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockGatingCheck                               true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -enableMultipleDriveNet                         true
setAnalysisMode -log                                            true
setAnalysisMode -sequentialConstProp                            false
setAnalysisMode -skew                                           true
setAnalysisMode -timeBorrowing                                  true
setAnalysisMode -timingSelfLoopsNoSkew                          false
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -useOutputPinCap                                true
setAnalysisMode -virtualIPO                                     false
setAnalysisMode -warn                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1845.8M, totSessionCpu=0:49:34 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2313.2M, init mem=2313.2M)
*info: Placed = 20993          (Fixed = 72)
*info: Unplaced = 0           
Placement Density:16.52%(537222/3251829)
Placement Density (including fixed std cells):16.52%(537222/3251829)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2313.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'top' of instances=20993 and nets=23248 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/top_23143_T37tnP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2304.2M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 2367.9M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 2367.9M)
Extracted 30.0006% (CPU Time= 0:00:01.9  MEM= 2367.9M)
Extracted 40.0007% (CPU Time= 0:00:02.2  MEM= 2367.9M)
Extracted 50.0007% (CPU Time= 0:00:02.5  MEM= 2367.9M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 2371.9M)
Extracted 70.0005% (CPU Time= 0:00:03.9  MEM= 2371.9M)
Extracted 80.0006% (CPU Time= 0:00:04.5  MEM= 2371.9M)
Extracted 90.0007% (CPU Time= 0:00:05.0  MEM= 2371.9M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 2371.9M)
Number of Extracted Resistors     : 438437
Number of Extracted Ground Cap.   : 447144
Number of Extracted Coupling Cap. : 864668
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2339.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.9  Real Time: 0:00:08.0  MEM: 2343.906M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:49:49 mem=2320.9M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2318.88)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2351.19 CPU=0:00:14.3 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2351.19 CPU=0:00:15.5 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2351.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2351.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2281.3)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21757. 
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2322.45 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2322.45 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:23.0 totSessionCpu=0:50:15 mem=2322.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.2 real=0:00:26.0 totSessionCpu=0:50:15 mem=2322.5M ***
Done building hold timer [17349 node(s), 20048 edge(s), 1 view(s)] (fixHold) cpu=0:00:29.5 real=0:00:30.0 totSessionCpu=0:50:19 mem=2337.7M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2312.97)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2333.6 CPU=0:00:13.4 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2333.6 CPU=0:00:14.6 REAL=0:00:14.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2333.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2333.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2285.81)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21757. 
Total number of fetched objects 21757
AAE_INFO-618: Total number of nets in the design is 23248,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2326.96 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2326.96 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:22.2 real=0:00:22.0 totSessionCpu=0:50:43 mem=2327.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:53.9 real=0:00:54.0 totSessionCpu=0:50:43 mem=2327.0M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.112  |  0.302  |  0.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.040  |  0.000  | -0.040  |
|           TNS (ns):| -0.937  |  0.000  | -0.937  |
|    Violating Paths:|   40    |    0    |   40    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.521%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:26, real = 0:01:25, mem = 1866.1M, totSessionCpu=0:50:54 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:54.5/1:48:24.9 (0.5), mem = 2318.2M
*info: Run optDesign holdfix with 1 thread.
Info: 68 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:06 real=0:01:06 totSessionCpu=0:50:56 mem=2435.7M density=16.521% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.040|    -0.94|      40|          0|       0(     0)|    16.52%|   0:00:00.0|  2435.7M|
|   1|  -0.040|    -0.94|      40|          0|       0(     0)|    16.52%|   0:00:00.0|  2435.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.040|    -0.94|      40|          0|       0(     0)|    16.52%|   0:00:00.0|  2435.7M|
|   1|   0.000|     0.00|       0|          6|       0(     0)|    16.52%|   0:00:00.0|  2435.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 6 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:11 real=0:01:10 totSessionCpu=0:51:00 mem=2443.8M density=16.523% ***

*info:
*info: Added a total of 6 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'BUF1CK' used

*** Finish Post Route Hold Fixing (cpu=0:01:11 real=0:01:10 totSessionCpu=0:51:00 mem=2443.8M density=16.523%) ***
*** HoldOpt [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:50:59.7/1:48:30.1 (0.5), mem = 2424.7M
**INFO: total 6 insts, 0 nets marked don't touch
**INFO: total 6 insts, 0 nets marked don't touch DB property
**INFO: total 6 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:51:00 mem=2424.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2424.7MB
Summary Report:
Instances move: 0 (out of 20927 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2424.7MB
*** Finished refinePlace (0:51:01 mem=2424.7M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.112  |  0.302  |  0.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.523%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1937.3M, totSessionCpu=0:51:03 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 12
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 12

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 03:02:29 2022
#
#num needed restored net=0
#need_extraction net=0 (total=23254)
#Processed 6 dirty instances, 19 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(6 insts marked dirty, reset pre-exisiting dirty flag on 6 insts, 14 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec 23 03:02:31 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 23252 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1906.79 (MB), peak = 2003.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1914.98 (MB), peak = 2003.64 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 434.9200 1620.3600 ) on metal1 for NET wire_M0R.RDATA\[19\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 3080.8700 1665.5700 ) on metal1 for NET FE_PHN879_sensor_out_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 3082.7300 1695.8100 ) on metal1 for NET FE_PHN851_sensor_out_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1564.3500 1459.2300 ) on metal1 for NET DRAM_wrapper/FE_PHN843_DRAM_Q_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2506.1300 1453.8900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN884_sensor_out_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2481.3300 1453.8900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN853_sensor_out_31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 2505.1000 1454.0400 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN855_sensor_out_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 3079.8400 1665.7200 ) on metal1 for NET FE_PHN838_sensor_out_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#8 routed nets are extracted.
#    8 (0.03%) extracted nets are partially routed.
#21641 routed net(s) are imported.
#4 (0.02%) nets are without wires.
#1601 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23254.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Dec 23 03:02:32 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.75 (MB)
#Total memory = 1915.36 (MB)
#Peak memory = 2003.64 (MB)
#
#
#Start global routing on Fri Dec 23 03:02:32 2022
#
#
#Start global routing initialization on Fri Dec 23 03:02:32 2022
#
#Number of eco nets is 8
#
#Start global routing data preparation on Fri Dec 23 03:02:32 2022
#
#Start routing resource analysis on Fri Dec 23 03:02:32 2022
#
#Routing resource analysis is done on Fri Dec 23 03:02:34 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2188        3455      141752    67.62%
#  metal2         V        1960        3138      141752    61.22%
#  metal3         H        2154        3489      141752    61.72%
#  metal4         V        1860        3238      141752    63.07%
#  metal5         H        5544          99      141752     0.99%
#  metal6         V        1274           0      141752     0.25%
#  --------------------------------------------------------------
#  Total                  14981      41.64%      850512    42.48%
#
#  68 nets (0.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 03:02:34 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1932.38 (MB), peak = 2003.64 (MB)
#
#
#Global routing initialization is done on Fri Dec 23 03:02:34 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1932.39 (MB), peak = 2003.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.45 (MB), peak = 2003.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.45 (MB), peak = 2003.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1601 (skipped).
#Total number of routable nets = 21653.
#Total number of nets in the design = 23254.
#
#12 routable nets have only global wires.
#21641 routable nets have only detail routed wires.
#68 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              12  
#-----------------------------
#        Total              12  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 68           21585  
#------------------------------------------------
#        Total                 68           21585  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095520 um.
#Total half perimeter of net bounding box = 1800424 um.
#Total wire length on LAYER metal1 = 96351 um.
#Total wire length on LAYER metal2 = 492930 um.
#Total wire length on LAYER metal3 = 459221 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152954
#Up-Via Summary (total 152954):
#           
#-----------------------
# metal1          79837
# metal2          49820
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152954 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.51 (MB)
#Total memory = 1933.86 (MB)
#Peak memory = 2003.64 (MB)
#
#Finished global routing on Fri Dec 23 03:02:35 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1922.89 (MB), peak = 2003.64 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 12 hboxes and 1 vertical wires in 12 hboxes.
#Done with 0 horizontal wires in 12 hboxes and 0 vertical wires in 12 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095562 um.
#Total half perimeter of net bounding box = 1800424 um.
#Total wire length on LAYER metal1 = 96356 um.
#Total wire length on LAYER metal2 = 492930 um.
#Total wire length on LAYER metal3 = 459258 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152954
#Up-Via Summary (total 152954):
#           
#-----------------------
# metal1          79837
# metal2          49820
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152954 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1938.58 (MB), peak = 2003.64 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 37.51 (MB)
#Total memory = 1939.11 (MB)
#Peak memory = 2003.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1941.02 (MB), peak = 2003.64 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1941.58 (MB), peak = 2003.64 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1941.59 (MB), peak = 2003.64 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1941.59 (MB), peak = 2003.64 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
#    completing 80% with 5 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
#    completing 90% with 5 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
#    completing 100% with 5 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
# ECO: 0.1% of the total area was rechecked for DRC, and 0.1% required routing.
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        3        1        4
#	metal2        1        0        1
#	Totals        4        1        5
#6 out of 20999 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        3        1        4
#	metal2        1        0        1
#	Totals        4        1        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.27 (MB), peak = 2003.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1943.29 (MB), peak = 2003.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095520 um.
#Total half perimeter of net bounding box = 1800424 um.
#Total wire length on LAYER metal1 = 96346 um.
#Total wire length on LAYER metal2 = 492938 um.
#Total wire length on LAYER metal3 = 459217 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152960
#Up-Via Summary (total 152960):
#           
#-----------------------
# metal1          79842
# metal2          49821
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152960 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.83 (MB)
#Total memory = 1941.94 (MB)
#Peak memory = 2003.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1943.29 (MB), peak = 2003.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095520 um.
#Total half perimeter of net bounding box = 1800424 um.
#Total wire length on LAYER metal1 = 96346 um.
#Total wire length on LAYER metal2 = 492938 um.
#Total wire length on LAYER metal3 = 459217 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152960
#Up-Via Summary (total 152960):
#           
#-----------------------
# metal1          79842
# metal2          49821
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152960 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 2095520 um.
#Total half perimeter of net bounding box = 1800424 um.
#Total wire length on LAYER metal1 = 96346 um.
#Total wire length on LAYER metal2 = 492938 um.
#Total wire length on LAYER metal3 = 459217 um.
#Total wire length on LAYER metal4 = 500039 um.
#Total wire length on LAYER metal5 = 343079 um.
#Total wire length on LAYER metal6 = 203900 um.
#Total number of vias = 152960
#Up-Via Summary (total 152960):
#           
#-----------------------
# metal1          79842
# metal2          49821
# metal3          16514
# metal4           5163
# metal5           1620
#-----------------------
#                152960 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 2.83 (MB)
#Total memory = 1941.94 (MB)
#Peak memory = 2003.64 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = -93.71 (MB)
#Total memory = 1843.57 (MB)
#Peak memory = 2003.64 (MB)
#Number of warnings = 8
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 03:02:47 2022
#
**optDesign ... cpu = 0:01:53, real = 0:01:52, mem = 1843.1M, totSessionCpu=0:51:22 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'top' of instances=20999 and nets=23254 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/top_23143_T37tnP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2327.7M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 2391.4M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 2391.4M)
Extracted 30.0007% (CPU Time= 0:00:01.8  MEM= 2391.4M)
Extracted 40.0005% (CPU Time= 0:00:02.2  MEM= 2391.4M)
Extracted 50.0008% (CPU Time= 0:00:02.5  MEM= 2391.4M)
Extracted 60.0006% (CPU Time= 0:00:03.1  MEM= 2395.4M)
Extracted 70.0005% (CPU Time= 0:00:03.9  MEM= 2395.4M)
Extracted 80.0007% (CPU Time= 0:00:04.4  MEM= 2395.4M)
Extracted 90.0005% (CPU Time= 0:00:05.0  MEM= 2395.4M)
Extracted 100% (CPU Time= 0:00:06.0  MEM= 2395.4M)
Number of Extracted Resistors     : 435875
Number of Extracted Ground Cap.   : 444577
Number of Extracted Coupling Cap. : 856112
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2364.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:08.0  MEM: 2364.160M)
**optDesign ... cpu = 0:02:00, real = 0:02:00, mem = 1838.8M, totSessionCpu=0:51:29 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2342.93)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2379.43 CPU=0:00:13.9 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2379.43 CPU=0:00:15.6 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2379.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2379.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2343.64)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21763. 
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2384.79 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2384.79 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.3 real=0:00:26.0 totSessionCpu=0:51:55 mem=2384.8M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.112  |  0.302  |  0.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.523%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:27, mem = 1919.1M, totSessionCpu=0:51:57 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:28, real = 0:02:28, mem = 1919.1M, totSessionCpu=0:51:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2360.05M, totSessionCpu=0:51:58).
**optDesign ... cpu = 0:02:29, real = 0:02:28, mem = 1919.1M, totSessionCpu=0:51:58 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:31, real = 0:02:31, mem = 1918.8M, totSessionCpu=0:52:00 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_S7AV2U/timingGraph.tgz -dir /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_S7AV2U -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2365.57)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2386.01 CPU=0:00:13.8 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2386.01 CPU=0:00:15.0 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2386.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2386.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2339.12)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21763. 
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2380.27 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2380.27 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=0:52:28 mem=2380.3M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_S7AV2U/timingGraph.tgz -dir /tmp/innovus_temp_23143_vlsicad6_Vsd2298_HeOLEf/opt_timing_graph_S7AV2U -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.112  |  0.302  |  0.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5259   |  5190   |  4870   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.523%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:07, real = 0:03:07, mem = 1991.1M, totSessionCpu=0:52:35 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign ../pr/finish_holdtime2
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 03:04:28, mem=1919.1M)
% Begin Save ccopt configuration ... (date=12/23 03:04:28, mem=1919.1M)
% End Save ccopt configuration ... (date=12/23 03:04:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=1919.6M, current mem=1919.6M)
% Begin Save netlist data ... (date=12/23 03:04:28, mem=1919.6M)
Writing Binary DB to ../pr/finish_holdtime2.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 03:04:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1919.6M, current mem=1919.6M)
Saving symbol-table file ...
Saving congestion map file ../pr/finish_holdtime2.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 03:04:28, mem=1920.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 03:04:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1920.0M, current mem=1920.0M)
Saving preference file ../pr/finish_holdtime2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 03:04:29, mem=1920.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 03:04:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.5M, current mem=1920.5M)
Saving PG file ../pr/finish_holdtime2.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 03:04:29 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2358.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 03:04:29, mem=1920.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 03:04:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1920.5M, current mem=1920.5M)
% Begin Save routing data ... (date=12/23 03:04:30, mem=1920.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2358.4M) ***
% End Save routing data ... (date=12/23 03:04:30, total cpu=0:00:00.4, real=0:00:00.0, peak res=1920.8M, current mem=1920.8M)
Saving property file ../pr/finish_holdtime2.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2361.4M) ***
#Saving pin access data to file ../pr/finish_holdtime2.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 03:04:31, mem=1920.8M)
% End Save power constraints data ... (date=12/23 03:04:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1920.8M, current mem=1920.8M)
RC
Generated self-contained design finish_holdtime2.dat
#% End save design ... (date=12/23 03:04:38, total cpu=0:00:08.8, real=0:00:10.0, peak res=1921.5M, current mem=1921.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> zoomBox -2133.95000 -516.22100 4321.92000 2721.41900
<CMD> zoomBox -3556.39900 -1041.06600 5379.06400 3440.09800
<CMD> zoomBox -3556.39900 -592.95000 5379.06400 3888.21400
<CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER8 FILLER64 FILLER4C FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 11279 filler insts (cell FILLER64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
*INFO:   Added 607 filler insts (cell FILLER32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
*INFO:   Added 1825 filler insts (cell FILLER16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
*INFO:   Added 4302 filler insts (cell FILLER8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
*INFO:   Added 8774 filler insts (cell FILLER4 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
*INFO:   Added 9458 filler insts (cell FILLER2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
*INFO:   Added 9798 filler insts (cell FILLER1 / prefix FILLER).
*INFO: Total 46043 filler insts added - prefix FILLER (CPU: 0:00:08.4).
For 46043 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign ../pr/AddCoreFiller
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 03:07:25, mem=1931.0M)
% Begin Save ccopt configuration ... (date=12/23 03:07:25, mem=1931.0M)
% End Save ccopt configuration ... (date=12/23 03:07:26, total cpu=0:00:00.2, real=0:00:01.0, peak res=1931.3M, current mem=1931.3M)
% Begin Save netlist data ... (date=12/23 03:07:26, mem=1931.3M)
Writing Binary DB to ../pr/AddCoreFiller.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 03:07:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1931.3M, current mem=1931.3M)
Saving symbol-table file ...
Saving congestion map file ../pr/AddCoreFiller.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 03:07:26, mem=1931.5M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 03:07:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1931.5M, current mem=1931.5M)
Saving preference file ../pr/AddCoreFiller.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 03:07:27, mem=1932.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 03:07:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=1932.0M, current mem=1932.0M)
Saving PG file ../pr/AddCoreFiller.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 03:07:27 2022)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2375.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 03:07:27, mem=1932.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 03:07:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1932.0M, current mem=1932.0M)
% Begin Save routing data ... (date=12/23 03:07:27, mem=1932.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2375.6M) ***
% End Save routing data ... (date=12/23 03:07:28, total cpu=0:00:00.4, real=0:00:01.0, peak res=1932.3M, current mem=1932.3M)
Saving property file ../pr/AddCoreFiller.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2378.6M) ***
#Saving pin access data to file ../pr/AddCoreFiller.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 03:07:28, mem=1932.3M)
% End Save power constraints data ... (date=12/23 03:07:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1932.3M, current mem=1932.3M)
RC
Generated self-contained design AddCoreFiller.dat
#% End save design ... (date=12/23 03:07:36, total cpu=0:00:08.9, real=0:00:11.0, peak res=1933.1M, current mem=1933.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2384.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:08.8  ELAPSED TIME: 9.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 03:08:17 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3160.7600, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:08:17 **** Processed 5000 nets.
**** 03:08:18 **** Processed 10000 nets.
**** 03:08:18 **** Processed 15000 nets.
**** 03:08:18 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 03:08:19 2022
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.5  MEM: 19.750M)

<CMD> verifyProcessAntenna -report top.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: top.antenna.rpt
LEF Macro File: top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:02.3  MEM: 0.000M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2420.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:09.0  ELAPSED TIME: 9.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 03:13:39 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3160.7600, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:13:40 **** Processed 5000 nets.
**** 03:13:40 **** Processed 10000 nets.
**** 03:13:40 **** Processed 15000 nets.
**** 03:13:40 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 03:13:42 2022
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.5  MEM: -0.141M)

<CMD> verifyProcessAntenna -report top.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: top.antenna.rpt
LEF Macro File: top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:02.3  MEM: 0.000M)

<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
**ERROR: (IMPQTF-4003):	Form 'congestMapForm' does not exist.
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference instanceCell -isVisible 0
<CMD> setLayerPreference instanceCell -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setDrawView ameba
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setDrawView place
<CMD> saveNetlist ../pr/top_pr.v
Writing Netlist "../pr/top_pr.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> saveNetlist ../pr/top_pr.v
Writing Netlist "../pr/top_pr.v" ...
<CMD> write_sdf ../pr/top_pr.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2515.99)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  94.4 percent of the nets selected for SI analysis
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2561.34 CPU=0:00:28.4 REAL=0:00:28.0)
End delay calculation (fullDC). (MEM=2561.34 CPU=0:00:30.4 REAL=0:00:30.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2561.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2561.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2488.73)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  0.6 percent of the nets selected for SI analysis
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21763. 
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2532.88 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2532.88 CPU=0:00:02.1 REAL=0:00:02.0)
<CMD> saveDesign ../pr/Final
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 03:22:36, mem=1910.8M)
% Begin Save ccopt configuration ... (date=12/23 03:22:36, mem=1910.8M)
% End Save ccopt configuration ... (date=12/23 03:22:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1911.3M, current mem=1911.3M)
% Begin Save netlist data ... (date=12/23 03:22:36, mem=1911.3M)
Writing Binary DB to ../pr/Final.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 03:22:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1911.3M, current mem=1911.3M)
Saving symbol-table file ...
Saving congestion map file ../pr/Final.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 03:22:36, mem=1912.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 03:22:37, total cpu=0:00:00.1, real=0:00:01.0, peak res=1912.2M, current mem=1912.2M)
Saving preference file ../pr/Final.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 03:22:37, mem=1912.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 03:22:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1912.7M, current mem=1912.7M)
Saving PG file ../pr/Final.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 03:22:37 2022)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2443.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 03:22:37, mem=1912.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 03:22:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1912.7M, current mem=1912.7M)
% Begin Save routing data ... (date=12/23 03:22:38, mem=1912.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2443.8M) ***
% End Save routing data ... (date=12/23 03:22:38, total cpu=0:00:00.3, real=0:00:00.0, peak res=1912.9M, current mem=1912.9M)
Saving property file ../pr/Final.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2446.8M) ***
#Saving pin access data to file ../pr/Final.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 03:22:39, mem=1912.9M)
% End Save power constraints data ... (date=12/23 03:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.9M, current mem=1912.9M)
RC
Generated self-contained design Final.dat
#% End save design ... (date=12/23 03:22:47, total cpu=0:00:09.2, real=0:00:11.0, peak res=1913.5M, current mem=1913.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut ../pr/top_pr.gds -mapFile /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/streamOut.map -merge { /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds  /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds  /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds  ../sim/SRAM/SRAM.gds  ../sim/tag_array/tag_array.gds  ../sim/data_array/data_array.gds} -stripes 1 -units 1000 -mode ALL
**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5
Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds has version number: 5
Merge file: ../sim/SRAM/SRAM.gds has version number: 5
Merge file: ../sim/tag_array/tag_array.gds has version number: 5
Merge file: ../sim/data_array/data_array.gds has version number: 5
Parse flat map file...
**WARN: (IMPOGDS-392):	Unknown layer contact 
Type 'man IMPOGDS-392' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 208
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    56                            metal6
    54                            metal5
    52                            metal4
    50                            metal3
    46                            metal1
    53                              via4
    55                              via5
    47                               via
    49                              via2
    51                              via3
    48                            metal2
    106                           metal6
    105                           metal5
    104                           metal4
    103                           metal3
    101                           metal1
    102                           metal2


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          67042

Ports/Pins                           167
    metal layer metal2                84
    metal layer metal3                83

Nets                              278213
    metal layer metal1             31391
    metal layer metal2            134870
    metal layer metal3             65874
    metal layer metal4             33772
    metal layer metal5              9426
    metal layer metal6              2880

    Via Instances                 152960

Special Nets                        6894
    metal layer metal1              2832
    metal layer metal3              1742
    metal layer metal4              1568
    metal layer metal5               653
    metal layer metal6                99

    Via Instances                 131326

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               21822
    metal layer metal1              5597
    metal layer metal2             12399
    metal layer metal3              2913
    metal layer metal4               560
    metal layer metal5               234
    metal layer metal6               119


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
Scanning GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds to register cell name ......
Scanning GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds to register cell name ......
Scanning GDS file ../sim/SRAM/SRAM.gds to register cell name ......
Scanning GDS file ../sim/tag_array/tag_array.gds to register cell name ......
Scanning GDS file ../sim/data_array/data_array.gds to register cell name ......
Merging GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds ......
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds ......
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5.
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds ......
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds has version number: 5.
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1T.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2T.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B1.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B2.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B2P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B2S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3T.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4B1.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4B1P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4B1S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure ANTENNA.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (EMS-27):	Message (IMPOGDS-4004) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    There are 151 structures ignored in file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds
Merging GDS file ../sim/SRAM/SRAM.gds ......
	****** Merge file: ../sim/SRAM/SRAM.gds has version number: 5.
	****** Merge file: ../sim/SRAM/SRAM.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../sim/tag_array/tag_array.gds ......
	****** Merge file: ../sim/tag_array/tag_array.gds has version number: 5.
	****** Merge file: ../sim/tag_array/tag_array.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
    There are 124 structures ignored in file ../sim/tag_array/tag_array.gds
Merging GDS file ../sim/data_array/data_array.gds ......
	****** Merge file: ../sim/data_array/data_array.gds has version number: 5.
	****** Merge file: ../sim/data_array/data_array.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
    There are 136 structures ignored in file ../sim/data_array/data_array.gds
######Streamout is finished!
<CMD> saveDesign ../pr/CPU_pr
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 03:26:02, mem=1921.4M)
% Begin Save ccopt configuration ... (date=12/23 03:26:02, mem=1921.4M)
% End Save ccopt configuration ... (date=12/23 03:26:02, total cpu=0:00:00.2, real=0:00:01.0, peak res=1921.6M, current mem=1921.6M)
% Begin Save netlist data ... (date=12/23 03:26:03, mem=1921.6M)
Writing Binary DB to ../pr/CPU_pr.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 03:26:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1921.6M, current mem=1921.6M)
Saving symbol-table file ...
Saving congestion map file ../pr/CPU_pr.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 03:26:03, mem=1921.6M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 03:26:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1921.6M, current mem=1921.6M)
Saving preference file ../pr/CPU_pr.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 03:26:04, mem=1921.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 03:26:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=1921.6M, current mem=1921.6M)
Saving PG file ../pr/CPU_pr.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 03:26:04 2022)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2450.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 03:26:04, mem=1921.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 03:26:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1921.6M, current mem=1921.6M)
% Begin Save routing data ... (date=12/23 03:26:04, mem=1921.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2450.0M) ***
% End Save routing data ... (date=12/23 03:26:05, total cpu=0:00:00.4, real=0:00:00.0, peak res=1921.6M, current mem=1921.6M)
Saving property file ../pr/CPU_pr.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2453.0M) ***
#Saving pin access data to file ../pr/CPU_pr.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 03:26:06, mem=1921.6M)
% End Save power constraints data ... (date=12/23 03:26:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1921.6M, current mem=1921.6M)
RC
Generated self-contained design CPU_pr.dat
#% End save design ... (date=12/23 03:26:13, total cpu=0:00:09.0, real=0:00:11.0, peak res=1921.6M, current mem=1921.6M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPAFPU-9006):	Command 'analyzeFloorplan' is obsolete. Please use commands 'placeDesign + earlyGlobalRoute + create_ps_per_micron_model + timeDesign -proto + load_timing_debug_report -proto' to analyze congestion and timing for the floorplan.
<CMD> get_proto_model -type_match {flex_module flex_instgroup blackbox} -committed -name -tcl
<CMD> getNanoRouteMode -user -routeTopRoutingLayer
<CMD> getRouteMode -earlyGlobalMaxRouteLayer -quiet
<CMD> unplaceAllInsts
<CMD> editDelete -type signal
Start to collect the design information.
Build netlist information for Cell top.
Finished collecting the design information.
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 1040652 sites (3251829 um^2) / alloc_area 1040652 sites (3251829 um^2).
Pin Density = 0.02660.
            = total # of pins 81281 / total area 3055192.
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 9988254.46
    Core Area(um^2)           : 9546863.96
    Chip Density (Counting Std Cells and MACROs and IOs): 93.218%
    Core Density (Counting Std Cells and MACROs): 97.528%
    Average utilization       : 100.000%
    Number of instance(s)     : 67042
    Number of Macro(s)        : 6
    Number of IO Pin(s)       : 167
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
**********************************************************************
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 12.5
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 80MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//top.rpt

Power Net Detected:
        Voltage	    Name
             0V	    GND
          1.62V	    VCC
Using Power View: AV_max.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2482.59)
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  94.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2520.1 CPU=0:00:13.4 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2520.1 CPU=0:00:14.6 REAL=0:00:14.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2520.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2520.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2490.31)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21763. 
Total number of fetched objects 21763
AAE_INFO-618: Total number of nets in the design is 23254,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2531.46 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2531.46 CPU=0:00:00.7 REAL=0:00:01.0)

Begin Power Analysis

             0V	    GND
          1.62V	    VCC

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1988.36MB/3752.04MB/2060.55MB)

Begin Processing Timing Window Data for Power Calculation

clk(80MHz) clk2(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1989.71MB/3752.04MB/2060.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1989.76MB/3752.04MB/2060.55MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT)
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 10%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 20%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 30%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 40%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 50%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 60%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 70%
2022-Dec-23 03:29:05 (2022-Dec-22 19:29:05 GMT): 80%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 90%

Finished Levelizing
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT)

Starting Activity Propagation
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT)
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 10%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 20%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 30%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 40%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 50%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 60%
2022-Dec-23 03:29:06 (2022-Dec-22 19:29:06 GMT): 70%
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 80%
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 90%

Finished Activity Propagation
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1991.95MB/3752.04MB/2060.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
ANTENNA                                   internal power, 
TIE0                                      internal power, 
TIE1                                      internal power, 



Starting Calculating power
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT)
 ... Calculating switching power
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 10%
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 20%
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 30%
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 40%
2022-Dec-23 03:29:07 (2022-Dec-22 19:29:07 GMT): 50%
 ... Calculating internal and leakage power
2022-Dec-23 03:29:08 (2022-Dec-22 19:29:08 GMT): 60%
2022-Dec-23 03:29:08 (2022-Dec-22 19:29:08 GMT): 70%
2022-Dec-23 03:29:09 (2022-Dec-22 19:29:09 GMT): 80%
2022-Dec-23 03:29:10 (2022-Dec-22 19:29:10 GMT): 90%

Finished Calculating power
2022-Dec-23 03:29:10 (2022-Dec-22 19:29:10 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1992.84MB/3752.04MB/2060.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1992.84MB/3752.04MB/2060.55MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1992.91MB/3752.04MB/2060.55MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1992.97MB/3752.04MB/2060.55MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.61264311 	   91.9713%
Total Switching Power:      11.93573640 	    7.2405%
Total Leakage Power:         1.29942352 	    0.7883%
Total Power:               164.84779888
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1999.48MB/3752.04MB/2060.55MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:03, real=0:00:03,
mem(process/total/peak)=2517.56MB/4522.46MB/2517.57MB)

Output file is .//top.rpt.

*** Memory Usage v#1 (Current mem = 2490.883M, initial mem = 268.020M) ***
*** Message Summary: 5210 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:58:44, real=2:16:31, mem=2490.9M) ---
