ARM GAS  C:\usertemp\cc0Qoqej.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"fmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/fmc.c"
  19              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_FMC_MspInit:
  26              	.LFB365:
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** #include "sdram.h"
  25:Core/Src/fmc.c **** /* USER CODE END 0 */
  26:Core/Src/fmc.c **** 
  27:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram1;
  28:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram2;
  29:Core/Src/fmc.c **** SDRAM_HandleTypeDef hsdram1;
  30:Core/Src/fmc.c **** 
  31:Core/Src/fmc.c **** /* FMC initialization function */
  32:Core/Src/fmc.c **** void MX_FMC_Init(void)
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 2


  33:Core/Src/fmc.c **** {
  34:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
  35:Core/Src/fmc.c **** 
  36:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  37:Core/Src/fmc.c **** 
  38:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
  39:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
  40:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
  41:Core/Src/fmc.c **** 
  42:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  43:Core/Src/fmc.c **** 
  44:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  45:Core/Src/fmc.c **** 
  46:Core/Src/fmc.c ****   /** Perform the SRAM1 memory initialization sequence
  47:Core/Src/fmc.c ****   */
  48:Core/Src/fmc.c ****   hsram1.Instance = FMC_NORSRAM_DEVICE;
  49:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  50:Core/Src/fmc.c ****   /* hsram1.Init */
  51:Core/Src/fmc.c ****   hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
  52:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
  53:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
  54:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
  55:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  57:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  58:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
  59:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  60:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
  61:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  62:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  63:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  64:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  65:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
  66:Core/Src/fmc.c ****   /* Timing */
  67:Core/Src/fmc.c ****   Timing.AddressSetupTime = 15;
  68:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
  69:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
  70:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
  71:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
  72:Core/Src/fmc.c ****   Timing.DataLatency = 17;
  73:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
  74:Core/Src/fmc.c ****   /* ExtTiming */
  75:Core/Src/fmc.c **** 
  76:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  77:Core/Src/fmc.c ****   {
  78:Core/Src/fmc.c ****     Error_Handler( );
  79:Core/Src/fmc.c ****   }
  80:Core/Src/fmc.c **** 
  81:Core/Src/fmc.c ****   /** Perform the SRAM2 memory initialization sequence
  82:Core/Src/fmc.c ****   */
  83:Core/Src/fmc.c ****   hsram2.Instance = FMC_NORSRAM_DEVICE;
  84:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  85:Core/Src/fmc.c ****   /* hsram2.Init */
  86:Core/Src/fmc.c ****   hsram2.Init.NSBank = FMC_NORSRAM_BANK2;
  87:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
  88:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
  89:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 3


  90:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
  91:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  92:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  93:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
  94:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  95:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
  96:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  97:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  98:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  99:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 100:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 101:Core/Src/fmc.c ****   /* Timing */
 102:Core/Src/fmc.c ****   Timing.AddressSetupTime = 2;
 103:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 104:Core/Src/fmc.c ****   Timing.DataSetupTime = 80;
 105:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 0;
 106:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 107:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 108:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 109:Core/Src/fmc.c ****   /* ExtTiming */
 110:Core/Src/fmc.c ****   ExtTiming.AddressSetupTime = 2;
 111:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 112:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 5;
 113:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 114:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
 115:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 116:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 117:Core/Src/fmc.c **** 
 118:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram2, &Timing, &ExtTiming) != HAL_OK)
 119:Core/Src/fmc.c ****   {
 120:Core/Src/fmc.c ****     Error_Handler( );
 121:Core/Src/fmc.c ****   }
 122:Core/Src/fmc.c **** 
 123:Core/Src/fmc.c ****   /** Perform the SDRAM1 memory initialization sequence
 124:Core/Src/fmc.c ****   */
 125:Core/Src/fmc.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 126:Core/Src/fmc.c ****   /* hsdram1.Init */
 127:Core/Src/fmc.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 128:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 129:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 130:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 131:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 132:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 133:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 134:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 135:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 136:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 137:Core/Src/fmc.c ****   /* SdramTiming */
 138:Core/Src/fmc.c ****   SdramTiming.LoadToActiveDelay = 2;
 139:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 140:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 141:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 142:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 143:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 144:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 145:Core/Src/fmc.c **** 
 146:Core/Src/fmc.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 4


 147:Core/Src/fmc.c ****   {
 148:Core/Src/fmc.c ****     Error_Handler( );
 149:Core/Src/fmc.c ****   }
 150:Core/Src/fmc.c **** 
 151:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
 152:Core/Src/fmc.c ****   SDRAM_Initialization_Sequence(&SDRAM_Handler);
 153:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 154:Core/Src/fmc.c **** }
 155:Core/Src/fmc.c **** 
 156:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
 157:Core/Src/fmc.c **** 
 158:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 158 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 216
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 B7B0     		sub	sp, sp, #220
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 240
 159:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 160:Core/Src/fmc.c **** 
 161:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
 162:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 162 3 view .LVU1
  43              		.loc 1 162 20 is_stmt 0 view .LVU2
  44 0004 0023     		movs	r3, #0
  45 0006 3193     		str	r3, [sp, #196]
  46 0008 3293     		str	r3, [sp, #200]
  47 000a 3393     		str	r3, [sp, #204]
  48 000c 3493     		str	r3, [sp, #208]
  49 000e 3593     		str	r3, [sp, #212]
 163:Core/Src/fmc.c ****   if (FMC_Initialized) {
  50              		.loc 1 163 3 is_stmt 1 view .LVU3
  51              		.loc 1 163 7 is_stmt 0 view .LVU4
  52 0010 2F4B     		ldr	r3, .L8
  53 0012 1B68     		ldr	r3, [r3]
  54              		.loc 1 163 6 view .LVU5
  55 0014 0BB1     		cbz	r3, .L6
  56              	.L1:
 164:Core/Src/fmc.c ****     return;
 165:Core/Src/fmc.c ****   }
 166:Core/Src/fmc.c ****   FMC_Initialized = 1;
 167:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 168:Core/Src/fmc.c **** 
 169:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 170:Core/Src/fmc.c ****   */
 171:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 172:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 173:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 5


 174:Core/Src/fmc.c ****     {
 175:Core/Src/fmc.c ****       Error_Handler();
 176:Core/Src/fmc.c ****     }
 177:Core/Src/fmc.c **** 
 178:Core/Src/fmc.c ****   /* Peripheral clock enable */
 179:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 180:Core/Src/fmc.c **** 
 181:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 182:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 183:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 184:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 185:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 186:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 187:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 188:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 189:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 190:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 191:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 192:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 193:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 194:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 195:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 196:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 197:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 198:Core/Src/fmc.c ****   PE7   ------> FMC_DA4
 199:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 200:Core/Src/fmc.c ****   PE8   ------> FMC_DA5
 201:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 202:Core/Src/fmc.c ****   PE9   ------> FMC_DA6
 203:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 204:Core/Src/fmc.c ****   PE10   ------> FMC_DA7
 205:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 206:Core/Src/fmc.c ****   PE11   ------> FMC_DA8
 207:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 208:Core/Src/fmc.c ****   PE12   ------> FMC_DA9
 209:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 210:Core/Src/fmc.c ****   PE13   ------> FMC_DA10
 211:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 212:Core/Src/fmc.c ****   PE14   ------> FMC_DA11
 213:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 214:Core/Src/fmc.c ****   PE15   ------> FMC_DA12
 215:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 216:Core/Src/fmc.c ****   PD8   ------> FMC_DA13
 217:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 218:Core/Src/fmc.c ****   PD9   ------> FMC_DA14
 219:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 220:Core/Src/fmc.c ****   PD10   ------> FMC_DA15
 221:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 222:Core/Src/fmc.c ****   PD14   ------> FMC_DA0
 223:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 224:Core/Src/fmc.c ****   PD15   ------> FMC_DA1
 225:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 226:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 227:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 228:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 229:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 230:Core/Src/fmc.c ****   PD0   ------> FMC_DA2
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 6


 231:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 232:Core/Src/fmc.c ****   PD1   ------> FMC_DA3
 233:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 234:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 235:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 236:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 237:Core/Src/fmc.c ****   PG9   ------> FMC_NE2
 238:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 239:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 240:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 241:Core/Src/fmc.c ****   */
 242:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 243:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 244:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 245:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 249:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 250:Core/Src/fmc.c **** 
 251:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 252:Core/Src/fmc.c **** 
 253:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 254:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 258:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 259:Core/Src/fmc.c **** 
 260:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 261:Core/Src/fmc.c **** 
 262:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 263:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 264:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 265:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 266:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 267:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 268:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 269:Core/Src/fmc.c **** 
 270:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 271:Core/Src/fmc.c **** 
 272:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 273:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 274:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 275:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 276:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 279:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 280:Core/Src/fmc.c **** 
 281:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 282:Core/Src/fmc.c **** 
 283:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 284:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 285:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 286:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_7;
 287:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 7


 288:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 289:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 290:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 291:Core/Src/fmc.c **** 
 292:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 293:Core/Src/fmc.c **** 
 294:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 295:Core/Src/fmc.c **** 
 296:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 297:Core/Src/fmc.c **** }
  57              		.loc 1 297 1 view .LVU6
  58 0016 37B0     		add	sp, sp, #220
  59              	.LCFI2:
  60              		.cfi_remember_state
  61              		.cfi_def_cfa_offset 20
  62              		@ sp needed
  63 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  64              	.L6:
  65              	.LCFI3:
  66              		.cfi_restore_state
 166:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  67              		.loc 1 166 3 is_stmt 1 view .LVU7
 166:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  68              		.loc 1 166 19 is_stmt 0 view .LVU8
  69 001a 2D4B     		ldr	r3, .L8
  70 001c 0122     		movs	r2, #1
  71 001e 1A60     		str	r2, [r3]
 167:Core/Src/fmc.c **** 
  72              		.loc 1 167 3 is_stmt 1 view .LVU9
 167:Core/Src/fmc.c **** 
  73              		.loc 1 167 28 is_stmt 0 view .LVU10
  74 0020 BC22     		movs	r2, #188
  75 0022 0021     		movs	r1, #0
  76 0024 02A8     		add	r0, sp, #8
  77 0026 FFF7FEFF 		bl	memset
  78              	.LVL0:
 171:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  79              		.loc 1 171 5 is_stmt 1 view .LVU11
 171:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  80              		.loc 1 171 46 is_stmt 0 view .LVU12
  81 002a 4FF08073 		mov	r3, #16777216
  82 002e 0293     		str	r3, [sp, #8]
 172:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  83              		.loc 1 172 5 is_stmt 1 view .LVU13
 173:Core/Src/fmc.c ****     {
  84              		.loc 1 173 5 view .LVU14
 173:Core/Src/fmc.c ****     {
  85              		.loc 1 173 9 is_stmt 0 view .LVU15
  86 0030 02A8     		add	r0, sp, #8
  87 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  88              	.LVL1:
 173:Core/Src/fmc.c ****     {
  89              		.loc 1 173 8 discriminator 1 view .LVU16
  90 0036 0028     		cmp	r0, #0
  91 0038 47D1     		bne	.L7
  92              	.L4:
 179:Core/Src/fmc.c **** 
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 8


  93              		.loc 1 179 3 is_stmt 1 view .LVU17
  94              	.LBB2:
 179:Core/Src/fmc.c **** 
  95              		.loc 1 179 3 view .LVU18
 179:Core/Src/fmc.c **** 
  96              		.loc 1 179 3 view .LVU19
  97 003a 264B     		ldr	r3, .L8+4
  98 003c D3F8D420 		ldr	r2, [r3, #212]
  99 0040 42F48052 		orr	r2, r2, #4096
 100 0044 C3F8D420 		str	r2, [r3, #212]
 179:Core/Src/fmc.c **** 
 101              		.loc 1 179 3 view .LVU20
 102 0048 D3F8D430 		ldr	r3, [r3, #212]
 103 004c 03F48053 		and	r3, r3, #4096
 104 0050 0193     		str	r3, [sp, #4]
 179:Core/Src/fmc.c **** 
 105              		.loc 1 179 3 view .LVU21
 106 0052 019B     		ldr	r3, [sp, #4]
 107              	.LBE2:
 179:Core/Src/fmc.c **** 
 108              		.loc 1 179 3 view .LVU22
 243:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 109              		.loc 1 243 3 view .LVU23
 243:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 110              		.loc 1 243 23 is_stmt 0 view .LVU24
 111 0054 4FF63F03 		movw	r3, #63551
 112 0058 3193     		str	r3, [sp, #196]
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 113              		.loc 1 246 3 is_stmt 1 view .LVU25
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 246 24 is_stmt 0 view .LVU26
 115 005a 0227     		movs	r7, #2
 116 005c 3297     		str	r7, [sp, #200]
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117              		.loc 1 247 3 is_stmt 1 view .LVU27
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 247 24 is_stmt 0 view .LVU28
 119 005e 0026     		movs	r6, #0
 120 0060 3396     		str	r6, [sp, #204]
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 121              		.loc 1 248 3 is_stmt 1 view .LVU29
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 248 25 is_stmt 0 view .LVU30
 123 0062 0325     		movs	r5, #3
 124 0064 3495     		str	r5, [sp, #208]
 249:Core/Src/fmc.c **** 
 125              		.loc 1 249 3 is_stmt 1 view .LVU31
 249:Core/Src/fmc.c **** 
 126              		.loc 1 249 29 is_stmt 0 view .LVU32
 127 0066 0C24     		movs	r4, #12
 128 0068 3594     		str	r4, [sp, #212]
 251:Core/Src/fmc.c **** 
 129              		.loc 1 251 3 is_stmt 1 view .LVU33
 130 006a 31A9     		add	r1, sp, #196
 131 006c 1A48     		ldr	r0, .L8+8
 132 006e FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL2:
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 9


 254:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 254 3 view .LVU34
 254:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 254 23 is_stmt 0 view .LVU35
 136 0072 0D23     		movs	r3, #13
 137 0074 3193     		str	r3, [sp, #196]
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 255 3 is_stmt 1 view .LVU36
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 255 24 is_stmt 0 view .LVU37
 140 0076 3297     		str	r7, [sp, #200]
 256:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141              		.loc 1 256 3 is_stmt 1 view .LVU38
 256:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142              		.loc 1 256 24 is_stmt 0 view .LVU39
 143 0078 3396     		str	r6, [sp, #204]
 257:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 257 3 is_stmt 1 view .LVU40
 257:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145              		.loc 1 257 25 is_stmt 0 view .LVU41
 146 007a 3495     		str	r5, [sp, #208]
 258:Core/Src/fmc.c **** 
 147              		.loc 1 258 3 is_stmt 1 view .LVU42
 258:Core/Src/fmc.c **** 
 148              		.loc 1 258 29 is_stmt 0 view .LVU43
 149 007c 3594     		str	r4, [sp, #212]
 260:Core/Src/fmc.c **** 
 150              		.loc 1 260 3 is_stmt 1 view .LVU44
 151 007e 31A9     		add	r1, sp, #196
 152 0080 1648     		ldr	r0, .L8+12
 153 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL3:
 263:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 155              		.loc 1 263 3 view .LVU45
 263:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 156              		.loc 1 263 23 is_stmt 0 view .LVU46
 157 0086 48F23733 		movw	r3, #33591
 158 008a 3193     		str	r3, [sp, #196]
 265:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 265 3 is_stmt 1 view .LVU47
 265:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 265 24 is_stmt 0 view .LVU48
 161 008c 3297     		str	r7, [sp, #200]
 266:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 266 3 is_stmt 1 view .LVU49
 266:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 266 24 is_stmt 0 view .LVU50
 164 008e 3396     		str	r6, [sp, #204]
 267:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165              		.loc 1 267 3 is_stmt 1 view .LVU51
 267:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 166              		.loc 1 267 25 is_stmt 0 view .LVU52
 167 0090 3495     		str	r5, [sp, #208]
 268:Core/Src/fmc.c **** 
 168              		.loc 1 268 3 is_stmt 1 view .LVU53
 268:Core/Src/fmc.c **** 
 169              		.loc 1 268 29 is_stmt 0 view .LVU54
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 10


 170 0092 3594     		str	r4, [sp, #212]
 270:Core/Src/fmc.c **** 
 171              		.loc 1 270 3 is_stmt 1 view .LVU55
 172 0094 31A9     		add	r1, sp, #196
 173 0096 1248     		ldr	r0, .L8+16
 174 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL4:
 273:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 176              		.loc 1 273 3 view .LVU56
 273:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 177              		.loc 1 273 23 is_stmt 0 view .LVU57
 178 009c 4FF68373 		movw	r3, #65411
 179 00a0 3193     		str	r3, [sp, #196]
 276:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 276 3 is_stmt 1 view .LVU58
 276:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 276 24 is_stmt 0 view .LVU59
 182 00a2 3297     		str	r7, [sp, #200]
 277:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 277 3 is_stmt 1 view .LVU60
 277:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 277 24 is_stmt 0 view .LVU61
 185 00a4 3396     		str	r6, [sp, #204]
 278:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 278 3 is_stmt 1 view .LVU62
 278:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 187              		.loc 1 278 25 is_stmt 0 view .LVU63
 188 00a6 3495     		str	r5, [sp, #208]
 279:Core/Src/fmc.c **** 
 189              		.loc 1 279 3 is_stmt 1 view .LVU64
 279:Core/Src/fmc.c **** 
 190              		.loc 1 279 29 is_stmt 0 view .LVU65
 191 00a8 3594     		str	r4, [sp, #212]
 281:Core/Src/fmc.c **** 
 192              		.loc 1 281 3 is_stmt 1 view .LVU66
 193 00aa 31A9     		add	r1, sp, #196
 194 00ac 0D48     		ldr	r0, .L8+20
 195 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 284:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 197              		.loc 1 284 3 view .LVU67
 284:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 198              		.loc 1 284 23 is_stmt 0 view .LVU68
 199 00b2 4CF2B373 		movw	r3, #51123
 200 00b6 3193     		str	r3, [sp, #196]
 287:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 287 3 is_stmt 1 view .LVU69
 287:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 287 24 is_stmt 0 view .LVU70
 203 00b8 3297     		str	r7, [sp, #200]
 288:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 288 3 is_stmt 1 view .LVU71
 288:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205              		.loc 1 288 24 is_stmt 0 view .LVU72
 206 00ba 3396     		str	r6, [sp, #204]
 289:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 207              		.loc 1 289 3 is_stmt 1 view .LVU73
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 11


 289:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 208              		.loc 1 289 25 is_stmt 0 view .LVU74
 209 00bc 3495     		str	r5, [sp, #208]
 290:Core/Src/fmc.c **** 
 210              		.loc 1 290 3 is_stmt 1 view .LVU75
 290:Core/Src/fmc.c **** 
 211              		.loc 1 290 29 is_stmt 0 view .LVU76
 212 00be 3594     		str	r4, [sp, #212]
 292:Core/Src/fmc.c **** 
 213              		.loc 1 292 3 is_stmt 1 view .LVU77
 214 00c0 31A9     		add	r1, sp, #196
 215 00c2 0948     		ldr	r0, .L8+24
 216 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 218 00c8 A5E7     		b	.L1
 219              	.L7:
 175:Core/Src/fmc.c ****     }
 220              		.loc 1 175 7 view .LVU78
 221 00ca FFF7FEFF 		bl	Error_Handler
 222              	.LVL7:
 223 00ce B4E7     		b	.L4
 224              	.L9:
 225              		.align	2
 226              	.L8:
 227 00d0 00000000 		.word	FMC_Initialized
 228 00d4 00440258 		.word	1476543488
 229 00d8 00140258 		.word	1476531200
 230 00dc 00080258 		.word	1476528128
 231 00e0 00180258 		.word	1476532224
 232 00e4 00100258 		.word	1476530176
 233 00e8 000C0258 		.word	1476529152
 234              		.cfi_endproc
 235              	.LFE365:
 237              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 238              		.align	1
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	HAL_FMC_MspDeInit:
 244              	.LFB368:
 298:Core/Src/fmc.c **** 
 299:Core/Src/fmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 300:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 301:Core/Src/fmc.c **** 
 302:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 303:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 304:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 305:Core/Src/fmc.c **** 
 306:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 307:Core/Src/fmc.c **** }
 308:Core/Src/fmc.c **** 
 309:Core/Src/fmc.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 310:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 311:Core/Src/fmc.c **** 
 312:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 0 */
 313:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 314:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 12


 315:Core/Src/fmc.c **** 
 316:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 1 */
 317:Core/Src/fmc.c **** }
 318:Core/Src/fmc.c **** 
 319:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 320:Core/Src/fmc.c **** 
 321:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 245              		.loc 1 321 36 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 08B5     		push	{r3, lr}
 250              	.LCFI4:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
 322:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 323:Core/Src/fmc.c **** 
 324:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 325:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 254              		.loc 1 325 3 view .LVU80
 255              		.loc 1 325 7 is_stmt 0 view .LVU81
 256 0002 134B     		ldr	r3, .L14
 257 0004 1B68     		ldr	r3, [r3]
 258              		.loc 1 325 6 view .LVU82
 259 0006 03B1     		cbz	r3, .L13
 260              	.L10:
 326:Core/Src/fmc.c ****     return;
 327:Core/Src/fmc.c ****   }
 328:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 329:Core/Src/fmc.c ****   /* Peripheral clock enable */
 330:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 331:Core/Src/fmc.c **** 
 332:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 333:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 334:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 335:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 336:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 337:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 338:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 339:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 340:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 341:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 342:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 343:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 344:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 345:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 346:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 347:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 348:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 349:Core/Src/fmc.c ****   PE7   ------> FMC_DA4
 350:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 351:Core/Src/fmc.c ****   PE8   ------> FMC_DA5
 352:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 353:Core/Src/fmc.c ****   PE9   ------> FMC_DA6
 354:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 355:Core/Src/fmc.c ****   PE10   ------> FMC_DA7
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 13


 356:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 357:Core/Src/fmc.c ****   PE11   ------> FMC_DA8
 358:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 359:Core/Src/fmc.c ****   PE12   ------> FMC_DA9
 360:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 361:Core/Src/fmc.c ****   PE13   ------> FMC_DA10
 362:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 363:Core/Src/fmc.c ****   PE14   ------> FMC_DA11
 364:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 365:Core/Src/fmc.c ****   PE15   ------> FMC_DA12
 366:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 367:Core/Src/fmc.c ****   PD8   ------> FMC_DA13
 368:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 369:Core/Src/fmc.c ****   PD9   ------> FMC_DA14
 370:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 371:Core/Src/fmc.c ****   PD10   ------> FMC_DA15
 372:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 373:Core/Src/fmc.c ****   PD14   ------> FMC_DA0
 374:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 375:Core/Src/fmc.c ****   PD15   ------> FMC_DA1
 376:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 377:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 378:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 379:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 380:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 381:Core/Src/fmc.c ****   PD0   ------> FMC_DA2
 382:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 383:Core/Src/fmc.c ****   PD1   ------> FMC_DA3
 384:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 385:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 386:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 387:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 388:Core/Src/fmc.c ****   PG9   ------> FMC_NE2
 389:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 390:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 391:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 392:Core/Src/fmc.c ****   */
 393:Core/Src/fmc.c **** 
 394:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 395:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 396:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 397:Core/Src/fmc.c **** 
 398:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3);
 399:Core/Src/fmc.c **** 
 400:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 401:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15);
 402:Core/Src/fmc.c **** 
 403:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 404:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 405:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 406:Core/Src/fmc.c **** 
 407:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 408:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 409:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_7);
 410:Core/Src/fmc.c **** 
 411:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 412:Core/Src/fmc.c **** 
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 14


 413:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 414:Core/Src/fmc.c **** }
 261              		.loc 1 414 1 view .LVU83
 262 0008 08BD     		pop	{r3, pc}
 263              	.L13:
 328:Core/Src/fmc.c ****   /* Peripheral clock enable */
 264              		.loc 1 328 3 is_stmt 1 view .LVU84
 328:Core/Src/fmc.c ****   /* Peripheral clock enable */
 265              		.loc 1 328 21 is_stmt 0 view .LVU85
 266 000a 114B     		ldr	r3, .L14
 267 000c 0122     		movs	r2, #1
 268 000e 1A60     		str	r2, [r3]
 330:Core/Src/fmc.c **** 
 269              		.loc 1 330 3 is_stmt 1 view .LVU86
 270 0010 104A     		ldr	r2, .L14+4
 271 0012 D2F8D430 		ldr	r3, [r2, #212]
 272 0016 23F48053 		bic	r3, r3, #4096
 273 001a C2F8D430 		str	r3, [r2, #212]
 394:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 274              		.loc 1 394 3 view .LVU87
 275 001e 4FF63F01 		movw	r1, #63551
 276 0022 0D48     		ldr	r0, .L14+8
 277 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 278              	.LVL8:
 398:Core/Src/fmc.c **** 
 279              		.loc 1 398 3 view .LVU88
 280 0028 0D21     		movs	r1, #13
 281 002a 0C48     		ldr	r0, .L14+12
 282 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 283              	.LVL9:
 400:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15);
 284              		.loc 1 400 3 view .LVU89
 285 0030 48F23731 		movw	r1, #33591
 286 0034 0A48     		ldr	r0, .L14+16
 287 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL10:
 403:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 289              		.loc 1 403 3 view .LVU90
 290 003a 4FF68371 		movw	r1, #65411
 291 003e 0948     		ldr	r0, .L14+20
 292 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293              	.LVL11:
 407:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 294              		.loc 1 407 3 view .LVU91
 295 0044 4CF2B371 		movw	r1, #51123
 296 0048 0748     		ldr	r0, .L14+24
 297 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 298              	.LVL12:
 299 004e DBE7     		b	.L10
 300              	.L15:
 301              		.align	2
 302              	.L14:
 303 0050 00000000 		.word	FMC_DeInitialized
 304 0054 00440258 		.word	1476543488
 305 0058 00140258 		.word	1476531200
 306 005c 00080258 		.word	1476528128
 307 0060 00180258 		.word	1476532224
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 15


 308 0064 00100258 		.word	1476530176
 309 0068 000C0258 		.word	1476529152
 310              		.cfi_endproc
 311              	.LFE368:
 313              		.section	.text.MX_FMC_Init,"ax",%progbits
 314              		.align	1
 315              		.global	MX_FMC_Init
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	MX_FMC_Init:
 321              	.LFB364:
  33:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 322              		.loc 1 33 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 88
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326 0000 30B5     		push	{r4, r5, lr}
 327              	.LCFI5:
 328              		.cfi_def_cfa_offset 12
 329              		.cfi_offset 4, -12
 330              		.cfi_offset 5, -8
 331              		.cfi_offset 14, -4
 332 0002 97B0     		sub	sp, sp, #92
 333              	.LCFI6:
 334              		.cfi_def_cfa_offset 104
  38:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 335              		.loc 1 38 3 view .LVU93
  38:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 336              		.loc 1 38 29 is_stmt 0 view .LVU94
 337 0004 0022     		movs	r2, #0
 338 0006 0F92     		str	r2, [sp, #60]
 339 0008 1092     		str	r2, [sp, #64]
 340 000a 1192     		str	r2, [sp, #68]
 341 000c 1292     		str	r2, [sp, #72]
 342 000e 1392     		str	r2, [sp, #76]
 343 0010 1492     		str	r2, [sp, #80]
 344 0012 1592     		str	r2, [sp, #84]
  39:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 345              		.loc 1 39 3 is_stmt 1 view .LVU95
  39:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 346              		.loc 1 39 29 is_stmt 0 view .LVU96
 347 0014 0892     		str	r2, [sp, #32]
 348 0016 0992     		str	r2, [sp, #36]
 349 0018 0A92     		str	r2, [sp, #40]
 350 001a 0B92     		str	r2, [sp, #44]
 351 001c 0C92     		str	r2, [sp, #48]
 352 001e 0D92     		str	r2, [sp, #52]
 353 0020 0E92     		str	r2, [sp, #56]
  40:Core/Src/fmc.c **** 
 354              		.loc 1 40 3 is_stmt 1 view .LVU97
  40:Core/Src/fmc.c **** 
 355              		.loc 1 40 27 is_stmt 0 view .LVU98
 356 0022 0192     		str	r2, [sp, #4]
 357 0024 0292     		str	r2, [sp, #8]
 358 0026 0392     		str	r2, [sp, #12]
 359 0028 0492     		str	r2, [sp, #16]
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 16


 360 002a 0592     		str	r2, [sp, #20]
 361 002c 0692     		str	r2, [sp, #24]
 362 002e 0792     		str	r2, [sp, #28]
  48:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 363              		.loc 1 48 3 is_stmt 1 view .LVU99
  48:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 364              		.loc 1 48 19 is_stmt 0 view .LVU100
 365 0030 4848     		ldr	r0, .L24
 366 0032 494B     		ldr	r3, .L24+4
 367 0034 0360     		str	r3, [r0]
  49:Core/Src/fmc.c ****   /* hsram1.Init */
 368              		.loc 1 49 3 is_stmt 1 view .LVU101
  49:Core/Src/fmc.c ****   /* hsram1.Init */
 369              		.loc 1 49 19 is_stmt 0 view .LVU102
 370 0036 03F58273 		add	r3, r3, #260
 371 003a 4360     		str	r3, [r0, #4]
  51:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 372              		.loc 1 51 3 is_stmt 1 view .LVU103
  51:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 373              		.loc 1 51 22 is_stmt 0 view .LVU104
 374 003c 8260     		str	r2, [r0, #8]
  52:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 375              		.loc 1 52 3 is_stmt 1 view .LVU105
  52:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 376              		.loc 1 52 30 is_stmt 0 view .LVU106
 377 003e 0223     		movs	r3, #2
 378 0040 C360     		str	r3, [r0, #12]
  53:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 379              		.loc 1 53 3 is_stmt 1 view .LVU107
  53:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 380              		.loc 1 53 26 is_stmt 0 view .LVU108
 381 0042 0423     		movs	r3, #4
 382 0044 0361     		str	r3, [r0, #16]
  54:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 383              		.loc 1 54 3 is_stmt 1 view .LVU109
  54:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 384              		.loc 1 54 31 is_stmt 0 view .LVU110
 385 0046 1021     		movs	r1, #16
 386 0048 4161     		str	r1, [r0, #20]
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 387              		.loc 1 55 3 is_stmt 1 view .LVU111
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 388              		.loc 1 55 31 is_stmt 0 view .LVU112
 389 004a 8261     		str	r2, [r0, #24]
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 390              		.loc 1 56 3 is_stmt 1 view .LVU113
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 391              		.loc 1 56 34 is_stmt 0 view .LVU114
 392 004c C261     		str	r2, [r0, #28]
  57:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 393              		.loc 1 57 3 is_stmt 1 view .LVU115
  57:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 394              		.loc 1 57 32 is_stmt 0 view .LVU116
 395 004e 0262     		str	r2, [r0, #32]
  58:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 396              		.loc 1 58 3 is_stmt 1 view .LVU117
  58:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 17


 397              		.loc 1 58 30 is_stmt 0 view .LVU118
 398 0050 4FF48053 		mov	r3, #4096
 399 0054 4362     		str	r3, [r0, #36]
  59:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 400              		.loc 1 59 3 is_stmt 1 view .LVU119
  59:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 401              		.loc 1 59 26 is_stmt 0 view .LVU120
 402 0056 8262     		str	r2, [r0, #40]
  60:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 403              		.loc 1 60 3 is_stmt 1 view .LVU121
  60:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 404              		.loc 1 60 28 is_stmt 0 view .LVU122
 405 0058 C262     		str	r2, [r0, #44]
  61:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 406              		.loc 1 61 3 is_stmt 1 view .LVU123
  61:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 407              		.loc 1 61 32 is_stmt 0 view .LVU124
 408 005a 0263     		str	r2, [r0, #48]
  62:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 409              		.loc 1 62 3 is_stmt 1 view .LVU125
  62:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 410              		.loc 1 62 26 is_stmt 0 view .LVU126
 411 005c 4263     		str	r2, [r0, #52]
  63:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 412              		.loc 1 63 3 is_stmt 1 view .LVU127
  63:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 413              		.loc 1 63 31 is_stmt 0 view .LVU128
 414 005e 8263     		str	r2, [r0, #56]
  64:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 415              		.loc 1 64 3 is_stmt 1 view .LVU129
  64:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 416              		.loc 1 64 25 is_stmt 0 view .LVU130
 417 0060 C263     		str	r2, [r0, #60]
  65:Core/Src/fmc.c ****   /* Timing */
 418              		.loc 1 65 3 is_stmt 1 view .LVU131
  65:Core/Src/fmc.c ****   /* Timing */
 419              		.loc 1 65 24 is_stmt 0 view .LVU132
 420 0062 0264     		str	r2, [r0, #64]
  67:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 421              		.loc 1 67 3 is_stmt 1 view .LVU133
  67:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 422              		.loc 1 67 27 is_stmt 0 view .LVU134
 423 0064 0F23     		movs	r3, #15
 424 0066 0F93     		str	r3, [sp, #60]
  68:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 425              		.loc 1 68 3 is_stmt 1 view .LVU135
  68:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 426              		.loc 1 68 26 is_stmt 0 view .LVU136
 427 0068 1093     		str	r3, [sp, #64]
  69:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 428              		.loc 1 69 3 is_stmt 1 view .LVU137
  69:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 429              		.loc 1 69 24 is_stmt 0 view .LVU138
 430 006a FF24     		movs	r4, #255
 431 006c 1194     		str	r4, [sp, #68]
  70:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 432              		.loc 1 70 3 is_stmt 1 view .LVU139
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 18


  70:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 433              		.loc 1 70 32 is_stmt 0 view .LVU140
 434 006e 1293     		str	r3, [sp, #72]
  71:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 435              		.loc 1 71 3 is_stmt 1 view .LVU141
  71:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 436              		.loc 1 71 22 is_stmt 0 view .LVU142
 437 0070 1391     		str	r1, [sp, #76]
  72:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 438              		.loc 1 72 3 is_stmt 1 view .LVU143
  72:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 439              		.loc 1 72 22 is_stmt 0 view .LVU144
 440 0072 1123     		movs	r3, #17
 441 0074 1493     		str	r3, [sp, #80]
  73:Core/Src/fmc.c ****   /* ExtTiming */
 442              		.loc 1 73 3 is_stmt 1 view .LVU145
  76:Core/Src/fmc.c ****   {
 443              		.loc 1 76 3 view .LVU146
  76:Core/Src/fmc.c ****   {
 444              		.loc 1 76 7 is_stmt 0 view .LVU147
 445 0076 0FA9     		add	r1, sp, #60
 446 0078 FFF7FEFF 		bl	HAL_SRAM_Init
 447              	.LVL13:
  76:Core/Src/fmc.c ****   {
 448              		.loc 1 76 6 discriminator 1 view .LVU148
 449 007c 0028     		cmp	r0, #0
 450 007e 5FD1     		bne	.L21
 451              	.L17:
  83:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 452              		.loc 1 83 3 is_stmt 1 view .LVU149
  83:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 453              		.loc 1 83 19 is_stmt 0 view .LVU150
 454 0080 3648     		ldr	r0, .L24+8
 455 0082 354B     		ldr	r3, .L24+4
 456 0084 0360     		str	r3, [r0]
  84:Core/Src/fmc.c ****   /* hsram2.Init */
 457              		.loc 1 84 3 is_stmt 1 view .LVU151
  84:Core/Src/fmc.c ****   /* hsram2.Init */
 458              		.loc 1 84 19 is_stmt 0 view .LVU152
 459 0086 03F58273 		add	r3, r3, #260
 460 008a 4360     		str	r3, [r0, #4]
  86:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 461              		.loc 1 86 3 is_stmt 1 view .LVU153
  86:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 462              		.loc 1 86 22 is_stmt 0 view .LVU154
 463 008c 0221     		movs	r1, #2
 464 008e 8160     		str	r1, [r0, #8]
  87:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 465              		.loc 1 87 3 is_stmt 1 view .LVU155
  87:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 466              		.loc 1 87 30 is_stmt 0 view .LVU156
 467 0090 0023     		movs	r3, #0
 468 0092 C360     		str	r3, [r0, #12]
  88:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 469              		.loc 1 88 3 is_stmt 1 view .LVU157
  88:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 470              		.loc 1 88 26 is_stmt 0 view .LVU158
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 19


 471 0094 0361     		str	r3, [r0, #16]
  89:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 472              		.loc 1 89 3 is_stmt 1 view .LVU159
  89:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 473              		.loc 1 89 31 is_stmt 0 view .LVU160
 474 0096 1022     		movs	r2, #16
 475 0098 4261     		str	r2, [r0, #20]
  90:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 476              		.loc 1 90 3 is_stmt 1 view .LVU161
  90:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 477              		.loc 1 90 31 is_stmt 0 view .LVU162
 478 009a 8361     		str	r3, [r0, #24]
  91:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 479              		.loc 1 91 3 is_stmt 1 view .LVU163
  91:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 480              		.loc 1 91 34 is_stmt 0 view .LVU164
 481 009c C361     		str	r3, [r0, #28]
  92:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 482              		.loc 1 92 3 is_stmt 1 view .LVU165
  92:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 483              		.loc 1 92 32 is_stmt 0 view .LVU166
 484 009e 0362     		str	r3, [r0, #32]
  93:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 485              		.loc 1 93 3 is_stmt 1 view .LVU167
  93:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 486              		.loc 1 93 30 is_stmt 0 view .LVU168
 487 00a0 4FF48054 		mov	r4, #4096
 488 00a4 4462     		str	r4, [r0, #36]
  94:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 489              		.loc 1 94 3 is_stmt 1 view .LVU169
  94:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 490              		.loc 1 94 26 is_stmt 0 view .LVU170
 491 00a6 8362     		str	r3, [r0, #40]
  95:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 492              		.loc 1 95 3 is_stmt 1 view .LVU171
  95:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 493              		.loc 1 95 28 is_stmt 0 view .LVU172
 494 00a8 4FF48044 		mov	r4, #16384
 495 00ac C462     		str	r4, [r0, #44]
  96:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 496              		.loc 1 96 3 is_stmt 1 view .LVU173
  96:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 497              		.loc 1 96 32 is_stmt 0 view .LVU174
 498 00ae 0363     		str	r3, [r0, #48]
  97:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 499              		.loc 1 97 3 is_stmt 1 view .LVU175
  97:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 500              		.loc 1 97 26 is_stmt 0 view .LVU176
 501 00b0 4363     		str	r3, [r0, #52]
  98:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 502              		.loc 1 98 3 is_stmt 1 view .LVU177
  98:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 503              		.loc 1 98 31 is_stmt 0 view .LVU178
 504 00b2 8363     		str	r3, [r0, #56]
  99:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 505              		.loc 1 99 3 is_stmt 1 view .LVU179
  99:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 20


 506              		.loc 1 99 25 is_stmt 0 view .LVU180
 507 00b4 C363     		str	r3, [r0, #60]
 100:Core/Src/fmc.c ****   /* Timing */
 508              		.loc 1 100 3 is_stmt 1 view .LVU181
 100:Core/Src/fmc.c ****   /* Timing */
 509              		.loc 1 100 24 is_stmt 0 view .LVU182
 510 00b6 0364     		str	r3, [r0, #64]
 102:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 511              		.loc 1 102 3 is_stmt 1 view .LVU183
 102:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 512              		.loc 1 102 27 is_stmt 0 view .LVU184
 513 00b8 0F91     		str	r1, [sp, #60]
 103:Core/Src/fmc.c ****   Timing.DataSetupTime = 80;
 514              		.loc 1 103 3 is_stmt 1 view .LVU185
 103:Core/Src/fmc.c ****   Timing.DataSetupTime = 80;
 515              		.loc 1 103 26 is_stmt 0 view .LVU186
 516 00ba 0F25     		movs	r5, #15
 517 00bc 1095     		str	r5, [sp, #64]
 104:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 0;
 518              		.loc 1 104 3 is_stmt 1 view .LVU187
 104:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 0;
 519              		.loc 1 104 24 is_stmt 0 view .LVU188
 520 00be 5024     		movs	r4, #80
 521 00c0 1194     		str	r4, [sp, #68]
 105:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 522              		.loc 1 105 3 is_stmt 1 view .LVU189
 105:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 523              		.loc 1 105 32 is_stmt 0 view .LVU190
 524 00c2 1293     		str	r3, [sp, #72]
 106:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 525              		.loc 1 106 3 is_stmt 1 view .LVU191
 106:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 526              		.loc 1 106 22 is_stmt 0 view .LVU192
 527 00c4 1392     		str	r2, [sp, #76]
 107:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 528              		.loc 1 107 3 is_stmt 1 view .LVU193
 107:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 529              		.loc 1 107 22 is_stmt 0 view .LVU194
 530 00c6 1124     		movs	r4, #17
 531 00c8 1494     		str	r4, [sp, #80]
 108:Core/Src/fmc.c ****   /* ExtTiming */
 532              		.loc 1 108 3 is_stmt 1 view .LVU195
 108:Core/Src/fmc.c ****   /* ExtTiming */
 533              		.loc 1 108 21 is_stmt 0 view .LVU196
 534 00ca 1593     		str	r3, [sp, #84]
 110:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 535              		.loc 1 110 3 is_stmt 1 view .LVU197
 110:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 536              		.loc 1 110 30 is_stmt 0 view .LVU198
 537 00cc 0891     		str	r1, [sp, #32]
 111:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 5;
 538              		.loc 1 111 3 is_stmt 1 view .LVU199
 111:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 5;
 539              		.loc 1 111 29 is_stmt 0 view .LVU200
 540 00ce 0995     		str	r5, [sp, #36]
 112:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 541              		.loc 1 112 3 is_stmt 1 view .LVU201
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 21


 112:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 542              		.loc 1 112 27 is_stmt 0 view .LVU202
 543 00d0 0521     		movs	r1, #5
 544 00d2 0A91     		str	r1, [sp, #40]
 113:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
 545              		.loc 1 113 3 is_stmt 1 view .LVU203
 113:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
 546              		.loc 1 113 35 is_stmt 0 view .LVU204
 547 00d4 0B93     		str	r3, [sp, #44]
 114:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 548              		.loc 1 114 3 is_stmt 1 view .LVU205
 114:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 549              		.loc 1 114 25 is_stmt 0 view .LVU206
 550 00d6 0C92     		str	r2, [sp, #48]
 115:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 551              		.loc 1 115 3 is_stmt 1 view .LVU207
 115:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 552              		.loc 1 115 25 is_stmt 0 view .LVU208
 553 00d8 0D94     		str	r4, [sp, #52]
 116:Core/Src/fmc.c **** 
 554              		.loc 1 116 3 is_stmt 1 view .LVU209
 116:Core/Src/fmc.c **** 
 555              		.loc 1 116 24 is_stmt 0 view .LVU210
 556 00da 0E93     		str	r3, [sp, #56]
 118:Core/Src/fmc.c ****   {
 557              		.loc 1 118 3 is_stmt 1 view .LVU211
 118:Core/Src/fmc.c ****   {
 558              		.loc 1 118 7 is_stmt 0 view .LVU212
 559 00dc 08AA     		add	r2, sp, #32
 560 00de 0FA9     		add	r1, sp, #60
 561 00e0 FFF7FEFF 		bl	HAL_SRAM_Init
 562              	.LVL14:
 118:Core/Src/fmc.c ****   {
 563              		.loc 1 118 6 discriminator 1 view .LVU213
 564 00e4 0028     		cmp	r0, #0
 565 00e6 2ED1     		bne	.L22
 566              	.L18:
 125:Core/Src/fmc.c ****   /* hsdram1.Init */
 567              		.loc 1 125 3 is_stmt 1 view .LVU214
 125:Core/Src/fmc.c ****   /* hsdram1.Init */
 568              		.loc 1 125 20 is_stmt 0 view .LVU215
 569 00e8 1D48     		ldr	r0, .L24+12
 570 00ea 1E4B     		ldr	r3, .L24+16
 571 00ec 0360     		str	r3, [r0]
 127:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 572              		.loc 1 127 3 is_stmt 1 view .LVU216
 127:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 573              		.loc 1 127 23 is_stmt 0 view .LVU217
 574 00ee 0023     		movs	r3, #0
 575 00f0 4360     		str	r3, [r0, #4]
 128:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 576              		.loc 1 128 3 is_stmt 1 view .LVU218
 128:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 577              		.loc 1 128 33 is_stmt 0 view .LVU219
 578 00f2 0122     		movs	r2, #1
 579 00f4 8260     		str	r2, [r0, #8]
 129:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 22


 580              		.loc 1 129 3 is_stmt 1 view .LVU220
 129:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 581              		.loc 1 129 30 is_stmt 0 view .LVU221
 582 00f6 0822     		movs	r2, #8
 583 00f8 C260     		str	r2, [r0, #12]
 130:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 584              		.loc 1 130 3 is_stmt 1 view .LVU222
 130:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 585              		.loc 1 130 32 is_stmt 0 view .LVU223
 586 00fa 1021     		movs	r1, #16
 587 00fc 0161     		str	r1, [r0, #16]
 131:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 588              		.loc 1 131 3 is_stmt 1 view .LVU224
 131:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 589              		.loc 1 131 35 is_stmt 0 view .LVU225
 590 00fe 4021     		movs	r1, #64
 591 0100 4161     		str	r1, [r0, #20]
 132:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 592              		.loc 1 132 3 is_stmt 1 view .LVU226
 132:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 593              		.loc 1 132 27 is_stmt 0 view .LVU227
 594 0102 4FF48071 		mov	r1, #256
 595 0106 8161     		str	r1, [r0, #24]
 133:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 596              		.loc 1 133 3 is_stmt 1 view .LVU228
 133:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 597              		.loc 1 133 32 is_stmt 0 view .LVU229
 598 0108 C361     		str	r3, [r0, #28]
 134:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 599              		.loc 1 134 3 is_stmt 1 view .LVU230
 134:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 600              		.loc 1 134 30 is_stmt 0 view .LVU231
 601 010a 4FF40061 		mov	r1, #2048
 602 010e 0162     		str	r1, [r0, #32]
 135:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 603              		.loc 1 135 3 is_stmt 1 view .LVU232
 135:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 604              		.loc 1 135 26 is_stmt 0 view .LVU233
 605 0110 4FF48051 		mov	r1, #4096
 606 0114 4162     		str	r1, [r0, #36]
 136:Core/Src/fmc.c ****   /* SdramTiming */
 607              		.loc 1 136 3 is_stmt 1 view .LVU234
 136:Core/Src/fmc.c ****   /* SdramTiming */
 608              		.loc 1 136 30 is_stmt 0 view .LVU235
 609 0116 8362     		str	r3, [r0, #40]
 138:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 610              		.loc 1 138 3 is_stmt 1 view .LVU236
 138:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 611              		.loc 1 138 33 is_stmt 0 view .LVU237
 612 0118 0223     		movs	r3, #2
 613 011a 0193     		str	r3, [sp, #4]
 139:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 614              		.loc 1 139 3 is_stmt 1 view .LVU238
 139:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 615              		.loc 1 139 36 is_stmt 0 view .LVU239
 616 011c 0292     		str	r2, [sp, #8]
 140:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 23


 617              		.loc 1 140 3 is_stmt 1 view .LVU240
 140:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 618              		.loc 1 140 31 is_stmt 0 view .LVU241
 619 011e 0622     		movs	r2, #6
 620 0120 0392     		str	r2, [sp, #12]
 141:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 621              		.loc 1 141 3 is_stmt 1 view .LVU242
 141:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 622              		.loc 1 141 29 is_stmt 0 view .LVU243
 623 0122 0492     		str	r2, [sp, #16]
 142:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 624              		.loc 1 142 3 is_stmt 1 view .LVU244
 142:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 625              		.loc 1 142 33 is_stmt 0 view .LVU245
 626 0124 0422     		movs	r2, #4
 627 0126 0592     		str	r2, [sp, #20]
 143:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 628              		.loc 1 143 3 is_stmt 1 view .LVU246
 143:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 629              		.loc 1 143 23 is_stmt 0 view .LVU247
 630 0128 0693     		str	r3, [sp, #24]
 144:Core/Src/fmc.c **** 
 631              		.loc 1 144 3 is_stmt 1 view .LVU248
 144:Core/Src/fmc.c **** 
 632              		.loc 1 144 24 is_stmt 0 view .LVU249
 633 012a 0793     		str	r3, [sp, #28]
 146:Core/Src/fmc.c ****   {
 634              		.loc 1 146 3 is_stmt 1 view .LVU250
 146:Core/Src/fmc.c ****   {
 635              		.loc 1 146 7 is_stmt 0 view .LVU251
 636 012c 0DEB0201 		add	r1, sp, r2
 637 0130 FFF7FEFF 		bl	HAL_SDRAM_Init
 638              	.LVL15:
 146:Core/Src/fmc.c ****   {
 639              		.loc 1 146 6 discriminator 1 view .LVU252
 640 0134 50B9     		cbnz	r0, .L23
 641              	.L19:
 152:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 642              		.loc 1 152 3 is_stmt 1 view .LVU253
 643 0136 0C48     		ldr	r0, .L24+20
 644 0138 FFF7FEFF 		bl	SDRAM_Initialization_Sequence
 645              	.LVL16:
 154:Core/Src/fmc.c **** 
 646              		.loc 1 154 1 is_stmt 0 view .LVU254
 647 013c 17B0     		add	sp, sp, #92
 648              	.LCFI7:
 649              		.cfi_remember_state
 650              		.cfi_def_cfa_offset 12
 651              		@ sp needed
 652 013e 30BD     		pop	{r4, r5, pc}
 653              	.L21:
 654              	.LCFI8:
 655              		.cfi_restore_state
  78:Core/Src/fmc.c ****   }
 656              		.loc 1 78 5 is_stmt 1 view .LVU255
 657 0140 FFF7FEFF 		bl	Error_Handler
 658              	.LVL17:
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 24


 659 0144 9CE7     		b	.L17
 660              	.L22:
 120:Core/Src/fmc.c ****   }
 661              		.loc 1 120 5 view .LVU256
 662 0146 FFF7FEFF 		bl	Error_Handler
 663              	.LVL18:
 664 014a CDE7     		b	.L18
 665              	.L23:
 148:Core/Src/fmc.c ****   }
 666              		.loc 1 148 5 view .LVU257
 667 014c FFF7FEFF 		bl	Error_Handler
 668              	.LVL19:
 669 0150 F1E7     		b	.L19
 670              	.L25:
 671 0152 00BF     		.align	2
 672              	.L24:
 673 0154 00000000 		.word	hsram1
 674 0158 00400052 		.word	1375748096
 675 015c 00000000 		.word	hsram2
 676 0160 00000000 		.word	hsdram1
 677 0164 40410052 		.word	1375748416
 678 0168 00000000 		.word	SDRAM_Handler
 679              		.cfi_endproc
 680              	.LFE364:
 682              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 683              		.align	1
 684              		.global	HAL_SRAM_MspInit
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	HAL_SRAM_MspInit:
 690              	.LVL20:
 691              	.LFB366:
 299:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 692              		.loc 1 299 54 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 299:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 696              		.loc 1 299 54 is_stmt 0 view .LVU259
 697 0000 08B5     		push	{r3, lr}
 698              	.LCFI9:
 699              		.cfi_def_cfa_offset 8
 700              		.cfi_offset 3, -8
 701              		.cfi_offset 14, -4
 303:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 702              		.loc 1 303 3 is_stmt 1 view .LVU260
 703 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 704              	.LVL21:
 307:Core/Src/fmc.c **** 
 705              		.loc 1 307 1 is_stmt 0 view .LVU261
 706 0006 08BD     		pop	{r3, pc}
 707              		.cfi_endproc
 708              	.LFE366:
 710              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 711              		.align	1
 712              		.global	HAL_SDRAM_MspInit
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 25


 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	HAL_SDRAM_MspInit:
 718              	.LVL22:
 719              	.LFB367:
 309:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 720              		.loc 1 309 57 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 309:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 724              		.loc 1 309 57 is_stmt 0 view .LVU263
 725 0000 08B5     		push	{r3, lr}
 726              	.LCFI10:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 3, -8
 729              		.cfi_offset 14, -4
 313:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 730              		.loc 1 313 3 is_stmt 1 view .LVU264
 731 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 732              	.LVL23:
 317:Core/Src/fmc.c **** 
 733              		.loc 1 317 1 is_stmt 0 view .LVU265
 734 0006 08BD     		pop	{r3, pc}
 735              		.cfi_endproc
 736              	.LFE367:
 738              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 739              		.align	1
 740              		.global	HAL_SRAM_MspDeInit
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 745              	HAL_SRAM_MspDeInit:
 746              	.LVL24:
 747              	.LFB369:
 415:Core/Src/fmc.c **** 
 416:Core/Src/fmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 748              		.loc 1 416 56 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		.loc 1 416 56 is_stmt 0 view .LVU267
 753 0000 08B5     		push	{r3, lr}
 754              	.LCFI11:
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 3, -8
 757              		.cfi_offset 14, -4
 417:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 418:Core/Src/fmc.c **** 
 419:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 420:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 758              		.loc 1 420 3 is_stmt 1 view .LVU268
 759 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 760              	.LVL25:
 421:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 422:Core/Src/fmc.c **** 
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 26


 423:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 424:Core/Src/fmc.c **** }
 761              		.loc 1 424 1 is_stmt 0 view .LVU269
 762 0006 08BD     		pop	{r3, pc}
 763              		.cfi_endproc
 764              	.LFE369:
 766              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 767              		.align	1
 768              		.global	HAL_SDRAM_MspDeInit
 769              		.syntax unified
 770              		.thumb
 771              		.thumb_func
 773              	HAL_SDRAM_MspDeInit:
 774              	.LVL26:
 775              	.LFB370:
 425:Core/Src/fmc.c **** 
 426:Core/Src/fmc.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* sdramHandle){
 776              		.loc 1 426 59 is_stmt 1 view -0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		.loc 1 426 59 is_stmt 0 view .LVU271
 781 0000 08B5     		push	{r3, lr}
 782              	.LCFI12:
 783              		.cfi_def_cfa_offset 8
 784              		.cfi_offset 3, -8
 785              		.cfi_offset 14, -4
 427:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
 428:Core/Src/fmc.c **** 
 429:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
 430:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 786              		.loc 1 430 3 is_stmt 1 view .LVU272
 787 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 788              	.LVL27:
 431:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
 432:Core/Src/fmc.c **** 
 433:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
 434:Core/Src/fmc.c **** }
 789              		.loc 1 434 1 is_stmt 0 view .LVU273
 790 0006 08BD     		pop	{r3, pc}
 791              		.cfi_endproc
 792              	.LFE370:
 794              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 795              		.align	2
 798              	FMC_DeInitialized:
 799 0000 00000000 		.space	4
 800              		.section	.bss.FMC_Initialized,"aw",%nobits
 801              		.align	2
 804              	FMC_Initialized:
 805 0000 00000000 		.space	4
 806              		.global	hsdram1
 807              		.section	.bss.hsdram1,"aw",%nobits
 808              		.align	2
 811              	hsdram1:
 812 0000 00000000 		.space	52
 812      00000000 
 812      00000000 
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 27


 812      00000000 
 812      00000000 
 813              		.global	hsram2
 814              		.section	.bss.hsram2,"aw",%nobits
 815              		.align	2
 818              	hsram2:
 819 0000 00000000 		.space	76
 819      00000000 
 819      00000000 
 819      00000000 
 819      00000000 
 820              		.global	hsram1
 821              		.section	.bss.hsram1,"aw",%nobits
 822              		.align	2
 825              	hsram1:
 826 0000 00000000 		.space	76
 826      00000000 
 826      00000000 
 826      00000000 
 826      00000000 
 827              		.text
 828              	.Letext0:
 829              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 830              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 831              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 832              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 833              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 834              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 835              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 836              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 837              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 838              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 839              		.file 12 "Core/Inc/fmc.h"
 840              		.file 13 "Core/Inc/sdram.h"
 841              		.file 14 "Core/Inc/main.h"
 842              		.file 15 "<built-in>"
ARM GAS  C:\usertemp\cc0Qoqej.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 fmc.c
C:\usertemp\cc0Qoqej.s:20     .text.HAL_FMC_MspInit:00000000 $t
C:\usertemp\cc0Qoqej.s:25     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\usertemp\cc0Qoqej.s:227    .text.HAL_FMC_MspInit:000000d0 $d
C:\usertemp\cc0Qoqej.s:804    .bss.FMC_Initialized:00000000 FMC_Initialized
C:\usertemp\cc0Qoqej.s:238    .text.HAL_FMC_MspDeInit:00000000 $t
C:\usertemp\cc0Qoqej.s:243    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\usertemp\cc0Qoqej.s:303    .text.HAL_FMC_MspDeInit:00000050 $d
C:\usertemp\cc0Qoqej.s:798    .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\usertemp\cc0Qoqej.s:314    .text.MX_FMC_Init:00000000 $t
C:\usertemp\cc0Qoqej.s:320    .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\usertemp\cc0Qoqej.s:673    .text.MX_FMC_Init:00000154 $d
C:\usertemp\cc0Qoqej.s:825    .bss.hsram1:00000000 hsram1
C:\usertemp\cc0Qoqej.s:818    .bss.hsram2:00000000 hsram2
C:\usertemp\cc0Qoqej.s:811    .bss.hsdram1:00000000 hsdram1
C:\usertemp\cc0Qoqej.s:683    .text.HAL_SRAM_MspInit:00000000 $t
C:\usertemp\cc0Qoqej.s:689    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
C:\usertemp\cc0Qoqej.s:711    .text.HAL_SDRAM_MspInit:00000000 $t
C:\usertemp\cc0Qoqej.s:717    .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
C:\usertemp\cc0Qoqej.s:739    .text.HAL_SRAM_MspDeInit:00000000 $t
C:\usertemp\cc0Qoqej.s:745    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
C:\usertemp\cc0Qoqej.s:767    .text.HAL_SDRAM_MspDeInit:00000000 $t
C:\usertemp\cc0Qoqej.s:773    .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
C:\usertemp\cc0Qoqej.s:795    .bss.FMC_DeInitialized:00000000 $d
C:\usertemp\cc0Qoqej.s:801    .bss.FMC_Initialized:00000000 $d
C:\usertemp\cc0Qoqej.s:808    .bss.hsdram1:00000000 $d
C:\usertemp\cc0Qoqej.s:815    .bss.hsram2:00000000 $d
C:\usertemp\cc0Qoqej.s:822    .bss.hsram1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_SRAM_Init
HAL_SDRAM_Init
SDRAM_Initialization_Sequence
SDRAM_Handler
