Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Fri May 31 09:13:32 2019
| Host             : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command          : 
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.744 |
| Dynamic (W)              | 1.585 |
| Device Static (W)        | 0.160 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.9  |
| Junction Temperature (C) | 45.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        7 |       --- |             --- |
| Slice Logic              |     0.006 |    14677 |       --- |             --- |
|   LUT as Logic           |     0.005 |     4595 |     53200 |            8.64 |
|   Register               |    <0.001 |     7140 |    106400 |            6.71 |
|   CARRY4                 |    <0.001 |      239 |     13300 |            1.80 |
|   LUT as Distributed RAM |    <0.001 |      112 |     17400 |            0.64 |
|   F7/F8 Muxes            |    <0.001 |       21 |     53200 |            0.04 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      385 |     17400 |            2.21 |
|   Others                 |     0.000 |      938 |       --- |             --- |
| Signals                  |     0.009 |    10462 |       --- |             --- |
| Block RAM                |     0.007 |      9.5 |       140 |            6.79 |
| I/O                      |     0.002 |       32 |       200 |           16.00 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     1.744 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.061 |       0.045 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.726 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                    | Constraint (ns) |
+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                                                          | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                                                          | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            40.0 |
| clk_fpga_2                                                          | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            40.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                  |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                |            60.0 |
+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                        |     1.585 |
|   dbg_hub                                                                                             |     0.002 |
|     inst                                                                                              |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                                            |     0.002 |
|         U_ICON_INTERFACE                                                                              |     0.002 |
|           U_CMD1                                                                                      |    <0.001 |
|           U_CMD2                                                                                      |    <0.001 |
|           U_CMD3                                                                                      |    <0.001 |
|           U_CMD4                                                                                      |    <0.001 |
|           U_CMD5                                                                                      |    <0.001 |
|           U_CMD6_RD                                                                                   |    <0.001 |
|             U_RD_FIFO                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                                                   |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gr1.rfwft                                                                     |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm                                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|           U_CMD6_WR                                                                                   |    <0.001 |
|             U_WR_FIFO                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                                                   |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm                                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|           U_CMD7_CTL                                                                                  |    <0.001 |
|           U_CMD7_STAT                                                                                 |    <0.001 |
|           U_STATIC_STATUS                                                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                         |    <0.001 |
|           U_RD_ABORT_FLAG                                                                             |    <0.001 |
|           U_RD_REQ_FLAG                                                                               |    <0.001 |
|           U_TIMER                                                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                 |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                |    <0.001 |
|         U_CMD                                                                                         |    <0.001 |
|         U_STAT                                                                                        |    <0.001 |
|         U_SYNC                                                                                        |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                          |    <0.001 |
|   system_i                                                                                            |     1.580 |
|     axi_periph                                                                                        |     0.008 |
|       m01_couplers                                                                                    |     0.003 |
|         auto_cc                                                                                       |     0.003 |
|           inst                                                                                        |     0.003 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                               |     0.003 |
|               inst_fifo_gen                                                                           |     0.003 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                               |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                               |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_33                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                              |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                              |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                              |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_0                                                              |     0.000 |
|                         RAM_reg_0_15_1_1                                                              |     0.000 |
|                     rstblk                                                                            |    <0.001 |
|       s00_couplers                                                                                    |     0.004 |
|         auto_pc                                                                                       |     0.004 |
|           inst                                                                                        |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.004 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |     0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|                 b_pipe                                                                                |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       xbar                                                                                            |    <0.001 |
|         inst                                                                                          |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                    |    <0.001 |
|             addr_arbiter_inst                                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|             reg_slice_r                                                                               |    <0.001 |
|             splitter_ar                                                                               |    <0.001 |
|             splitter_aw                                                                               |    <0.001 |
|     fifo_mm2s                                                                                         |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         inst_fifo_gen                                                                                 |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                     |    <0.001 |
|             grf.rf                                                                                    |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                            |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                            |    <0.001 |
|                 gsync_stage[3].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[3].wr_stg_inst                                                            |    <0.001 |
|                 gsync_stage[4].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[4].wr_stg_inst                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.rfwft                                                                             |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|                           prim_noinit.ram                                                             |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|     fifo_s2mm                                                                                         |     0.001 |
|       U0                                                                                              |     0.001 |
|         inst_fifo_gen                                                                                 |     0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                     |     0.001 |
|             grf.rf                                                                                    |     0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                            |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                            |    <0.001 |
|                 gsync_stage[3].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[3].wr_stg_inst                                                            |    <0.001 |
|                 gsync_stage[4].rd_stg_inst                                                            |    <0.001 |
|                 gsync_stage[4].wr_stg_inst                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.rfwft                                                                             |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|                           prim_noinit.ram                                                             |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|     ila_0                                                                                             |     0.009 |
|       inst                                                                                            |     0.009 |
|         ila_core_inst                                                                                 |     0.009 |
|           ila_trace_memory_inst                                                                       |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                  |    <0.001 |
|               inst_blk_mem_gen                                                                        |    <0.001 |
|                 gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                   valid.cstr                                                                          |    <0.001 |
|                     ramloop[0].ram.r                                                                  |    <0.001 |
|                       prim_noinit.ram                                                                 |    <0.001 |
|           u_ila_cap_ctrl                                                                              |    <0.001 |
|             U_CDONE                                                                                   |    <0.001 |
|             U_NS0                                                                                     |    <0.001 |
|             U_NS1                                                                                     |    <0.001 |
|             u_cap_addrgen                                                                             |    <0.001 |
|               U_CMPRESET                                                                              |    <0.001 |
|               u_cap_sample_counter                                                                    |    <0.001 |
|                 U_SCE                                                                                 |    <0.001 |
|                 U_SCMPCE                                                                              |    <0.001 |
|                 U_SCRST                                                                               |    <0.001 |
|                 u_scnt_cmp                                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                     DUT                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|               u_cap_window_counter                                                                    |    <0.001 |
|                 U_WCE                                                                                 |    <0.001 |
|                 U_WHCMPCE                                                                             |    <0.001 |
|                 U_WLCMPCE                                                                             |    <0.001 |
|                 u_wcnt_hcmp                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                     DUT                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                 u_wcnt_lcmp                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                     DUT                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|           u_ila_regs                                                                                  |     0.006 |
|             MU_SRL[0].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                      |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                      |    <0.001 |
|             U_XSDB_SLAVE                                                                              |     0.001 |
|             reg_15                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_16                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_17                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_18                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_19                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_1a                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_6                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_7                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_8                                                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_80                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_81                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_82                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_83                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_84                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_85                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_887                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_88d                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_890                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_9                                                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_srl_fff                                                                               |    <0.001 |
|             reg_stream_ffd                                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_stream_ffe                                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           u_ila_reset_ctrl                                                                            |    <0.001 |
|             arm_detection_inst                                                                        |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                                |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                               |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                               |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                              |    <0.001 |
|             halt_detection_inst                                                                       |    <0.001 |
|           u_trig                                                                                      |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             U_TM                                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|           xsdb_memory_read_inst                                                                       |    <0.001 |
|     ov7670_controller_0                                                                               |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         Inst_i3c2                                                                                     |    <0.001 |
|       siod_IOBUF_inst                                                                                 |     0.000 |
|     ov7670_debounce_0                                                                                 |    <0.001 |
|       U0                                                                                              |    <0.001 |
|     ov7670_decode_stream_0                                                                            |    <0.001 |
|       inst                                                                                            |    <0.001 |
|         ov7670_capture_inst                                                                           |    <0.001 |
|         ov7670_stream_v1_0_S00_AXI_inst                                                               |    <0.001 |
|     processing_system7_0                                                                              |     1.538 |
|       inst                                                                                            |     1.538 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                                               |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                                               |     0.000 |
|     pwdn                                                                                              |     0.000 |
|     reset                                                                                             |     0.000 |
|     rst_ov7670_pclk                                                                                   |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_processing_system7_0_100M                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_vga_clk25                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     stream_to_vga_0                                                                                   |    <0.001 |
|       inst                                                                                            |    <0.001 |
|     vdma_mm2s                                                                                         |     0.009 |
|       U0                                                                                              |     0.009 |
|         AXI_LITE_REG_INTERFACE_I                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |    <0.001 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                        |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                               |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                             |     0.006 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.006 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |     0.004 |
|               I_DATA_FIFO                                                                             |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                   |     0.004 |
|                     inst_fifo_gen                                                                     |     0.004 |
|                       gconvfifo.rf                                                                    |     0.004 |
|                         grf.rf                                                                        |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                             gr1.rfwft                                                                 |    <0.001 |
|                             grss.gdc.dc                                                               |    <0.001 |
|                               gsym_dc.dc                                                              |    <0.001 |
|                             grss.rsts                                                                 |    <0.001 |
|                               c1                                                                      |    <0.001 |
|                               c2                                                                      |    <0.001 |
|                             rpntr                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                             gwss.wsts                                                                 |    <0.001 |
|                               c0                                                                      |    <0.001 |
|                               c1                                                                      |    <0.001 |
|                             wpntr                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                       |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                  |     0.004 |
|                               inst_blk_mem_gen                                                        |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                                         |     0.004 |
|                                   valid.cstr                                                          |     0.004 |
|                                     ramloop[0].ram.r                                                  |    <0.001 |
|                                       prim_noinit.ram                                                 |    <0.001 |
|                                     ramloop[1].ram.r                                                  |    <0.001 |
|                                       prim_noinit.ram                                                 |    <0.001 |
|                                     ramloop[2].ram.r                                                  |    <0.001 |
|                                       prim_noinit.ram                                                 |    <0.001 |
|                                     ramloop[3].ram.r                                                  |     0.001 |
|                                       prim_noinit.ram                                                 |     0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_MSTR_PCC                                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|         I_RST_MODULE                                                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|     vdma_mm2s_intercon                                                                                |    <0.001 |
|       s00_couplers                                                                                    |    <0.001 |
|         auto_pc                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|     vdma_s2mm                                                                                         |     0.010 |
|       U0                                                                                              |     0.010 |
|         AXI_LITE_REG_INTERFACE_I                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.001 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |     0.000 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |     0.000 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                               |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                             |     0.006 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|               I_DATA_FIFO                                                                             |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                   |     0.002 |
|                     inst_fifo_gen                                                                     |     0.002 |
|                       gconvfifo.rf                                                                    |     0.002 |
|                         grf.rf                                                                        |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                             gr1.rfwft                                                                 |    <0.001 |
|                             grss.rsts                                                                 |    <0.001 |
|                               c1                                                                      |    <0.001 |
|                               c2                                                                      |    <0.001 |
|                             rpntr                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                             gwss.wsts                                                                 |    <0.001 |
|                               c0                                                                      |    <0.001 |
|                               c1                                                                      |    <0.001 |
|                             wpntr                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                       |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                  |     0.002 |
|                               inst_blk_mem_gen                                                        |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                                         |     0.002 |
|                                   valid.cstr                                                          |     0.002 |
|                                     ramloop[0].ram.r                                                  |    <0.001 |
|                                       prim_noinit.ram                                                 |    <0.001 |
|                                     ramloop[1].ram.r                                                  |    <0.001 |
|                                       prim_noinit.ram                                                 |    <0.001 |
|               I_XD_FIFO                                                                               |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                   |    <0.001 |
|                     inst_fifo_gen                                                                     |    <0.001 |
|                       gconvfifo.rf                                                                    |    <0.001 |
|                         grf.rf                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                             grhf.rhf                                                                  |    <0.001 |
|                             grss.gdc.dc                                                               |    <0.001 |
|                               gsym_dc.dc                                                              |    <0.001 |
|                             grss.rsts                                                                 |    <0.001 |
|                             rpntr                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                             gwss.wsts                                                                 |    <0.001 |
|                             wpntr                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                             gdm.dm                                                                    |    <0.001 |
|                               RAM_reg_0_7_0_5                                                         |    <0.001 |
|                               RAM_reg_0_7_12_12                                                       |    <0.001 |
|                               RAM_reg_0_7_6_11                                                        |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                    |    <0.001 |
|                 SLICE_INSERTION                                                                       |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                  |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|     vdma_s2mm_intercon                                                                                |     0.002 |
|       s00_couplers                                                                                    |     0.002 |
|         auto_pc                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                              |     0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|         auto_us                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|     xlconcat_0                                                                                        |     0.000 |
+-------------------------------------------------------------------------------------------------------+-----------+


