#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 07:55:42 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.161s wall, 0.016s user + 0.000s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Elaborating module uart_top
I: Module instance {uart_top} parameter value:
    BPS_NUM = 16'b0000000011101010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 62)] Elaborating instance uart_data_gen
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Elaborating module uart_data_gen
I: Module instance {uart_top/uart_data_gen} parameter value:
    time_1s = 26'b01100110111111110011000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 75)] Elaborating instance u_uart_tx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Elaborating module uart_tx
I: Module instance {uart_top/u_uart_tx} parameter value:
    BPS_NUM = 16'b0000000011101010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 87)] Elaborating instance u_uart_rx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Elaborating module uart_rx
I: Module instance {uart_top/u_uart_rx} parameter value:
    BPS_NUM = 16'b0000000011101010
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (156.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.054s wall, 0.047s user + 0.000s system = 0.047s CPU (87.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (409.2%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
FSM tx_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N6 N28 N132 
S0(000)-->S1(001): 1xx
S1(001)-->S1(001): xx0
S1(001)-->S2(010): xx1
S0(000)-->S1(001): 1x0
S1(001)-->S1(001): 1x0
S2(010)-->S2(010): x0x
S2(010)-->S3(011): x1x
S3(011)-->S3(011): xx0
S3(011)-->S4(100): xx1
S2(010)-->S3(011): x10
S3(011)-->S3(011): x10
S4(100)-->S0(000): xxx
S0(000)-->S0(000): 0xx
S4(100)-->S0(000): 0xx

I: FSM rx_state_fsm[2:0] inferred.
FSM rx_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N29 N76 N127 start 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S1(001): xx0x
S1(001)-->S2(010): xx1x
S0(000)-->S1(001): xx01
S1(001)-->S1(001): xx01
S2(010)-->S2(010): 0xxx
S2(010)-->S3(011): 1xxx
S3(011)-->S3(011): xx0x
S3(011)-->S4(100): xx1x
S2(010)-->S3(011): 1x0x
S3(011)-->S3(011): 1x0x
S4(100)-->S1(001): x1xx
S4(100)-->S0(000): x0xx

Executing : FSM inference successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (91.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 07:55:44 2025
Action compile: Peak memory pool usage is 136 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 3)] | Port led[3] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 17)] | Port led[1] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 31)] | Port uart_tx has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 7 that is stuck at constant 0.
I: Constant propagation done on receive_data[7:0] (bmsWIDEDFFRSE).
I: Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rx_state_fsm[2:0]':
I: from  u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]
I: to  u_uart_rx/rx_state_reg[4] u_uart_rx/rx_state_reg[3] u_uart_rx/rx_state_reg[2] u_uart_rx/rx_state_reg[1] u_uart_rx/rx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]
I: to  u_uart_tx/tx_state_reg[4] u_uart_tx/tx_state_reg[3] u_uart_tx/tx_state_reg[2] u_uart_tx/tx_state_reg[1] u_uart_tx/tx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Constant propagation done on u_uart_rx/N160 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_16 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N171 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N174 (bmsREDOR).
I: Constant propagation done on u_uart_tx/N185 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_1 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_15 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.049s wall, 0.031s user + 0.016s system = 0.047s CPU (95.5%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/write_data[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_rx/clk_div_cnt[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_tx/clk_div_cnt[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/time_cnt[25:0] at 25 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.030s wall, 0.078s user + 0.016s system = 0.094s CPU (311.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.044s wall, 0.031s user + 0.000s system = 0.031s CPU (71.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'uart_data_gen/time_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_data_gen/write_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (302.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.142s wall, 0.125s user + 0.078s system = 0.203s CPU (143.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.027s wall, 0.016s user + 0.125s system = 0.141s CPU (530.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                      29 uses
GTP_DFF_E                    16 uses
GTP_DFF_R                    43 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     1 use
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      5 uses
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                     10 uses
GTP_LUT6                     23 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                    26 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 100 of 17800 (0.56%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 100
Total Registers: 103 of 35600 (0.29%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 7 of 150 (4.67%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 5        | 5                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 29
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                0
  NO              YES               NO                 44
  YES             NO                NO                 16
  YES             NO                YES                0
  YES             YES               NO                 14
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
Saving design to uart_top_syn.vm
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov 21 07:55:49 2025
Action synthesize: Peak memory pool usage is 289 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'uart_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance receive_data[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: uart_data_gen/N4_1_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 99       | 35600         | 1                  
| LUT                   | 100      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 7        | 150           | 5                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'uart_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 07:55:55 2025
Action dev_map: Peak memory pool usage is 295 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:16s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[1]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 4)] | Port led[1] has been placed at location E18, whose type is share pin.
Executing : def_port {led[1]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 5)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 6)] | Port led[3] has been placed at location H18, whose type is share pin.
Executing : def_port {led[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 7)] | Port uart_tx has been placed at location K18, whose type is share pin.
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE successfully
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.14 sec
Worst slack after clock region global placement is 18139
Wirelength after clock region global placement is 637 and checksum is D198274CC65B8F96.
1st GP placement takes 0.50 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 637 and checksum is D198274CC65B8F96.
Pre global placement takes 0.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_312.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOLHR_16_270.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOLHR_16_264.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Placed fixed instance BKCL_auto_2 on BKCL_277_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13009.
	4 iterations finished.
	Final slack 15372.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18007
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 414 and checksum is 5B78B7BFD84DAE1D.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 49 LUT6 in collection, pack success:8
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 439 and checksum is 9F6880BD454664B9.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12911.
	9 iterations finished.
	Final slack 16465.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17866
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 787 and checksum is C090EAEED19AE2F5.
Packing LUT6D started.
I: LUT6D pack result: There are 33 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.66 sec.

Phase 4 Legalization started.
The average distance in LP is 2.205882.
Wirelength after legalization is 758 and checksum is 81DDCF30EBBB3204.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17826.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 758 and checksum is 81DDCF30EBBB3204.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17826, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17826, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 758 and checksum is 81DDCF30EBBB3204.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 17826, TNS after placement is 0.
Placement done.
Total placement takes 1.44 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.53 sec.
Setup STE netlist take 6 msec.
Dispose control chain take 1 msec.
Collect const net info take 9 msec.
Total nets for routing: 144.
Total loads for routing: 557.
Direct connect net size: 26
Build all design net take 2 msec.
Worst slack is 17826, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23087692 MB
Route graph total memory: 43.75330162 MB
Route design total memory: 0.63930511 MB
Global routing takes 0.00 sec.
Total 142 subnets.
Unrouted clock nets at iteration 0 (0.001 sec): 0
Total route nets size: 141
Pre route takes 0.090 sec
Unrouted general nets at iteration 2 (MT total route time: 0.024 sec): 115(overused: 607)
Unrouted general nets at iteration 3 (MT total route time: 0.015 sec): 100(overused: 524)
Unrouted general nets at iteration 4 (MT total route time: 0.011 sec): 76(overused: 253)
Unrouted general nets at iteration 5 (MT total route time: 0.007 sec): 51(overused: 128)
Unrouted general nets at iteration 6 (MT total route time: 0.004 sec): 34(overused: 78)
Unrouted general nets at iteration 7 (MT total route time: 0.002 sec): 22(overused: 60)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 14(overused: 32)
Unrouted general nets at iteration 9 (MT total route time: 0.002 sec): 11(overused: 42)
Unrouted general nets at iteration 10 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 11 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 12 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 13 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 15 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 16 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 17 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 18 (0.000 sec): 0
Detailed routing takes 0.19 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.08 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 144, route succeed net: 144
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.005 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1141.
Finish routing takes 0.01 sec.
Total routing takes 0.91 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 3        | 3             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 31       | 3075          | 2                  
|   FF                        | 76       | 24600         | 1                  
|   LUT                       | 92       | 12300         | 1                  
|   LUT-FF pairs              | 60       | 12300         | 1                  
| Use of CLMS                 | 6        | 1375          | 1                  
|   FF                        | 23       | 11000         | 1                  
|   LUT                       | 13       | 5500          | 1                  
|   LUT-FF pairs              | 13       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 16       | 3150          | 1                  
| Use of HCKB                 | 1        | 48            | 3                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 7        | 150           | 5                  
|   IOBD                      | 2        | 72            | 3                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 7        | 150           | 5                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov 21 07:56:05 2025
Action pnr: Peak memory pool usage is 910 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:26s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:17s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:18s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 07:56:13 2025
Action report_timing: Peak memory pool usage is 911 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:34s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:23s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:24s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/generate_bitstream/uart_top.sbit"
Generate programming file takes 0.625000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 07:56:20 2025
Action gen_bit_stream: Peak memory pool usage is 510 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:42s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:29s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:30s
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 08:08:44 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 34)] Syntax error near '
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 08:08:46 2025
Action compile: Peak memory pool usage is 125 MB
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 08:08:54 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 34)] Syntax error near '
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 08:08:56 2025
Action compile: Peak memory pool usage is 125 MB
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 08:09:15 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.212s wall, 0.016s user + 0.000s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Elaborating module uart_top
I: Module instance {uart_top} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 62)] Elaborating instance uart_data_gen
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Elaborating module uart_data_gen
I: Module instance {uart_top/uart_data_gen} parameter value:
    time_1s = 26'b01100110111111110011000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 75)] Elaborating instance u_uart_tx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Elaborating module uart_tx
I: Module instance {uart_top/u_uart_tx} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 87)] Elaborating instance u_uart_rx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Elaborating module uart_rx
I: Module instance {uart_top/u_uart_rx} parameter value:
    BPS_NUM = 16'b0000000110110010
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (112.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.075s wall, 0.062s user + 0.016s system = 0.078s CPU (104.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
FSM tx_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N6 N28 N132 
S0(000)-->S1(001): 1xx
S1(001)-->S1(001): xx0
S1(001)-->S2(010): xx1
S0(000)-->S1(001): 1x0
S1(001)-->S1(001): 1x0
S2(010)-->S2(010): x0x
S2(010)-->S3(011): x1x
S3(011)-->S3(011): xx0
S3(011)-->S4(100): xx1
S2(010)-->S3(011): x10
S3(011)-->S3(011): x10
S4(100)-->S0(000): xxx
S0(000)-->S0(000): 0xx
S4(100)-->S0(000): 0xx

I: FSM rx_state_fsm[2:0] inferred.
FSM rx_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N29 N76 N127 start 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S1(001): xx0x
S1(001)-->S2(010): xx1x
S0(000)-->S1(001): xx01
S1(001)-->S1(001): xx01
S2(010)-->S2(010): 0xxx
S2(010)-->S3(011): 1xxx
S3(011)-->S3(011): xx0x
S3(011)-->S4(100): xx1x
S2(010)-->S3(011): 1x0x
S3(011)-->S3(011): 1x0x
S4(100)-->S1(001): x1xx
S4(100)-->S0(000): x0xx

Executing : FSM inference successfully. Time elapsed: 0.023s wall, 0.016s user + 0.000s system = 0.016s CPU (67.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (229.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 08:09:17 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 3)] | Port led[3] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 17)] | Port led[1] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 31)] | Port uart_tx has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 7 that is stuck at constant 0.
I: Constant propagation done on receive_data[7:0] (bmsWIDEDFFRSE).
I: Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rx_state_fsm[2:0]':
I: from  u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]
I: to  u_uart_rx/rx_state_reg[4] u_uart_rx/rx_state_reg[3] u_uart_rx/rx_state_reg[2] u_uart_rx/rx_state_reg[1] u_uart_rx/rx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]
I: to  u_uart_tx/tx_state_reg[4] u_uart_tx/tx_state_reg[3] u_uart_tx/tx_state_reg[2] u_uart_tx/tx_state_reg[1] u_uart_tx/tx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Constant propagation done on u_uart_rx/N160 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_16 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N171 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N174 (bmsREDOR).
I: Constant propagation done on u_uart_tx/N185 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_1 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_15 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.049s wall, 0.031s user + 0.047s system = 0.078s CPU (159.1%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/write_data[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_rx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_tx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/time_cnt[25:0] at 25 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.033s wall, 0.016s user + 0.016s system = 0.031s CPU (95.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.052s wall, 0.031s user + 0.016s system = 0.047s CPU (89.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'uart_data_gen/time_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_data_gen/write_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (294.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.145s wall, 0.172s user + 0.141s system = 0.312s CPU (215.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.028s wall, 0.016s user + 0.125s system = 0.141s CPU (497.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                      29 uses
GTP_DFF_E                    16 uses
GTP_DFF_R                    45 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     1 use
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      5 uses
GTP_LUT3                      3 uses
GTP_LUT4                      6 uses
GTP_LUT5                     10 uses
GTP_LUT6                     24 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                    26 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 102 of 17800 (0.57%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 102
Total Registers: 105 of 35600 (0.29%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 7 of 150 (4.67%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 5        | 5                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 29
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                0
  NO              YES               NO                 46
  YES             NO                NO                 16
  YES             NO                YES                0
  YES             YES               NO                 14
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
Saving design to uart_top_syn.vm
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov 21 08:09:23 2025
Action synthesize: Peak memory pool usage is 289 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'uart_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance receive_data[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: uart_data_gen/N4_1_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 101      | 35600         | 1                  
| LUT                   | 102      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 7        | 150           | 5                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'uart_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 08:09:29 2025
Action dev_map: Peak memory pool usage is 293 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:17s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[1]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 4)] | Port led[1] has been placed at location E18, whose type is share pin.
Executing : def_port {led[1]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 5)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 6)] | Port led[3] has been placed at location H18, whose type is share pin.
Executing : def_port {led[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 7)] | Port uart_tx has been placed at location K18, whose type is share pin.
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE successfully
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.17 sec
Worst slack after clock region global placement is 18139
Wirelength after clock region global placement is 628 and checksum is C049CD9402923554.
1st GP placement takes 0.53 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.03 sec.

Wirelength after Pre Global Placement is 628 and checksum is C049CD9402923554.
Pre global placement takes 0.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_312.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOLHR_16_270.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOLHR_16_264.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Placed fixed instance BKCL_auto_2 on BKCL_277_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13009.
	4 iterations finished.
	Final slack 15377.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18007
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 431 and checksum is B629160F8BDADBB.
Global placement takes 0.11 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 51 LUT6 in collection, pack success:7
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 473 and checksum is 1498107E80B1BB9B.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12911.
	8 iterations finished.
	Final slack 16341.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17908
3rd GP placement takes 0.66 sec.

Wirelength after post global placement is 402 and checksum is C3E31FEC991E2E0E.
Packing LUT6D started.
I: LUT6D pack result: There are 37 LUT6 in collection, pack success:1
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.956731.
Wirelength after legalization is 632 and checksum is 590680F57D6D2F38.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17599.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 632 and checksum is 590680F57D6D2F38.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17599, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17599, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 632 and checksum is 590680F57D6D2F38.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 17599, TNS after placement is 0.
Placement done.
Total placement takes 1.52 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.54 sec.
Setup STE netlist take 7 msec.
Dispose control chain take 1 msec.
Collect const net info take 8 msec.
Total nets for routing: 146.
Total loads for routing: 569.
Direct connect net size: 26
Build all design net take 2 msec.
Worst slack is 17599, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23087692 MB
Route graph total memory: 43.75470543 MB
Route design total memory: 0.63985443 MB
Global routing takes 0.00 sec.
Total 144 subnets.
Unrouted clock nets at iteration 0 (0.002 sec): 0
Total route nets size: 143
Pre route takes 0.098 sec
Unrouted general nets at iteration 2 (MT total route time: 0.027 sec): 126(overused: 668)
Unrouted general nets at iteration 3 (MT total route time: 0.017 sec): 101(overused: 464)
Unrouted general nets at iteration 4 (MT total route time: 0.012 sec): 83(overused: 334)
Unrouted general nets at iteration 5 (MT total route time: 0.010 sec): 69(overused: 225)
Unrouted general nets at iteration 6 (MT total route time: 0.007 sec): 47(overused: 119)
Unrouted general nets at iteration 7 (MT total route time: 0.003 sec): 36(overused: 78)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 25(overused: 52)
Unrouted general nets at iteration 9 (MT total route time: 0.001 sec): 16(overused: 40)
Unrouted general nets at iteration 10 (MT total route time: 0.002 sec): 13(overused: 32)
Unrouted general nets at iteration 11 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 12 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 13 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 15 (0.000 sec): 0
Detailed routing takes 0.21 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.07 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 146, route succeed net: 146
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.005 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1155.
Finish routing takes 0.01 sec.
Total routing takes 0.94 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 3        | 3             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 25       | 3075          | 1                  
|   FF                        | 89       | 24600         | 1                  
|   LUT                       | 86       | 12300         | 1                  
|   LUT-FF pairs              | 66       | 12300         | 1                  
| Use of CLMS                 | 6        | 1375          | 1                  
|   FF                        | 12       | 11000         | 1                  
|   LUT                       | 24       | 5500          | 1                  
|   LUT-FF pairs              | 8        | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 12       | 3150          | 1                  
| Use of HCKB                 | 1        | 48            | 3                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 7        | 150           | 5                  
|   IOBD                      | 2        | 72            | 3                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 7        | 150           | 5                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov 21 08:09:39 2025
Action pnr: Peak memory pool usage is 911 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:28s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:17s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:18s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 21 08:09:48 2025
Action report_timing: Peak memory pool usage is 912 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:37s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:24s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:25s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/generate_bitstream/uart_top.sbit"
Generate programming file takes 0.609375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 08:09:55 2025
Action gen_bit_stream: Peak memory pool usage is 510 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:45s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:30s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:31s
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 08:15:13 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.174s wall, 0.016s user + 0.000s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Elaborating module uart_top
I: Module instance {uart_top} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 62)] Elaborating instance uart_data_gen
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Elaborating module uart_data_gen
I: Module instance {uart_top/uart_data_gen} parameter value:
    time_1s = 26'b01100110111111110011000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 75)] Elaborating instance u_uart_tx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Elaborating module uart_tx
I: Module instance {uart_top/u_uart_tx} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 87)] Elaborating instance u_uart_rx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Elaborating module uart_rx
I: Module instance {uart_top/u_uart_rx} parameter value:
    BPS_NUM = 16'b0000000110110010
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.000s user + 0.016s system = 0.016s CPU (107.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.078s wall, 0.062s user + 0.016s system = 0.078s CPU (99.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
FSM tx_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N6 N28 N132 
S0(000)-->S1(001): 1xx
S1(001)-->S1(001): xx0
S1(001)-->S2(010): xx1
S0(000)-->S1(001): 1x0
S1(001)-->S1(001): 1x0
S2(010)-->S2(010): x0x
S2(010)-->S3(011): x1x
S3(011)-->S3(011): xx0
S3(011)-->S4(100): xx1
S2(010)-->S3(011): x10
S3(011)-->S3(011): x10
S4(100)-->S0(000): xxx
S0(000)-->S0(000): 0xx
S4(100)-->S0(000): 0xx

I: FSM rx_state_fsm[2:0] inferred.
FSM rx_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N29 N76 N127 start 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S1(001): xx0x
S1(001)-->S2(010): xx1x
S0(000)-->S1(001): xx01
S1(001)-->S1(001): xx01
S2(010)-->S2(010): 0xxx
S2(010)-->S3(011): 1xxx
S3(011)-->S3(011): xx0x
S3(011)-->S4(100): xx1x
S2(010)-->S3(011): 1x0x
S3(011)-->S3(011): 1x0x
S4(100)-->S1(001): x1xx
S4(100)-->S0(000): x0xx

Executing : FSM inference successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (127.2%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.008s wall, 0.000s user + 0.016s system = 0.016s CPU (207.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 08:15:15 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 31)] | Port uart_tx has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 7 that is stuck at constant 0.
I: Constant propagation done on receive_data[7:0] (bmsWIDEDFFRSE).
I: Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rx_state_fsm[2:0]':
I: from  u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]
I: to  u_uart_rx/rx_state_reg[4] u_uart_rx/rx_state_reg[3] u_uart_rx/rx_state_reg[2] u_uart_rx/rx_state_reg[1] u_uart_rx/rx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]
I: to  u_uart_tx/tx_state_reg[4] u_uart_tx/tx_state_reg[3] u_uart_tx/tx_state_reg[2] u_uart_tx/tx_state_reg[1] u_uart_tx/tx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Constant propagation done on u_uart_rx/N160 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_16 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N171 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N174 (bmsREDOR).
I: Constant propagation done on u_uart_tx/N185 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_1 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_15 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.052s wall, 0.047s user + 0.016s system = 0.062s CPU (119.9%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/write_data[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_rx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_tx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/time_cnt[25:0] at 25 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (97.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.049s wall, 0.047s user + 0.016s system = 0.062s CPU (126.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'uart_data_gen/time_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_data_gen/write_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.130s wall, 0.125s user + 0.109s system = 0.234s CPU (179.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.028s wall, 0.016s user + 0.047s system = 0.062s CPU (220.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                      29 uses
GTP_DFF_E                    16 uses
GTP_DFF_R                    45 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     1 use
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      5 uses
GTP_LUT3                      3 uses
GTP_LUT4                      6 uses
GTP_LUT5                     10 uses
GTP_LUT6                     24 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                    26 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 102 of 17800 (0.57%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 102
Total Registers: 105 of 35600 (0.29%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 7 of 150 (4.67%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 5        | 5                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 29
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                0
  NO              YES               NO                 46
  YES             NO                NO                 16
  YES             NO                YES                0
  YES             YES               NO                 14
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
Saving design to uart_top_syn.vm
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov 21 08:15:20 2025
Action synthesize: Peak memory pool usage is 287 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'uart_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance receive_data[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: uart_data_gen/N4_1_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 101      | 35600         | 1                  
| LUT                   | 102      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 7        | 150           | 5                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'uart_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 08:15:27 2025
Action dev_map: Peak memory pool usage is 295 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:16s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 4)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 5)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 6)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 7)] | Port uart_tx has been placed at location K18, whose type is share pin.
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE successfully
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.14 sec
Worst slack after clock region global placement is 18139
Wirelength after clock region global placement is 628 and checksum is C049CD9402923554.
1st GP placement takes 0.52 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 628 and checksum is C049CD9402923554.
Pre global placement takes 0.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_312.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOLHR_16_270.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOLHR_16_264.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Placed fixed instance BKCL_auto_2 on BKCL_277_34.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13009.
	4 iterations finished.
	Final slack 15377.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18007
2nd GP placement takes 0.11 sec.

Wirelength after global placement is 431 and checksum is EC21D5CA5D56240A.
Global placement takes 0.12 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 51 LUT6 in collection, pack success:7
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 473 and checksum is E1A90988E492AAF7.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12911.
	8 iterations finished.
	Final slack 16341.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17908
3rd GP placement takes 0.69 sec.

Wirelength after post global placement is 402 and checksum is 36D2061AFD3D3F62.
Packing LUT6D started.
I: LUT6D pack result: There are 37 LUT6 in collection, pack success:1
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.70 sec.

Phase 4 Legalization started.
The average distance in LP is 0.956731.
Wirelength after legalization is 632 and checksum is F43E8AC8145A342A.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17599.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 632 and checksum is F43E8AC8145A342A.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17599, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17599, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 632 and checksum is F43E8AC8145A342A.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 17599, TNS after placement is 0.
Placement done.
Total placement takes 1.53 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.54 sec.
Setup STE netlist take 8 msec.
Dispose control chain take 2 msec.
Collect const net info take 9 msec.
Total nets for routing: 146.
Total loads for routing: 569.
Direct connect net size: 26
Build all design net take 2 msec.
Worst slack is 17599, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23087692 MB
Route graph total memory: 43.75470543 MB
Route design total memory: 0.63985443 MB
Global routing takes 0.00 sec.
Total 144 subnets.
Unrouted clock nets at iteration 0 (0.002 sec): 0
Total route nets size: 143
Pre route takes 0.094 sec
Unrouted general nets at iteration 2 (MT total route time: 0.025 sec): 126(overused: 668)
Unrouted general nets at iteration 3 (MT total route time: 0.016 sec): 101(overused: 464)
Unrouted general nets at iteration 4 (MT total route time: 0.012 sec): 83(overused: 334)
Unrouted general nets at iteration 5 (MT total route time: 0.010 sec): 69(overused: 225)
Unrouted general nets at iteration 6 (MT total route time: 0.007 sec): 47(overused: 119)
Unrouted general nets at iteration 7 (MT total route time: 0.003 sec): 36(overused: 78)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 25(overused: 52)
Unrouted general nets at iteration 9 (MT total route time: 0.001 sec): 16(overused: 40)
Unrouted general nets at iteration 10 (MT total route time: 0.001 sec): 13(overused: 32)
Unrouted general nets at iteration 11 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 12 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 13 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 15 (0.000 sec): 0
Detailed routing takes 0.21 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.07 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 146, route succeed net: 146
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.005 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1153.
Finish routing takes 0.01 sec.
Total routing takes 0.94 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 3        | 3             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 25       | 3075          | 1                  
|   FF                        | 89       | 24600         | 1                  
|   LUT                       | 86       | 12300         | 1                  
|   LUT-FF pairs              | 66       | 12300         | 1                  
| Use of CLMS                 | 6        | 1375          | 1                  
|   FF                        | 12       | 11000         | 1                  
|   LUT                       | 24       | 5500          | 1                  
|   LUT-FF pairs              | 8        | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 12       | 3150          | 1                  
| Use of HCKB                 | 1        | 48            | 3                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 7        | 150           | 5                  
|   IOBD                      | 2        | 72            | 3                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 7        | 150           | 5                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov 21 08:15:37 2025
Action pnr: Peak memory pool usage is 910 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:27s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:18s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:18s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 21 08:15:46 2025
Action report_timing: Peak memory pool usage is 912 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:36s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:25s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/08_uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/generate_bitstream/uart_top.sbit"
Generate programming file takes 0.671875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 08:15:54 2025
Action gen_bit_stream: Peak memory pool usage is 510 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:45s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:31s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:31s
