# SystemVerilog-UART
discription of UART transmitter and receiver by using SystemVerilog

## Feature
- You can freely specify parameters of baud rate, clock frequency and data width
- Interface are designed by VALID-READY handshake
- **NOT supported parity bit**
