INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 2/Proiect_D3_CraciunM/Proiect_D3_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/training/Week 2/Proiect_D3_CraciunM/Proiect_D3_CraciunM.srcs/sources_1/new/top.v:32]
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module tb_mem
