;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	SUB -1, <-12
	SUB -404, <-20
	ADD @0, @0
	ADD @0, @0
	ADD 10, 30
	ADD 10, 30
	ADD 10, 30
	ADD 10, 30
	DAT #10, #30
	SUB <0, @2
	SUB -7, <-25
	SUB <0, <2
	SUB -7, <-25
	SUB <0, @2
	JMP <727, 100
	JMN 10, 30
	SUB -72, <-325
	SUB -72, <-325
	SUB #72, @10
	ADD 10, 30
	ADD 10, 30
	SPL 0, <402
	ADD 10, 30
	ADD 10, 30
	ADD 10, 30
	ADD 240, 66
	SUB <0, @2
	SUB <0, @2
	JMP <124, 106
	DAT <10, #30
	JMP <-722, <500
	SUB <0, @2
	MOV -1, <-26
	SUB <0, @2
	JMP 0, <2
	DAT #30, #9
	ADD 10, 30
	ADD 10, 30
	SUB -7, <-25
	JMN 270, 0
	SUB -4, <-20
	SUB -7, <-25
	MOV -8, <-20
	CMP -207, <-120
	CMP -4, <-20
	MOV -1, <-26
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
