// Seed: 676080115
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_1 - id_1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri1 id_7
    , id_19,
    input supply1 id_8,
    output tri0 id_9,
    input tri id_10,
    output tri1 id_11,
    input wor id_12,
    output logic id_13,
    output wand id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri id_17
);
  always @(id_8) begin
    id_1  <= 1;
    id_13 <= 1;
  end
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_20, id_19
  );
  assign id_11 = 1;
  wire id_21;
  wire id_22;
  supply1 id_23 = ((1));
  wire id_24;
  wire  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ;
endmodule
