

================================================================
== Vitis HLS Report for 'rxPath'
================================================================
* Date:           Mon Jun  9 20:33:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fast_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.271 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5|  50.000 ns|  50.000 ns|    3|    3|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    463|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    516|    -|
|Memory           |        0|    -|       9|      1|    -|
|Multiplexer      |        -|    -|       0|    201|    -|
|Register         |        -|    -|     599|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     608|   1181|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_16s_9ns_16_1_1_U23     |mul_16s_9ns_16_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_9ns_16_1_1_U24     |mul_16s_9ns_16_1_1     |        0|   1|  0|   6|    0|
    |sparsemux_11_4_25_1_1_U9   |sparsemux_11_4_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_11_4_25_1_1_U17  |sparsemux_11_4_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_11_4_4_1_1_U10   |sparsemux_11_4_4_1_1   |        0|   0|  0|  20|    0|
    |sparsemux_11_4_4_1_1_U18   |sparsemux_11_4_4_1_1   |        0|   0|  0|  20|    0|
    |sparsemux_17_4_3_1_1_U20   |sparsemux_17_4_3_1_1   |        0|   0|  0|  42|    0|
    |sparsemux_17_4_3_1_1_U22   |sparsemux_17_4_3_1_1   |        0|   0|  0|  42|    0|
    |sparsemux_17_4_7_1_1_U19   |sparsemux_17_4_7_1_1   |        0|   0|  0|  42|    0|
    |sparsemux_17_4_7_1_1_U21   |sparsemux_17_4_7_1_1   |        0|   0|  0|  42|    0|
    |sparsemux_7_3_7_1_1_U3     |sparsemux_7_3_7_1_1    |        0|   0|  0|  14|    0|
    |sparsemux_7_3_7_1_1_U11    |sparsemux_7_3_7_1_1    |        0|   0|  0|  14|    0|
    |sparsemux_7_3_8_1_1_U1     |sparsemux_7_3_8_1_1    |        0|   0|  0|  14|    0|
    |sparsemux_7_3_8_1_1_U2     |sparsemux_7_3_8_1_1    |        0|   0|  0|  14|    0|
    |sparsemux_9_3_7_1_1_U4     |sparsemux_9_3_7_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_7_1_1_U12    |sparsemux_9_3_7_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U5     |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U6     |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U7     |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U8     |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U13    |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U14    |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U15    |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    |sparsemux_9_3_8_1_1_U16    |sparsemux_9_3_8_1_1    |        0|   0|  0|  20|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   2|  0| 516|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |POW10_U  |rxPath_POW10_ROM_AUTO_1R  |        0|  9|   1|    0|     4|    9|     1|           36|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                          |        0|  9|   1|    0|     4|    9|     1|           36|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_2267_p2               |         +|   0|  0|  39|          32|           2|
    |message_offset_13_fu_1908_p10     |         +|   0|  0|  13|           4|           3|
    |message_offset_13_fu_1908_p2      |         +|   0|  0|  13|           4|           1|
    |message_offset_13_fu_1908_p4      |         +|   0|  0|  13|           4|           2|
    |message_offset_13_fu_1908_p6      |         +|   0|  0|  13|           4|           2|
    |message_offset_13_fu_1908_p8      |         +|   0|  0|  13|           4|           3|
    |message_offset_16_fu_968_p2       |         +|   0|  0|  11|           3|           3|
    |message_offset_22_fu_1380_p10     |         +|   0|  0|  13|           4|           3|
    |message_offset_22_fu_1380_p2      |         +|   0|  0|  13|           4|           1|
    |message_offset_22_fu_1380_p4      |         +|   0|  0|  13|           4|           2|
    |message_offset_22_fu_1380_p6      |         +|   0|  0|  13|           4|           2|
    |message_offset_22_fu_1380_p8      |         +|   0|  0|  13|           4|           3|
    |message_offset_6_fu_1496_p2       |         +|   0|  0|  11|           3|           3|
    |grp_fu_712_p2                     |         -|   0|  0|  10|           1|           2|
    |and_ln194_1_fu_1844_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln194_2_fu_1856_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln194_3_fu_1862_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln194_fu_1818_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln312_1_fu_1316_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln312_2_fu_1328_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln312_3_fu_1334_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln312_fu_1290_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln59_fu_2261_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_211                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_303                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_457                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op222_read_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op247_read_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op261_read_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op284_write_state4   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op292_write_state4   |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_278_p3           |       and|   0|  0|   2|           1|           0|
    |size_buff_2_fu_793_p2             |       and|   0|  0|   2|           1|           1|
    |size_buff_fu_867_p2               |       and|   0|  0|   2|           1|           1|
    |tmp_14_nbreadreq_fu_286_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_30_nbreadreq_fu_310_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_302_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln59_fu_2255_p2              |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage2_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op293_write_state4   |        or|   0|  0|   2|           1|           1|
    |or_ln154_fu_1441_p2               |        or|   0|  0|   8|           8|           8|
    |or_ln194_fu_1824_p2               |        or|   0|  0|   8|           8|           8|
    |or_ln199_1_fu_1710_p2             |        or|   0|  0|   8|           8|           8|
    |or_ln199_2_fu_1784_p2             |        or|   0|  0|   8|           8|           8|
    |or_ln199_fu_1628_p2               |        or|   0|  0|   8|           8|           8|
    |or_ln275_fu_913_p2                |        or|   0|  0|   8|           8|           8|
    |or_ln312_fu_1296_p2               |        or|   0|  0|   8|           8|           8|
    |or_ln317_1_fu_1182_p2             |        or|   0|  0|   8|           8|           8|
    |or_ln317_2_fu_1256_p2             |        or|   0|  0|   8|           8|           8|
    |or_ln317_fu_1100_p2               |        or|   0|  0|   8|           8|           8|
    |decoded_mantissa_2_fu_890_p3      |    select|   0|  0|   7|           1|           1|
    |decoded_mantissa_fu_1418_p3       |    select|   0|  0|   7|           1|           1|
    |empty_31_fu_954_p3                |    select|   0|  0|   9|           1|           9|
    |empty_fu_1482_p3                  |    select|   0|  0|   9|           1|           9|
    |grp_fu_459_p3                     |    select|   0|  0|   8|           1|           8|
    |message_offset_10_fu_747_p3       |    select|   0|  0|   3|           1|           3|
    |message_offset_14_fu_731_p3       |    select|   0|  0|   4|           1|           2|
    |message_offset_15_fu_739_p3       |    select|   0|  0|   4|           1|           4|
    |message_offset_1_fu_821_p3        |    select|   0|  0|   3|           1|           3|
    |message_offset_5_fu_813_p3        |    select|   0|  0|   4|           1|           4|
    |message_offset_fu_805_p3          |    select|   0|  0|   4|           1|           2|
    |select_ln100_fu_2225_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln177_fu_1489_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln295_fu_961_p3            |    select|   0|  0|   2|           1|           1|
    |xor_ln177_fu_861_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln194_1_fu_1850_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln194_2_fu_1838_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln194_fu_1812_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln295_fu_787_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln312_1_fu_1322_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln312_2_fu_1310_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln312_fu_1284_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 463|         242|         205|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |POW10_address0_local              |  14|          3|    2|          6|
    |ap_NS_iter0_fsm                   |  20|          4|    3|         12|
    |ap_NS_iter1_fsm                   |  25|          5|    4|         20|
    |ap_done                           |   9|          2|    1|          2|
    |lbPortOpenReplyIn_TDATA_blk_n     |   9|          2|    1|          2|
    |lbRequestPortOpenOut_TDATA_blk_n  |   9|          2|    1|          2|
    |lbRxDataIn_TDATA_blk_n            |   9|          2|    1|          2|
    |lbRxMetadataIn_TDATA_blk_n        |   9|          2|    1|          2|
    |metadata_to_book_TDATA_blk_n      |   9|          2|    1|          2|
    |next_state_1                      |  25|          5|    3|         15|
    |order_to_book_TDATA_blk_n         |   9|          2|    1|          2|
    |tagsIn_TDATA_blk_n                |   9|          2|    1|          2|
    |temp_order_orderID                |   9|          2|   32|         64|
    |temp_order_price                  |   9|          2|   16|         32|
    |temp_order_size                   |   9|          2|    8|         16|
    |temp_order_type                   |   9|          2|    3|          6|
    |time_to_book_TDATA_blk_n          |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 201|         43|   80|        189|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |and_ln59_reg_2545                         |   1|   0|    1|          0|
    |ap_CS_iter0_fsm                           |   3|   0|    3|          0|
    |ap_CS_iter1_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |empty_31_reg_2475                         |   9|   0|    9|          0|
    |empty_31_reg_2475_pp0_iter0_reg           |   9|   0|    9|          0|
    |empty_reg_2500                            |   9|   0|    9|          0|
    |empty_reg_2500_pp0_iter0_reg              |   9|   0|    9|          0|
    |first_packet                              |  64|   0|   64|          0|
    |first_packet_load_reg_2376                |  64|   0|   64|          0|
    |message_offset_10_reg_2399                |   3|   0|    3|          0|
    |message_offset_13_reg_2510                |   4|   0|    4|          0|
    |message_offset_1_reg_2425                 |   3|   0|    3|          0|
    |message_offset_22_reg_2485                |   4|   0|    4|          0|
    |next_state_1                              |   3|   0|    3|          0|
    |next_state_1_load_reg_2372                |   3|   0|    3|          0|
    |next_state_1_load_reg_2372_pp0_iter0_reg  |   3|   0|    3|          0|
    |openPortWaitTime                          |  32|   0|   32|          0|
    |orderID_buff179_s_reg_2480                |  25|   0|   25|          0|
    |orderID_buff_s_reg_2505                   |  25|   0|   25|          0|
    |reg_672                                   |   8|   0|    8|          0|
    |reg_676                                   |   8|   0|    8|          0|
    |reg_680                                   |   8|   0|    8|          0|
    |reg_684                                   |   7|   0|    7|          0|
    |reg_688                                   |   3|   0|    3|          0|
    |reg_692                                   |   7|   0|    7|          0|
    |reg_696                                   |   3|   0|    3|          0|
    |reg_700                                   |   7|   0|    7|          0|
    |reg_704                                   |   2|   0|    2|          0|
    |reg_704_pp0_iter0_reg                     |   2|   0|    2|          0|
    |reg_708                                   |   9|   0|    9|          0|
    |second_packet                             |  43|   0|   43|          0|
    |second_packet_load_reg_2453               |  43|   0|   43|          0|
    |size_buff_2_reg_2410                      |   1|   0|    1|          0|
    |size_buff_reg_2436                        |   1|   0|    1|          0|
    |tagsIn_read_reg_2531                      |  64|   0|   64|          0|
    |temp_order_orderID                        |  32|   0|   32|          0|
    |temp_order_price                          |  16|   0|   16|          0|
    |temp_order_size                           |   8|   0|    8|          0|
    |temp_order_type                           |   3|   0|    3|          0|
    |tmp_11_reg_2541                           |   1|   0|    1|          0|
    |tmp_12_reg_2441                           |   1|   0|    1|          0|
    |tmp_12_reg_2441_pp0_iter0_reg             |   1|   0|    1|          0|
    |tmp_13_reg_2491                           |   1|   0|    1|          0|
    |tmp_14_reg_2445                           |   1|   0|    1|          0|
    |tmp_14_reg_2445_pp0_iter0_reg             |   1|   0|    1|          0|
    |tmp_15_reg_2495                           |   7|   0|    7|          0|
    |tmp_15_reg_2495_pp0_iter0_reg             |   7|   0|    7|          0|
    |tmp_22_reg_2470                           |   7|   0|    7|          0|
    |tmp_22_reg_2470_pp0_iter0_reg             |   7|   0|    7|          0|
    |tmp_23_reg_2415                           |   1|   0|    1|          0|
    |tmp_27_reg_2516                           |   1|   0|    1|          0|
    |tmp_27_reg_2516_pp0_iter0_reg             |   1|   0|    1|          0|
    |tmp_30_reg_2520                           |   1|   0|    1|          0|
    |tmp_30_reg_2520_pp0_iter0_reg             |   1|   0|    1|          0|
    |tmp_33_reg_2420                           |   1|   0|    1|          0|
    |tmp_37_reg_2527                           |   1|   0|    1|          0|
    |tmp_41_reg_2431                           |   1|   0|    1|          0|
    |tmp_47_reg_2389                           |   1|   0|    1|          0|
    |tmp_48_reg_2394                           |   1|   0|    1|          0|
    |tmp_50_reg_2405                           |   1|   0|    1|          0|
    |tmp_s_reg_2449                            |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 599|   0|  599|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|                rxPath|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|                rxPath|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|                rxPath|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|                rxPath|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|                rxPath|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|                rxPath|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|                rxPath|  return value|
|lbRxDataIn_TVALID            |   in|    1|        axis|            lbRxDataIn|       pointer|
|lbRxDataIn_TDATA             |   in|  128|        axis|            lbRxDataIn|       pointer|
|lbRxDataIn_TREADY            |  out|    1|        axis|            lbRxDataIn|       pointer|
|tagsIn_TVALID                |   in|    1|        axis|                tagsIn|       pointer|
|tagsIn_TDATA                 |   in|   64|        axis|                tagsIn|       pointer|
|tagsIn_TREADY                |  out|    1|        axis|                tagsIn|       pointer|
|lbRxMetadataIn_TVALID        |   in|    1|        axis|        lbRxMetadataIn|       pointer|
|lbRxMetadataIn_TDATA         |   in|   96|        axis|        lbRxMetadataIn|       pointer|
|lbRxMetadataIn_TREADY        |  out|    1|        axis|        lbRxMetadataIn|       pointer|
|metadata_to_book_TREADY      |   in|    1|        axis|      metadata_to_book|       pointer|
|metadata_to_book_TDATA       |  out|  128|        axis|      metadata_to_book|       pointer|
|metadata_to_book_TVALID      |  out|    1|        axis|      metadata_to_book|       pointer|
|lbPortOpenReplyIn_TVALID     |   in|    1|        axis|     lbPortOpenReplyIn|       pointer|
|lbPortOpenReplyIn_TDATA      |   in|    8|        axis|     lbPortOpenReplyIn|       pointer|
|lbPortOpenReplyIn_TREADY     |  out|    1|        axis|     lbPortOpenReplyIn|       pointer|
|time_to_book_TREADY          |   in|    1|        axis|          time_to_book|       pointer|
|time_to_book_TDATA           |  out|   64|        axis|          time_to_book|       pointer|
|time_to_book_TVALID          |  out|    1|        axis|          time_to_book|       pointer|
|order_to_book_TREADY         |   in|    1|        axis|         order_to_book|       pointer|
|order_to_book_TDATA          |  out|   64|        axis|         order_to_book|       pointer|
|order_to_book_TVALID         |  out|    1|        axis|         order_to_book|       pointer|
|lbRequestPortOpenOut_TREADY  |   in|    1|        axis|  lbRequestPortOpenOut|       pointer|
|lbRequestPortOpenOut_TDATA   |  out|   16|        axis|  lbRequestPortOpenOut|       pointer|
|lbRequestPortOpenOut_TVALID  |  out|    1|        axis|  lbRequestPortOpenOut|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

