
---------- Begin Simulation Statistics ----------
final_tick                               2202009953000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58511                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702276                       # Number of bytes of host memory used
host_op_rate                                    58700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40248.38                       # Real time elapsed on the host
host_tick_rate                               54710519                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354977079                       # Number of instructions simulated
sim_ops                                    2362585993                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.202010                       # Number of seconds simulated
sim_ticks                                2202009953000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.617934                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293930648                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           347362118                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19426207                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        469408304                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46808002                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47238102                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          430100                       # Number of indirect misses.
system.cpu0.branchPred.lookups              602472103                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963887                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801863                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13709403                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555051671                       # Number of branches committed
system.cpu0.commit.bw_lim_events             75199221                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419505                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      199223976                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224895305                       # Number of instructions committed
system.cpu0.commit.committedOps            2228702463                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3936256693                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566198                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2899355033     73.66%     73.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    619587881     15.74%     89.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    140925946      3.58%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134905426      3.43%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40477024      1.03%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7326400      0.19%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6945786      0.18%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11533976      0.29%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     75199221      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3936256693                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44166718                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150998343                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691564733                       # Number of loads committed
system.cpu0.commit.membars                    7608889                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608898      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238821064     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695366584     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264787588     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228702463                       # Class of committed instruction
system.cpu0.commit.refs                     960154207                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224895305                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228702463                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.975328                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.975328                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            751945301                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5735955                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291868999                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2458643496                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1472157833                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1717303339                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13738181                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18044549                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             14196007                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  602472103                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435852394                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2481878277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9125951                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          203                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2488053231                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          205                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38910030                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137084                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1468006900                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340738650                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.566123                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3969340661                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627778                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870600                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2171846045     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1344506482     33.87%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               277789180      7.00%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135719668      3.42%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20815087      0.52%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                14450383      0.36%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  396763      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809425      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7628      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3969340661                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      425556252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13930551                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579905274                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549622                       # Inst execution rate
system.cpu0.iew.exec_refs                  1074684524                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296140227                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              596188845                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773776364                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811811                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6791655                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298559047                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2427886061                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            778544297                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7442743                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2415531615                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3731493                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15150609                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13738181                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23172911                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       298191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45796345                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        69804                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28963                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15334203                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82211631                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29969573                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28963                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1990311                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11940240                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1019816035                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2392677353                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853825                       # average fanout of values written-back
system.cpu0.iew.wb_producers                870744459                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.544422                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2393004760                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2944718738                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1533815317                       # number of integer regfile writes
system.cpu0.ipc                              0.506245                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506245                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611839      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1316504412     54.33%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18334367      0.76%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802519      0.16%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783876698     32.35%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292844455     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2422974359                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               121                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5073726                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002094                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 947861     18.68%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3513852     69.26%     87.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               612010     12.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2420436174                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8820673341                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2392677286                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2627096837                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2416464925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2422974359                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421136                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      199183594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           310378                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1631                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35958538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3969340661                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610422                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816716                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2213100278     55.75%     55.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1222365748     30.80%     86.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          435049349     10.96%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77713468      1.96%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11996387      0.30%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6491341      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1757870      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             549724      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             316496      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3969340661                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.551315                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34304876                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6085838                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773776364                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298559047                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2908                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4394896913                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9124109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              648164660                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421378087                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24888184                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1486906074                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              38010668                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                72976                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2984555743                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2443959065                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1573477397                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1714744450                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41416211                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13738181                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            105186716                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               152099305                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2984555687                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        600580                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8883                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54537812                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8881                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6288946731                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4888996699                       # The number of ROB writes
system.cpu0.timesIdled                       45460380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.607395                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18240000                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19485640                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1780694                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33052900                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            918922                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         932019                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13097                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36249624                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46614                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1374587                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520111                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3605293                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15822527                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130081774                       # Number of instructions committed
system.cpu1.commit.committedOps             133883530                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    703568967                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190292                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.877582                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    650177275     92.41%     92.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26068957      3.71%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8020733      1.14%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8617060      1.22%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2438862      0.35%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       781913      0.11%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3597548      0.51%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       261326      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3605293      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    703568967                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457477                       # Number of function calls committed.
system.cpu1.commit.int_insts                125287494                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892409                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77461457     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693984     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124665      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133883530                       # Class of committed instruction
system.cpu1.commit.refs                      48818661                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130081774                       # Number of Instructions Simulated
system.cpu1.committedOps                    133883530                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.443733                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.443733                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            627485514                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               421680                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17442055                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155819691                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19051668                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49771892                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1376564                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1081708                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8790844                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36249624                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19372788                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    683732937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               210566                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157392178                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3565342                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051191                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20960873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19158922                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.222264                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         706476482                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228167                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.674703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               609344065     86.25%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56727666      8.03%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24447265      3.46%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10579363      1.50%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3910722      0.55%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  613740      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853369      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     153      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           706476482                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1653939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1513761                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31698974                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204765                       # Inst execution rate
system.cpu1.iew.exec_refs                    52322905                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12322022                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              528205200                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40357004                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802239                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1260064                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12647064                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149691854                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40000883                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1408690                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145000666                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3158332                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5105388                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1376564                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12707743                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       101721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1163411                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33373                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2499                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4784                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3464595                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       720812                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2499                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521790                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991971                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 86122549                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143733770                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841750                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72493675                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202976                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143781843                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180221861                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96736021                       # number of integer regfile writes
system.cpu1.ipc                              0.183697                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183697                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603386      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86050045     58.77%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44188126     30.18%     94.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8567653      5.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146409356                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4415682                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030160                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 894813     20.26%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3100873     70.22%     90.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               419993      9.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143221637                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1004073725                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143733758                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165502141                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138286191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146409356                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405663                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15808323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           362876                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           248                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6780735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    706476482                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207239                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.685596                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          619997109     87.76%     87.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53696928      7.60%     95.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18580994      2.63%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6122008      0.87%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5461126      0.77%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1042219      0.15%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1096031      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287905      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             192162      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      706476482                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206755                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23869074                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2192858                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40357004                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12647064                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       708130421                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3695880477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              568060419                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89334993                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25138082                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22347825                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5265728                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                84510                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191893719                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153706848                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103291011                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52642546                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30473433                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1376564                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             62023967                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13956018                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191893707                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25161                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52445963                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           617                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   849669497                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302328531                       # The number of ROB writes
system.cpu1.timesIdled                          30812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12017152                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3013037                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16622573                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              56476                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3620095                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16962633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33823736                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       295272                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105774                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134153699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10245977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268295988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10351751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11769918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5668229                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11192776                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              400                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            288                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5190848                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5190841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11769918                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1276                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50784494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50784494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1448255232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1448255232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              569                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16962730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16962730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16962730                       # Request fanout histogram
system.membus.respLayer1.occupancy        88560738011                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60542110387                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       912411400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   981453702.378479                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        83000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2220687500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2197447896000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4562057000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    376480799                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       376480799                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    376480799                       # number of overall hits
system.cpu0.icache.overall_hits::total      376480799                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59371594                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59371594                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59371594                       # number of overall misses
system.cpu0.icache.overall_misses::total     59371594                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 846776374993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 846776374993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 846776374993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 846776374993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435852393                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435852393                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435852393                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435852393                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136219                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136219                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136219                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136219                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14262.314988                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14262.314988                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14262.314988                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14262.314988                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3417                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.808219                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55438080                       # number of writebacks
system.cpu0.icache.writebacks::total         55438080                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3933480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3933480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3933480                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3933480                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55438114                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55438114                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55438114                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55438114                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 748414533996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 748414533996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 748414533996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 748414533996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127195                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127195                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127195                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127195                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13499.999910                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13499.999910                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13499.999910                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13499.999910                       # average overall mshr miss latency
system.cpu0.icache.replacements              55438080                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    376480799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      376480799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59371594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59371594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 846776374993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 846776374993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435852393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435852393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14262.314988                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14262.314988                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3933480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3933480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55438114                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55438114                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 748414533996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 748414533996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127195                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127195                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13499.999910                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13499.999910                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          431918657                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55438080                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.791010                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        927142898                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       927142898                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    874287775                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       874287775                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    874287775                       # number of overall hits
system.cpu0.dcache.overall_hits::total      874287775                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    106723442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     106723442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    106723442                       # number of overall misses
system.cpu0.dcache.overall_misses::total    106723442                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2982727048035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2982727048035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2982727048035                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2982727048035                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    981011217                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    981011217                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    981011217                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    981011217                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108789                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108789                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108789                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108789                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27948.190127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27948.190127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27948.190127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27948.190127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23068796                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2101056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           332567                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          20951                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.365860                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.284282                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74959908                       # number of writebacks
system.cpu0.dcache.writebacks::total         74959908                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     33222873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     33222873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     33222873                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     33222873                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73500569                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73500569                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73500569                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73500569                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1369446455917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1369446455917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1369446455917                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1369446455917                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074923                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074923                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074923                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074923                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18631.780332                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18631.780332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18631.780332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18631.780332                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74959908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    632295734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      632295734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     83933752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     83933752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1883981496500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1883981496500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716229486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716229486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117188                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117188                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22446.053603                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22446.053603                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20182193                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20182193                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63751559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63751559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1022681633500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1022681633500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16041.672542                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16041.672542                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    241992041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     241992041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22789690                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22789690                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1098745551535                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1098745551535                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264781731                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264781731                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48212.395673                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48212.395673                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13040680                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13040680                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9749010                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9749010                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 346764822417                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 346764822417                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35569.234457                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35569.234457                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    208084500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    208084500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470202                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470202                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 74502.148228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 74502.148228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       561500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       561500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023814                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023814                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4010.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4010.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       421500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       421500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3010.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3010.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336097                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336097                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465766                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465766                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130955777500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130955777500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385539                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385539                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89342.894773                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89342.894773                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465766                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465766                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129490011500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129490011500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385539                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385539                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88342.894773                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88342.894773                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996109                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          951598526                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74966023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.693731                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996109                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2044615853                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2044615853                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54621273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            69967018                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              567591                       # number of demand (read+write) hits
system.l2.demand_hits::total                125180957                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54621273                       # number of overall hits
system.l2.overall_hits::.cpu0.data           69967018                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25075                       # number of overall hits
system.l2.overall_hits::.cpu1.data             567591                       # number of overall hits
system.l2.overall_hits::total               125180957                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            816840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4990600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3137112                       # number of demand (read+write) misses
system.l2.demand_misses::total                8955341                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           816840                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4990600                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10789                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3137112                       # number of overall misses
system.l2.overall_misses::total               8955341                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  66452732998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 515715316065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1070072485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 339415792780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     922653914328                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  66452732998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 515715316065                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1070072485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 339415792780                       # number of overall miss cycles
system.l2.overall_miss_latency::total    922653914328                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55438113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74957618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3704703                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134136298                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55438113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74957618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3704703                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134136298                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.014734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.300831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.846792                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066763                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.014734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.300831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.846792                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81353.426617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103337.337407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99181.804152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108193.712172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103028.339661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81353.426617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103337.337407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99181.804152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108193.712172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103028.339661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             479610                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14791                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.425799                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7739223                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5668229                       # number of writebacks
system.l2.writebacks::total                   5668229                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         130531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              139796                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        130531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             139796                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       816776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4860069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3127944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8815545                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       816776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4860069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3127944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8271765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17087310                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  58282504998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 457404118868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    960740985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 307449497824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 824096862675                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  58282504998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 457404118868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    960740985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 307449497824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 776942500085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1601039362760                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.014733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.299911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.844317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.014733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.299911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.844317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127388                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71356.779580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94114.737644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89321.400614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98291.241091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93482.236512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71356.779580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94114.737644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89321.400614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98291.241091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93927.051855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93697.566367                       # average overall mshr miss latency
system.l2.replacements                       27017569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17936904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17936904                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17936904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17936904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115912297                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115912297                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115912297                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115912297                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8271765                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8271765                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 776942500085                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 776942500085                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93927.051855                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93927.051855                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.870000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.876190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2080.459770                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1967.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1745500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        99000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1844500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20063.218391                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20048.913043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       653500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       653500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.969697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20421.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20421.875000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8140142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           310651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8450793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3066384                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2191664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5258048                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 310315864360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 233095069621                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  543410933981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11206526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13708841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.273625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101199.283704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106355.294252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103348.416367                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        62915                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5351                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            68266                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3003469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2186313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5189782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 275101117475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 210779728137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 485880845612                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.268011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.873716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.378572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91594.458766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96408.761297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93622.592551                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54621273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54646348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       816840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           827629                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  66452732998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1070072485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  67522805483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55438113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55473977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.014734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.300831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81353.426617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99181.804152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81585.837958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       816776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       827532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  58282504998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    960740985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  59243245983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.014733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.299911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71356.779580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89321.400614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71590.278059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     61826876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       256940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62083816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1924216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       945448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2869664                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 205399451705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106320723159                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 311720174864                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63751092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1202388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64953480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.786309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106744.487991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112455.389571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108626.018539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        67616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3817                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        71433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1856600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       941631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2798231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 182303001393                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96669769687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 278972771080                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.783134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98191.856831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102662.050938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99696.119112                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          272                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               279                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1730                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           51                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1781                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44114491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       725998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     44840489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2002                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           58                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2060                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.864136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.879310                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.864563                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25499.705780                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14235.254902                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25177.141494                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          499                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          506                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1231                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1275                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     24151485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       888994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25040479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.614885                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.758621                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.618932                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19619.402924                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20204.409091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19639.591373                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999944                       # Cycle average of tags in use
system.l2.tags.total_refs                   275990979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27018353                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.214945                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.551368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.673607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.547640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.836599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.380969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.211682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.240328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2170920049                       # Number of tag accesses
system.l2.tags.data_accesses               2170920049                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      52273600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     311134784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        688384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     200193984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    521197824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1085488576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     52273600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       688384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      52961984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362766656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362766656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         816775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4861481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3128031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8143716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16960759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5668229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5668229                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23739039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        141295812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           312616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90914205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    236691857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             492953528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23739039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       312616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24051655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164743422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164743422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164743422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23739039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       141295812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          312616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90914205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    236691857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            657696951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5439980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    816775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4589185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3057694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8131173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018323124750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333544                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333544                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31525622                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5118051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16960759                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5668229                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16960759                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5668229                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 355176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                228249                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            744914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            751884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            922563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3590674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1056500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1423209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            864264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            860417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            973862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            810629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           807916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           758116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           779544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           758024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           738718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           764349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            288871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            341710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            339039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            388374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            408908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            385672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            397898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            394206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            365288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           339724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           313871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293144                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 668255343862                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                83027915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            979610025112                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40242.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58992.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11358333                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2893616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16960759                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5668229                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5400820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2841048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1211597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  977790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  879245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  753843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  638484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  569828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  499714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  440001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 456025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 717796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 392258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 277087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 223559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 166824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 107011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 288748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 335629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 334314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 335420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 337188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 337219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 336712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7793571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.035262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.818147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.811021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4869074     62.48%     62.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1558271     19.99%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       347298      4.46%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       201820      2.59%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       160794      2.06%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107106      1.37%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        81038      1.04%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        86119      1.11%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       382051      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7793571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.785081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.723637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    620.499904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333539    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.309536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.288392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289986     86.94%     86.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4741      1.42%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25097      7.52%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9012      2.70%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3186      0.96%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              973      0.29%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              326      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              142      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333544                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1062757312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                22731264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348156672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1085488576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362766656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       482.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    492.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2202009863500                       # Total gap between requests
system.mem_ctrls.avgGap                      97309.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     52273600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    293707840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       688384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    195692416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    520395072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348156672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23739038.930674623698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133381704.110762476921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 312616.207325562427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88869905.303284510970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 236327302.377093285322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158108582.354804635048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       816775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4861481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3128031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8143716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5668229                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  24598087676                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 258363814598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    508296479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178303729638                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 517836096721                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52920826101241                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30116.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53145.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47257.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57001.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63587.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9336395.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25514175960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13561090950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45632868120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13579428060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     173824494480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     458999660910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     459045792000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1190157510480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.486890                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1187552414263                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73529820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 940927718737                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          30131999520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16015510995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         72930994500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14817100500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     173824494480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     785562206130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     184045753920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1277328060045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.073700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 469374999073                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73529820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1659105133927                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20994935426.136364                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101274895772.179871                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 793609223500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   354455635500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1847554317500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19330850                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19330850                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19330850                       # number of overall hits
system.cpu1.icache.overall_hits::total       19330850                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41938                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41938                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41938                       # number of overall misses
system.cpu1.icache.overall_misses::total        41938                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1583131500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1583131500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1583131500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1583131500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19372788                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19372788                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19372788                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19372788                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002165                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002165                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002165                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002165                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37749.332348                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37749.332348                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37749.332348                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37749.332348                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35832                       # number of writebacks
system.cpu1.icache.writebacks::total            35832                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6074                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6074                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6074                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6074                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35864                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35864                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35864                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35864                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1404833500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1404833500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1404833500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1404833500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001851                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001851                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001851                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001851                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39171.132612                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39171.132612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39171.132612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39171.132612                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35832                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19330850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19330850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41938                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41938                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1583131500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1583131500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19372788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19372788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37749.332348                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37749.332348                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6074                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6074                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35864                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35864                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1404833500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1404833500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39171.132612                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39171.132612                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.405056                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18309341                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35832                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           510.977367                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390543500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.405056                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950158                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950158                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38781440                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38781440                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36591407                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36591407                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36591407                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36591407                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9955703                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9955703                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9955703                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9955703                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1046028094227                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1046028094227                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1046028094227                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1046028094227                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46547110                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46547110                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46547110                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46547110                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213884                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105068.230162                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105068.230162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105068.230162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105068.230162                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9703157                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1262304                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            94703                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          15487                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   102.458813                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.507329                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3704710                       # number of writebacks
system.cpu1.dcache.writebacks::total          3704710                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7595897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7595897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7595897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7595897                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2359806                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2359806                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2359806                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2359806                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 235670900664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 235670900664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 235670900664                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 235670900664                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050697                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050697                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050697                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050697                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99868.760679                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99868.760679                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99868.760679                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99868.760679                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3704710                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32520638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32520638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5902249                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5902249                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 505293943000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 505293943000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38422887                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38422887                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153613                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153613                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85610.407660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85610.407660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4699246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4699246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1203003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1203003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 112083556500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 112083556500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031310                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031310                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93169.806310                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93169.806310                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4070769                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4070769                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4053454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4053454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 540734151227                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 540734151227                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124223                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124223                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.498934                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.498934                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 133400.835738                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 133400.835738                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2896651                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2896651                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156803                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156803                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 123587344164                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 123587344164                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106835.255583                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106835.255583                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4621000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4621000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.301455                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.301455                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31868.965517                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31868.965517                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        56000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        56000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010395                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010395                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1534000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1534000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.331111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.331111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10295.302013                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10295.302013                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1385000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1385000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.331111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.331111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9295.302013                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9295.302013                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450050                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450050                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119223628000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119223628000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355517                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355517                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88214.149202                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88214.149202                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117872103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117872103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355517                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355517                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87214.149202                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87214.149202                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.046182                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42751891                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3711193                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.519716                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390555000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.046182                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104410453                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104410453                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2202009953000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120428508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23605133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116201615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21349340                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15079348                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             411                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13720684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13720684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55473977                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64954532                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2060                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2060                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166314305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224886113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11120992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402428970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7096076288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9594721280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4588544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474202304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17169588416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42110377                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363592128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        176251819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              165592249     93.95%     93.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10553723      5.99%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105827      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          176251819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268289197622                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112452103872                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83230832874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5567795218                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53838414                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               8996815916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704128                       # Number of bytes of host memory used
host_op_rate                                    49839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                170383.44                       # Real time elapsed on the host
host_tick_rate                               39879498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483185296                       # Number of instructions simulated
sim_ops                                    8491793098                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.794806                       # Number of seconds simulated
sim_ticks                                6794805963500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.329747                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              528817791                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           554724846                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         37006699                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        605952794                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            624536                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         634915                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10379                       # Number of indirect misses.
system.cpu0.branchPred.lookups              607863971                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7555                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500697                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36991518                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404319158                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105660024                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1509678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      577315530                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3064660126                       # Number of instructions committed
system.cpu0.commit.committedOps            3065161024                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13459869742                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.227726                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.144819                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12700147292     94.36%     94.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    279692856      2.08%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67740211      0.50%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21876936      0.16%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23224442      0.17%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20562460      0.15%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    143391969      1.07%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     97573552      0.72%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105660024      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13459869742                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1019053973                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1581722                       # Number of function calls committed.
system.cpu0.commit.int_insts               2539523024                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834555800                       # Number of loads committed
system.cpu0.commit.membars                     998104                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       999115      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575559310     51.40%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398492887     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94569655      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31556128      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31556515      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468218754     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1315339      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366837743     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64585282      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3065161024                       # Class of committed instruction
system.cpu0.commit.refs                     900957118                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3064660126                       # Number of Instructions Simulated
system.cpu0.committedOps                   3065161024                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.428955                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.428955                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12276343661                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15220                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           446931230                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3967415342                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               224609280                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                776305569                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              39077012                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23841                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            239112740                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  607863971                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114650173                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13394657311                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               752463                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4629141337                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               78184386                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.044784                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121698708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         529442327                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.341049                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13555448262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.341541                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875507                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10668436608     78.70%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2184199375     16.11%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97887531      0.72%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               448112200      3.31%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29259922      0.22%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1465237      0.01%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101566126      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24507675      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13588      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13555448262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1095620604                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974541693                       # number of floating regfile writes
system.cpu0.idleCycles                       17793279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38701156                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445614600                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.373094                       # Inst execution rate
system.cpu0.iew.exec_refs                  2751211414                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67321244                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5673104419                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            991254399                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            584043                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33912700                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76343895                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3632704628                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2683890170                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33770709                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5064089327                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              50433927                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3597631180                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              39077012                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3695760922                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    194760242                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          994232                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2377264                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    156698599                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9942577                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2377264                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9971986                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28729170                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2837952739                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3244769116                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.813187                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307785955                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.239056                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3249978078                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5319595267                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763222701                       # number of integer regfile writes
system.cpu0.ipc                              0.225787                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225787                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1002114      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1731553483     33.97%     33.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13338      0.00%     33.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2000      0.00%     33.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402769811      7.90%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103255197      2.03%     43.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32425729      0.64%     44.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32339381      0.63%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1629963520     31.97%     77.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1325243      0.03%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1066182601     20.91%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65571854      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5097860035                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2002639583                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3738627375                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039595919                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1406896589                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  617724322                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121173                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               26736373      4.33%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3206      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                81230      0.01%      4.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               67039      0.01%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            149529777     24.21%     28.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               66028      0.01%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             322338862     52.18%     80.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9841      0.00%     80.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        118891962     19.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3711942660                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20648801404                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205173197                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2795727654                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3630979124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5097860035                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1725504                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      567543607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18536124                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        215826                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    535016796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13555448262                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.376075                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.136962                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11661960467     86.03%     86.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          693737117      5.12%     91.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          335921005      2.48%     93.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          217312507      1.60%     95.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          354391176      2.61%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          181502565      1.34%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           52470977      0.39%     99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24779588      0.18%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           33372860      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13555448262                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.375582                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39539311                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25300042                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           991254399                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76343895                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098954956                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587630948                       # number of misc regfile writes
system.cpu0.numCycles                     13573241541                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16370498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             9889894392                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2594989087                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             577274126                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               341001599                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2078660468                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             18008549                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5380924282                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3782088046                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3214174592                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                841759505                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7849095                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              39077012                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2443242298                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               619185510                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1376910744                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4004013538                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        473456                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11748                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1510812736                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11774                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 16996572093                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7380625345                       # The number of ROB writes
system.cpu0.timesIdled                         164899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2999                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.675061                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              528319042                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           563991137                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36732242                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        604598718                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            590939                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         593935                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2996                       # Number of indirect misses.
system.cpu1.branchPred.lookups              606412292                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3186                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495361                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36723351                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404162736                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104506752                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1496788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      572393618                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3063548091                       # Number of instructions committed
system.cpu1.commit.committedOps            3064046081                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13474026858                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227404                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.144068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12715135305     94.37%     94.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    279147139      2.07%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     67469973      0.50%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21681973      0.16%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     23291912      0.17%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20456489      0.15%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    142952237      1.06%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     99385078      0.74%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104506752      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13474026858                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1018341330                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1510458                       # Number of function calls committed.
system.cpu1.commit.int_insts               2539087307                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834524522                       # Number of loads committed
system.cpu1.commit.membars                     991728                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       991728      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1575828108     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398444409     13.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94161344      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31352992      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31352992      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467825762     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1057505      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367194121     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64381072      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3064046081                       # Class of committed instruction
system.cpu1.commit.refs                     900458460                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3063548091                       # Number of Instructions Simulated
system.cpu1.committedOps                   3064046081                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.430262                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.430262                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12305496389                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8897                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           446742637                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3959379795                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220298773                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                764485436                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38784565                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16191                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            239738503                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  606412292                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113416950                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13412373545                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               723567                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4617738385                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77586912                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044680                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117636665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         528909981                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.340232                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13568803666                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.340364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.873116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10685806381     78.75%     78.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2181790627     16.08%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97789852      0.72%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               448056014      3.30%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29056507      0.21%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1446987      0.01%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100672238      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24182263      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2797      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13568803666                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1094083611                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               973751951                       # number of floating regfile writes
system.cpu1.idleCycles                        3516427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38414232                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445045853                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.372568                       # Inst execution rate
system.cpu1.iew.exec_refs                  2745935985                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66835558                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5705671241                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            989919679                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            576331                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33566920                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75752037                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3626700213                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2679100427                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33480989                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5056606907                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              50665673                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3585647321                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38784565                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3684548832                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    193989062                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          979104                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2351604                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    155395157                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9818099                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2351604                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9850831                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28563401                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2838514145                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3241595681                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813585                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2309373852                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238839                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3246750831                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5312646193                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1761802080                       # number of integer regfile writes
system.cpu1.ipc                              0.225720                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.225720                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           994076      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1730250829     33.99%     34.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402651477      7.91%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102734235      2.02%     43.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32207494      0.63%     44.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32123155      0.63%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1626708794     31.96%     77.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1061966      0.02%     77.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1064548171     20.91%     98.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65351649      1.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5090087896                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1994846369                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3727883390                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1038591766                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1402588938                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  612490791                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.120330                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               26890122      4.39%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3342      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                70936      0.01%      4.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               68234      0.01%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            144727783     23.63%     28.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               65618      0.01%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             321824739     52.54%     80.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  142      0.00%     80.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        118839865     19.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              10      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3706738242                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20652028149                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2203003915                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2789115803                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3624991498                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5090087896                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1708715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      562654132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18441290                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        211927                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    531047457                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13568803666                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.375132                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.137051                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11681599162     86.09%     86.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          690031148      5.09%     91.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          336038936      2.48%     93.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          214129140      1.58%     95.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          353375979      2.60%     97.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          182267269      1.34%     99.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           52663506      0.39%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24818049      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           33880477      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13568803666                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.375034                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39246123                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25110205                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           989919679                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75752037                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1097565900                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             586766137                       # number of misc regfile writes
system.cpu1.numCycles                     13572320093                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17166199                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             9916053154                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2594461636                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             582239432                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               335949512                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2079870910                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             17891163                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5370813348                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3774970720                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3208536488                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                831020054                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6006133                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38784565                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2446541222                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               614074852                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1372689382                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3998123966                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        455159                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             10705                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1517752951                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         10707                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17005859588                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7367749496                       # The number of ROB writes
system.cpu1.timesIdled                          34736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        226812050                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             63507766                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           339874875                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             180500                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              77308193                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    578503470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1146853482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25421447                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      9310330                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496515212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    411653980                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992660817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      420964310                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          571807474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12044721                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2636                       # Transaction distribution
system.membus.trans_dist::CleanEvict        556313637                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           540048                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5236                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6139729                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6129358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     571807475                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1724790314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1724790314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  37758988096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             37758988096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           424667                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         578492488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               578492488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           578492488                       # Request fanout histogram
system.membus.respLayer1.occupancy       3023385094710                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1363197654267                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1564                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          782                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10467570.332481                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12049874.029239                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          782    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     28358000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            782                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6786620323500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8185640000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114487112                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114487112                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114487112                       # number of overall hits
system.cpu0.icache.overall_hits::total      114487112                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163060                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163060                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163060                       # number of overall misses
system.cpu0.icache.overall_misses::total       163060                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12821706500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12821706500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12821706500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12821706500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114650172                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114650172                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114650172                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114650172                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001422                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001422                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001422                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001422                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78631.831841                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78631.831841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78631.831841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78631.831841                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5664                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    99.368421                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149622                       # number of writebacks
system.cpu0.icache.writebacks::total           149622                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13438                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13438                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13438                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13438                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149622                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149622                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149622                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149622                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11838885000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11838885000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11838885000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11838885000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001305                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001305                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001305                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001305                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 79125.295745                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 79125.295745                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 79125.295745                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 79125.295745                       # average overall mshr miss latency
system.cpu0.icache.replacements                149622                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114487112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114487112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163060                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163060                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12821706500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12821706500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114650172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114650172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001422                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001422                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78631.831841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78631.831841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13438                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13438                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149622                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149622                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11838885000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11838885000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 79125.295745                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 79125.295745                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114636988                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149654                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           766.013525                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229449966                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229449966                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    444260238                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       444260238                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    444260238                       # number of overall hits
system.cpu0.dcache.overall_hits::total      444260238                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    518525409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     518525409                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    518525409                       # number of overall misses
system.cpu0.dcache.overall_misses::total    518525409                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 42131507855679                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 42131507855679                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 42131507855679                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 42131507855679                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    962785647                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    962785647                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    962785647                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    962785647                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.538568                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.538568                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.538568                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.538568                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81252.542545                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81252.542545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81252.542545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81252.542545                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9614107793                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2786669                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        197714466                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          45794                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.626223                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.852273                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247798976                       # number of writebacks
system.cpu0.dcache.writebacks::total        247798976                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    270488963                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    270488963                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    270488963                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    270488963                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248036446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248036446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248036446                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248036446                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23456432761362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23456432761362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23456432761362                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23456432761362                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257624                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257624                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257624                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257624                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94568.492412                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94568.492412                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94568.492412                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94568.492412                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247798694                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    404775552                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      404775552                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    492116341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    492116341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 39908925807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 39908925807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    896891893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    896891893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548691                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548691                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81096.526334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81096.526334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    248268404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    248268404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243847937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243847937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23142565462500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23142565462500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271881                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271881                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94905.725868                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94905.725868                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     39484686                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      39484686                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26409068                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26409068                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2222582048179                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2222582048179                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65893754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65893754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.400783                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.400783                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84159.806328                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84159.806328                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22220559                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22220559                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4188509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4188509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 313867298862                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 313867298862                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063565                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063565                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74935.328744                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74935.328744                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1815                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1815                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64667500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64667500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.244609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.244609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35629.476584                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35629.476584                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           83                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13180.722892                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13180.722892                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9903000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9903000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.329295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.329295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4389.627660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4389.627660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2256                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2256                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7648000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7648000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.329295                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.329295                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3390.070922                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3390.070922                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5362                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5362                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       495335                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       495335                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  19400199000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  19400199000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500697                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500697                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989291                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989291                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39165.815054                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39165.815054                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       495335                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       495335                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  18904864000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  18904864000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989291                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989291                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38165.815054                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38165.815054                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979871                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          692957063                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248281723                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.791011                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979871                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999371                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999371                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2174882921                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2174882921                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33626784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            33544580                       # number of demand (read+write) hits
system.l2.demand_hits::total                 67187555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10955                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33626784                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5236                       # number of overall hits
system.l2.overall_hits::.cpu1.data           33544580                       # number of overall hits
system.l2.overall_hits::total                67187555                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         214162500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         213491117                       # number of demand (read+write) misses
system.l2.demand_misses::total              427822660                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138668                       # number of overall misses
system.l2.overall_misses::.cpu0.data        214162500                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30375                       # number of overall misses
system.l2.overall_misses::.cpu1.data        213491117                       # number of overall misses
system.l2.overall_misses::total             427822660                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11472013479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22579690419163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2569822484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22548297132672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     45142029387798                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11472013479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22579690419163                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2569822484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22548297132672                       # number of overall miss cycles
system.l2.overall_miss_latency::total    45142029387798                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247789284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247035697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            495010215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247789284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247035697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           495010215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.926783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.864293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.852967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864270                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.926783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.864293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.852967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864270                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82730.070954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105432.512317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84603.209350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105617.027301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105515.751288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82730.070954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105432.512317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84603.209350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105617.027301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105515.751288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           56690587                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2340222                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.224448                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 149021214                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12044703                       # number of writebacks
system.l2.writebacks::total                  12044703                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2846572                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2744712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             5591826                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2846572                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2744712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            5591826                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       138333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    211315928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    210746405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         422230834                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       138333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    211315928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    210746405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    163525272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        585756106                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10067831980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20304948578233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2259783491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20284590481918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40601866675622                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10067831980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20304948578233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2259783491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20284590481918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 15205741618725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 55807608294347                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.924544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.852805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.847154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.852974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.924544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.852805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.847154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.183321                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72779.683662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96088.112100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74906.639187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96251.181518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96160.354494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72779.683662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96088.112100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74906.639187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96251.181518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92987.104884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95274.479809                       # average overall mshr miss latency
system.l2.replacements                      981450149                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17184280                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17184280                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           18                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             18                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17184298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17184298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           18                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           18                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453199109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453199109                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2636                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2636                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453201745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453201745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2636                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2636                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    163525272                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      163525272                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 15205741618725                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 15205741618725                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92987.104884                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92987.104884                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           33327                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           33636                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                66963                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         65643                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         64811                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             130454                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    653650951                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    669296950                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1322947901                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        98970                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        98447                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           197417                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.663262                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.658334                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.660804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9957.664199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10326.903612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10141.106451                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5307                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5545                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           10852                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        60336                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        59266                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        119602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1534849897                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1530075885                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3064925782                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.609639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.602009                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.605834                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25438.376707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25817.093865                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25626.041220                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               78                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       198500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       198500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.890909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.917647                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4051.020408                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2544.871795                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       585500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1017000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1602500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.966667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.854545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.894118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20189.655172                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21638.297872                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21085.526316                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1135329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1166875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2302204                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3109193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3046015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6155208                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 302965825374                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 301047836494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  604013661868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4244522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4212890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8457412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.732519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.723023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.727789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97441.948883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98833.340116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98130.503773                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8818                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17159                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25977                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3100375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3028856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6129231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 271433697382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 269727064094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 541160761476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.730441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.718950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.724717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87548.666655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89052.455480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88291.787579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           169043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11472013479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2569822484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14041835963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.926783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.852967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82730.070954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84603.209350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83066.651461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          335                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          207                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           542                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       138333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       168501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10067831980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2259783491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12327615471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.924544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.847154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72779.683662                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74906.639187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73160.488490                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     32491455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     32377705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          64869160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    211053307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    210445102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       421498409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22276724593789                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22247249296178                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 44523973889967                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243544762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242822807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486367569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.866589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866661                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866625                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105550.227620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105715.215440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105632.602495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2837754                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2727553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5565307                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    208215553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    207717549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    415933102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20033514880851                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20014863417824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40048378298675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.854938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.855428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96215.266306                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96356.150524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96285.624073                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1115588780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 981450213                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.136674                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.696678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.014222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.145553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.112923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.025455                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.158014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.187898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8706249357                       # Number of tag accesses
system.l2.tags.data_accesses               8706249357                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8853248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13525126272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1930752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13488556416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   9963490560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        36987957248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8853248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1930752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10784000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    770862144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       770862144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         138332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      211330098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      210758694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    155679540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           577936832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12044721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12044721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1302943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1990509566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           284151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1985127535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1466339232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5443563429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1302943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       284151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1587095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113448735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113448735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113448735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1302943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1990509566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          284151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1985127535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1466339232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5557012164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8477950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    138333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 209469457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 208926171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 154022511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003133672250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       529307                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       529307                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           852540035                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7991788                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   577936833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12047357                       # Number of write requests accepted
system.mem_ctrls.readBursts                 577936833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12047357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5350193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3569407                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          29929441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          29448333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          61765523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          50861126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          53839390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          48188442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          38047267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34098322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          31820628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          26250877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         26869083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         26330832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         30043414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         34003195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         27014480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         24076287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            505912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            502515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            462402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            584143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            540476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            548884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            505726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            505886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            644608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            507048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           638214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           509328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           505820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           505696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           505841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           505461                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 22597910181817                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2862933200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            33333909681817                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39466.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58216.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                371385710                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7579623                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             577936833                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12047357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26666780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                53312747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                79745239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                91317055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                75819101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                56279107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                38789616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                27649360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                21558536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                18632566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               18036286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               23744681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               14077320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9192528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7136011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5250692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3433492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1624252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 262383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  58888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 305564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 442019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 508477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 528310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 533894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 536397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 540331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 546846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 549951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 556208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 549696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 548232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 546011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 544884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 544938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 543949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  51647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    202099266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.009250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.824750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.232801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    111153719     55.00%     55.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     50810174     25.14%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     13804979      6.83%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      6971841      3.45%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4464690      2.21%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3145780      1.56%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2333083      1.15%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1687725      0.84%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7727275      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    202099266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       529307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1081.766693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    294.447689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2288.777495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       452877     85.56%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        52723      9.96%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        11710      2.21%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         3980      0.75%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1553      0.29%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1165      0.22%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1419      0.27%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1198      0.23%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          858      0.16%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          571      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          349      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          269      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          151      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           95      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           45      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           64      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           69      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           99      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           66      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           40      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        529307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       529307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.207916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           524766     99.14%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1515      0.29%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2153      0.41%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              531      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              176      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               92      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               51      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        529307                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            36645544960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               342412352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               542589440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             36987957312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            771030848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5393.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5443.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6794806029500                       # Total gap between requests
system.mem_ctrls.avgGap                      11516.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8853312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  13406045248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1930752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13371274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   9857440704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    542589440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1302952.880120165413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1972984264.747797966003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 284151.160514592659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1967867076.091230392456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1450731743.768947839737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79853559.161903217435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       138333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    211330098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    210758694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    155679540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12047357                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4345859692                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11531506502434                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1007417476                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11534892004083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 10262157898132                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 169121779614074                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31415.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54566.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33393.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54730.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65918.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14038081.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         632083029900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         335960094030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1616558803440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22560923520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     536376044880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3046046118060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44114022240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6233699036070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        917.421199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86703779217                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 226893420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6481208764283                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         810905729340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         431006620440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2471709799020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21694027680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     536376044880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3063019522770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29820628800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7364532372930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1083.847341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46056162358                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 226893420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6521856381142                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2142                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8065720.615672                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9911369.794868                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1072    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67322500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6786159511000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8646452500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113377892                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113377892                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113377892                       # number of overall hits
system.cpu1.icache.overall_hits::total      113377892                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39058                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39058                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39058                       # number of overall misses
system.cpu1.icache.overall_misses::total        39058                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2953761500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2953761500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2953761500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2953761500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113416950                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113416950                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113416950                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113416950                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000344                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000344                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75625.006401                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75625.006401                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75625.006401                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75625.006401                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35611                       # number of writebacks
system.cpu1.icache.writebacks::total            35611                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3447                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3447                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35611                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35611                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35611                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35611                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2685745500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2685745500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2685745500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2685745500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000314                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000314                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000314                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000314                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75418.985707                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75418.985707                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75418.985707                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75418.985707                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35611                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113377892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113377892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39058                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39058                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2953761500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2953761500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113416950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113416950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75625.006401                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75625.006401                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35611                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35611                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2685745500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2685745500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75418.985707                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75418.985707                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114470876                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35643                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3211.594871                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        226869511                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       226869511                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    437299869                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       437299869                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    437299869                       # number of overall hits
system.cpu1.dcache.overall_hits::total      437299869                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    524257740                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     524257740                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    524257740                       # number of overall misses
system.cpu1.dcache.overall_misses::total    524257740                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 42286432666757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 42286432666757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 42286432666757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 42286432666757                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    961557609                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    961557609                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    961557609                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    961557609                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.545217                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.545217                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.545217                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.545217                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80659.624914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80659.624914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80659.624914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80659.624914                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9555351876                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2763734                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        196933025                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          46023                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.520820                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.051148                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247027871                       # number of writebacks
system.cpu1.dcache.writebacks::total        247027871                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    276980263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    276980263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    276980263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    276980263                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247277477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247277477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247277477                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247277477                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23422326507466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23422326507466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23422326507466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23422326507466                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257163                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257163                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257163                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257163                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94720.824523                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94720.824523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94720.824523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94720.824523                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247027603                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    397823853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      397823853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    498302530                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    498302530                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 40201355543000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 40201355543000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    896126383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    896126383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.556063                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.556063                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80676.603314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80676.603314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    255177915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    255177915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243124615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243124615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23110380549000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23110380549000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95055.700341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95055.700341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39476016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39476016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     25955210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     25955210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2085077123757                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2085077123757                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65431226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65431226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396679                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396679                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80333.664176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80333.664176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     21802348                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     21802348                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4152862                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4152862                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 311945958466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 311945958466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063469                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063469                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75115.898016                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75115.898016                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6425                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6425                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1533                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1533                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     62625000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62625000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         7958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.192636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.192636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40851.272016                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40851.272016                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1393                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1393                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          140                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          140                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.017592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.017592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7660.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7660.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2989                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2989                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13570500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13570500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.410464                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.410464                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4540.147206                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4540.147206                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2989                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2989                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10581500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10581500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.410464                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410464                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3540.147206                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3540.147206                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3630                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3630                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       491731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       491731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19391253500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19391253500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495361                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495361                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992672                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992672                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 39434.677700                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 39434.677700                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       491731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       491731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18899522500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18899522500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992672                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992672                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 38434.677700                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 38434.677700                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.972657                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          685234492                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247522096                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.768377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.972657                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2171658488                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2171658488                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6794805963500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487142948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29229001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477826825                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       969406293                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        283210461                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             917                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          606554                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5244                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         611798                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8846593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8846593                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185234                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486957715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       448867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744276769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741988628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486821097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19151616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31717646784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4558208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31620067648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63361424256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1266055998                       # Total snoops (count)
system.tol2bus.snoopTraffic                 833596672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1761662394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450063                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1314455498     74.61%     74.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1              437896566     24.86%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9310330      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1761662394                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991869025023                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373090432795                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         224652061                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371954242255                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53542747                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1376342                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
