{
  "Top": "KeyExpansion",
  "RtlTop": "KeyExpansion",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1157",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_interface -clock_enable=0",
      "config_interface -expose_global=1",
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off",
      "config_interface -trim_dangling_port=0"
    ]},
  "Args": {
    "RoundKey": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["240"],
        "multiInterfaceRef": [
          "RoundKey_address0",
          "RoundKey_address1",
          "RoundKey_d0",
          "RoundKey_d1"
        ]
      }
    },
    "Key": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["16"],
        "multiInterfaceRef": [
          "Key_address0",
          "Key_address1",
          "Key_q0",
          "Key_q1"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "22",
    "Latency": "23",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "KeyExpansion",
    "Version": "1.0",
    "DisplayName": "Keyexpansion",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/aes.c"],
    "Vhdl": [
      "impl\/vhdl\/KeyExpansion_sbox.vhd",
      "impl\/vhdl\/KeyExpansion.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/KeyExpansion_sbox.v",
      "impl\/verilog\/KeyExpansion_sbox_rom.dat",
      "impl\/verilog\/KeyExpansion.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sujoy\/Documents\/VLSI_project\/project21\/VLSI_Project\/solution1\/.autopilot\/db\/KeyExpansion.design.xml",
    "DebugDir": "\/home\/sujoy\/Documents\/VLSI_project\/project21\/VLSI_Project\/solution1\/.debug",
    "ProtoInst": [
      "\/home\/sujoy\/Documents\/VLSI_project\/project21\/VLSI_Project\/solution1\/.debug\/KeyExpansion.protoinst",
      "\/home\/sujoy\/Documents\/VLSI_project\/project21\/VLSI_Project\/solution1\/.debug\/InvCipher.protoinst",
      "\/home\/sujoy\/Documents\/VLSI_project\/project21\/VLSI_Project\/solution1\/.debug\/Cipher.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "Key_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "Key",
      "bundle_role": "address0"
    },
    "Key_address1": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "Key",
      "bundle_role": "address1"
    },
    "Key_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "Key",
      "bundle_role": "q0"
    },
    "Key_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "Key",
      "bundle_role": "q1"
    },
    "RoundKey_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "RoundKey",
      "bundle_role": "address0"
    },
    "RoundKey_address1": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "RoundKey",
      "bundle_role": "address1"
    },
    "RoundKey_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "RoundKey",
      "bundle_role": "d0"
    },
    "RoundKey_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "RoundKey",
      "bundle_role": "d1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "RoundKey_address0": {
      "dir": "out",
      "width": "6"
    },
    "RoundKey_ce0": {
      "dir": "out",
      "width": "1"
    },
    "RoundKey_we0": {
      "dir": "out",
      "width": "1"
    },
    "RoundKey_d0": {
      "dir": "out",
      "width": "32"
    },
    "RoundKey_address1": {
      "dir": "out",
      "width": "6"
    },
    "RoundKey_ce1": {
      "dir": "out",
      "width": "1"
    },
    "RoundKey_we1": {
      "dir": "out",
      "width": "1"
    },
    "RoundKey_d1": {
      "dir": "out",
      "width": "32"
    },
    "Key_address0": {
      "dir": "out",
      "width": "2"
    },
    "Key_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Key_q0": {
      "dir": "in",
      "width": "32"
    },
    "Key_address1": {
      "dir": "out",
      "width": "2"
    },
    "Key_ce1": {
      "dir": "out",
      "width": "1"
    },
    "Key_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "KeyExpansion"},
    "Info": {"KeyExpansion": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"KeyExpansion": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "22",
          "PipelineDepth": "24",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.239"
        },
        "Area": {
          "BRAM_18K": "1",
          "FF": "1430",
          "LUT": "14898",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "KeyExpansion",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-12 23:43:22 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
