
---------- Begin Simulation Statistics ----------
final_tick                               2261748478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              129565820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791372                       # Number of bytes of host memory used
host_op_rate                                129523533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.91                       # Real time elapsed on the host
host_tick_rate                             1629712807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117472470                       # Number of instructions simulated
sim_ops                                     117472470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001478                       # Number of seconds simulated
sim_ticks                                  1478223500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398565000     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1268500      0.09%     96.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51577000      3.55%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452387500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240717000     77.86%     77.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68434500     22.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626839000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1019500      0.06%     98.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28043000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657614500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         216821000     15.25%     15.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23124500      1.63%     16.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182083000     83.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650267000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 806000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5264500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657399500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1642337500     97.55%     97.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1073500      0.06%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39579500      2.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1683556500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1475410000     86.25%     86.25% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235305000     13.75%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24009                       # Number of branches fetched
system.switch_cpus0.committedInsts             171893                       # Number of instructions committed
system.switch_cpus0.committedOps               171893                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12739                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64317                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35200                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4597                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29117                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.776957                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.223043                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904096                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      647737.489780                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17631                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2256358.510220                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165871                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165871                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229445                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118048                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35404                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64583                       # number of memory refs
system.switch_cpus0.num_store_insts             29179                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99614     57.91%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36297     21.10%     80.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29347     17.06%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            172005                       # Class of executed instruction
system.switch_cpus1.Branches                    21472                       # Number of branches fetched
system.switch_cpus1.committedInsts             143368                       # Number of instructions committed
system.switch_cpus1.committedOps               143368                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41332                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25894                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15438                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828066                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171934                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902572                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      499051.051012                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16615                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2403520.948988                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184459                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105418                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26778                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42442                       # number of memory refs
system.switch_cpus1.num_store_insts             15664                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90680     63.08%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27717     19.28%     84.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15542     10.81%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143753                       # Class of executed instruction
system.switch_cpus2.Branches                      559                       # Number of branches fetched
system.switch_cpus2.committedInsts               3757                       # Number of instructions committed
system.switch_cpus2.committedOps                 3757                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1286                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 829                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994325                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005675                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902227                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16469.316834                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2885757.683166                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3568                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2845                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                829                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1289                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2213     58.90%     59.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             870     23.16%     82.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.27%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3757                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313643                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686357                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2956447                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2029177.000627                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      927269.999373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         7810                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            114                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                195                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2013                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3691                       # Request fanout histogram
system.membus.reqLayer0.occupancy               41000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15043000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           17889750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    332634000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 465405970.425821                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     27110000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    868272000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8388500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    997902000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1014588500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    287129125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 391670583.055322                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    869093000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15341500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1148516500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    249325875                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 414831224.939407                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    868593000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    254157000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    997303500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113765                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3647                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113765                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1578500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1578500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508738                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508738                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508738                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst        14350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     3.996476                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689262                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24463433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.017368                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.642010                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047251                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000092                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49412449                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49412449                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282848                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282848                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           74                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290841                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           74                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290841                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1129000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1129000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573689                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108148                       # number of writebacks
system.cpu2.dcache.writebacks::total           108148                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487413                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           58                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152894                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 14801.724138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     5.615001                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16906.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.960898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         8100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.625097                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.266796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.468264                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698764                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275555                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.939119                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.444193                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024071                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703559                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15688218                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15688218                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721997                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450256                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721997                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4547                       # number of overall misses
system.cpu3.icache.overall_misses::total       343542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     63563500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     63563500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065539                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065539                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       343026                       # number of writebacks
system.cpu3.icache.writebacks::total           343026                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4547                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.replacements                343026                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721997                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   185.023956                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799106                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14848969                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.287543                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582849                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.216256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30474620                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30474620                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790794                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158605                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790794                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11406                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213417                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    336780500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    336780500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004211                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004211                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042647                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105313                       # number of writebacks
system.cpu3.dcache.writebacks::total           105313                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147405                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869088                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056643                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13353.650726                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   547.250122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99121                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40796.191610                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2766.638755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13755.319149                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    92.522361                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094897                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121173                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193955                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403924                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.670692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.424205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000414                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481373                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481373                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212468                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169321                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212468                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2684                       # number of overall misses
system.cpu0.icache.overall_misses::total       504119                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41284500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41284500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       172005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716587                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       172005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716587                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015604                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015604                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       503572                       # number of writebacks
system.cpu0.icache.writebacks::total           503572                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2684                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2684                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015604                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015604                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.replacements                503572                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212468                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       172005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716587                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015604                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    81.894354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015604                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472331                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72686751                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.332289                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.151515                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.320816                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998343                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000627                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937293                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937293                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58677                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784325                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58677                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784325                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4510                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57123000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57123000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57123000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57123000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63187                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372176                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63187                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372176                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071375                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071375                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12665.853659                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.073527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12665.853659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.073527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352535                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52613000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52613000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52613000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52613000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071375                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071375                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11665.853659                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11665.853659                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11665.853659                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11665.853659                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546679                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32267                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802420                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27586000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27586000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069659                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11418.046358                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.007905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25170000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25170000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069659                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10418.046358                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10418.046358                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2094                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14105.539637                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.665571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           90                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12595                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.142631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11566.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.651846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.142631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5557.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.116093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076710                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795973                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895379                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.462513                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.614197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000600                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204043                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204043                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142326                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142326                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157611                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1427                       # number of overall misses
system.cpu1.icache.overall_misses::total        39158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20015500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20015500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196769                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38624                       # number of writebacks
system.cpu1.icache.writebacks::total            38624                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1427                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38624                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   511.147147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194158                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5158678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           133.485432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.976459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.217699                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974563                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432696                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2145                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36865                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50277000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50277000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40999                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40999                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721945                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10533.525595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   604.943895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053451                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47054.089710                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2805.332704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14321.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   400.199601                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         4900                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total           98                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543561                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737336                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.277589                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.067201                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.476360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531760                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17530                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       482016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2987792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5345                       # Total snoops (count)
system.tol2bus.snoopTraffic                    228224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24708     80.23%     80.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3314     10.76%     91.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1362      4.42%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1410      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48104499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            114996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17218996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6825985                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6838497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4028495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2143991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst         2609                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3684                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1418                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4496                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21939                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst         2609                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3684                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1418                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4496                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8466                       # number of overall hits
system.l2.overall_hits::total                   21939                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2817                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3438                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2817                       # number of overall misses
system.l2.overall_misses::total                  3438                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      3934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    219430500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5979000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6121500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       671500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      3934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    219430500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268624000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst         2684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data        79500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78133.798720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data        79500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78133.798720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2013                       # number of writebacks
system.l2.writebacks::total                      2013                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3416                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5351500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233036500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5351500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233036500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data        69500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68219.115925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data        69500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68219.115925                       # average overall mshr miss latency
system.l2.replacements                           3549                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3800500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    216644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     250718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.545326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.418710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 74519.607843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78450.649351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 77817.528736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77838.559454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26353500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    188804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    218508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.418710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64519.607843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68450.649351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67817.528736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67838.559454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      3934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10668500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst        79720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        78690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79025.925926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70533.898305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2321000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      2786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7237500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.014493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.024752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.063830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.007121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89269.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        96650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 65666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84439.393939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88262.195122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           77                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2061000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data        88000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.014493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.021040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.021277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.007121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79269.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94117.647059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        88000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74439.393939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80590.909091                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       63798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.976331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.859006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1067.714339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6126.071499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      321.544447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2261.934925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3208.472530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9986.555495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.937070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6536.841252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    61.170899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.731297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.027453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   306.924866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.679700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.287767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    22.800735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   634.446721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.304765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.199489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    382373                       # Number of tag accesses
system.l2.tags.data_accesses                   382373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       178304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             216640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       128832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          128832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      3073960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3333731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17404675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        86590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1861694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120620461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146554293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3073960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1861694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5108835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87153262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3073960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3333731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17404675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        86590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1861694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120620461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233707555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2013                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30899500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94349500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9131.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27881.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.213823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.677532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.753220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     32.94%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          192     20.73%     53.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      8.96%     62.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      6.16%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      4.75%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      4.32%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      4.54%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      3.13%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134     14.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.876033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.857198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.941828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.65%      1.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            64     52.89%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            30     24.79%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            14     11.57%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      1.65%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      2.48%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      1.65%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.83%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     80.17%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.83%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     15.70%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 216576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  127168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  216640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       146.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1470620000                       # Total gap between requests
system.mem_ctrls.avgGap                     272437.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       127168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3073960.060843302868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3290436.121466070414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129885.636373660673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17404675.274070531130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43295.212124553560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 86590.424249107120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1861694.121355802985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120620460.979006215930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86027586.491487920284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2013                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2068250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2202000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       138750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1235750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     77064250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34615000000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29130.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28597.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28713.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     28738.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     27661.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17195727.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2504700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7814340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        296651370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317534400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          763291290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.357161                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    822133250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    606950250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6254640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2557800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        161237040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        428869440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          717994590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.714501                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1120665750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    308417750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                41000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2473693997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2038430                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803660                       # Number of bytes of host memory used
host_op_rate                                  2038427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   114.64                       # Real time elapsed on the host
host_tick_rate                             1835062819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   233677017                       # Number of instructions simulated
sim_ops                                     233677017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.210364                       # Number of seconds simulated
sim_ticks                                210364203500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                 3698     84.99%     84.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                    434      9.97%     94.97% # number of callpals executed
system.cpu0.kern.callpal::rti                     219      5.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4351                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      4571                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     219                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1032     24.95%     24.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.07%     25.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    216      5.22%     30.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     30.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2885     69.74%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4137                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1032     45.20%     45.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.13%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     216      9.46%     54.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     54.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1031     45.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2283                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            210310447000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2167500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               85057500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              594720000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        210993124500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.357366                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.551849                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              220                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.35%      0.37% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%      0.42% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3316     82.63%     83.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                    432     10.77%     93.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rti                     237      5.91%     99.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.22%     99.98% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4013                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      4508                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     217                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1063     28.20%     28.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    216      5.73%     33.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.03%     33.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2490     66.05%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3770                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1063     45.39%     45.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     216      9.22%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.04%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1062     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2342                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            209845463500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               84688500      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1165500      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              374849000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        210306166500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.426506                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.621220                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                217                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004608                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.154412                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         260521000     50.58%     50.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           254556000     49.42%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  336      0.19%      0.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.01%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37857     21.56%     21.76% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1750      1.00%     22.76% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     22.76% # number of callpals executed
system.cpu2.kern.callpal::rti                    4997      2.85%     25.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                1634      0.93%     26.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     26.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique             128967     73.46%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                175559                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    248920                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     786                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   18169     41.94%     41.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    250      0.58%     42.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    216      0.50%     43.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     43.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  24685     56.98%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               43321                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    16681     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     250      0.74%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     216      0.64%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   16680     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                33828                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            199790846000     94.69%     94.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              172559500      0.08%     94.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              117912000      0.06%     94.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     94.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10913973500      5.17%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        210995858500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918102                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.675714                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.780868                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               3180                      
system.cpu2.kern.mode_good::user                 3181                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             5332                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3181                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.596399                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.747210                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      111321628500     52.09%     52.09% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        102378215500     47.91%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     336                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2990     82.01%     82.09% # number of callpals executed
system.cpu3.kern.callpal::rdps                    435     11.93%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     218      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3646                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      3866                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     221                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     937     27.35%     27.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    216      6.30%     33.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.09%     33.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2270     66.26%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3426                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      937     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     216     10.33%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.14%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     936     44.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2092                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            210508076000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               83883500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2145500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              341496500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        210935601500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.412335                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.610625                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              221                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 22114304                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                2688                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       2711                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4169                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1007532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2007804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    74188                       # Number of branches fetched
system.switch_cpus0.committedInsts             498801                       # Number of instructions committed
system.switch_cpus0.committedOps               498801                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              171270                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              110787                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              60483                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995830                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          52434                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              52434                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004170                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               421986395                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1759770.070723                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        35317                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              25082                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      420226624.929277                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       478661                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              478661                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       653354                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       380617                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             110792                       # Number of load instructions
system.switch_cpus0.num_mem_refs               171492                       # number of memory refs
system.switch_cpus0.num_store_insts             60700                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2330      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           300873     60.32%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1777      0.36%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     61.14% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          114162     22.89%     84.03% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          61132     12.26%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18527      3.71%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            498801                       # Class of executed instruction
system.switch_cpus1.Branches                    94297                       # Number of branches fetched
system.switch_cpus1.committedInsts             651657                       # Number of instructions committed
system.switch_cpus1.committedOps               651657                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           60002                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              228344                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           37911                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              140537                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          22091                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              87807                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.994889                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         219793                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             219672                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.005111                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               420610841                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2149755.116500                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        58168                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22201                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      418461085.883500                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       627507                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              627507                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       864477                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       479521                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             140796                       # Number of load instructions
system.switch_cpus1.num_mem_refs               228891                       # number of memory refs
system.switch_cpus1.num_store_insts             88095                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         7574      1.16%      1.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           391620     60.08%     61.24% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1504      0.23%     61.47% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          143057     21.95%     83.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          88189     13.53%     96.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.02%     96.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          187      0.03%     97.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19497      2.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            651814                       # Class of executed instruction
system.switch_cpus2.Branches                 14415390                       # Number of branches fetched
system.switch_cpus2.committedInsts          113976105                       # Number of instructions committed
system.switch_cpus2.committedOps            113976105                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        21611061                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits            31502933                       # DTB hits
system.switch_cpus2.dtb.data_misses             70875                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses        11562448                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            16886631                       # DTB read hits
system.switch_cpus2.dtb.read_misses             66450                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       10048613                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           14616302                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4425                       # DTB write misses
system.switch_cpus2.idle_fraction            0.006748                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       79417950                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           79415955                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1995                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.993252                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               421992630                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      419144919.711578                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     10174201                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      13590582                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             13590582                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      9055278                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      9053992                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3447817                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2847710.288421                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     99170250                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            99170250                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    147243866                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     69668734                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           17092111                       # Number of load instructions
system.switch_cpus2.num_mem_refs             31714080                       # number of memory refs
system.switch_cpus2.num_store_insts          14621969                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      8236051      7.22%      7.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         62576919     54.87%     62.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1880922      1.65%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        4530918      3.97%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2714621      2.38%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         904868      0.79%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        14785055     12.96%     83.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11910185     10.44%     94.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2719553      2.38%     96.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2720523      2.39%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1067290      0.94%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         114047004                       # Class of executed instruction
system.switch_cpus3.Branches                    44046                       # Number of branches fetched
system.switch_cpus3.committedInsts             307116                       # Number of instructions committed
system.switch_cpus3.committedOps               307116                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              107717                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               68298                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              39419                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997503                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          46036                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              46036                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002497                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               421871203                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1053367.439832                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        20269                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              13254                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      420817835.560168                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       292759                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              292759                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       401313                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       234497                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              68317                       # Number of load instructions
system.switch_cpus3.num_mem_refs               107963                       # number of memory refs
system.switch_cpus3.num_store_insts             39646                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         2147      0.70%      0.70% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           178698     58.19%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1122      0.37%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           69707     22.70%     81.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          39587     12.89%     94.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.02%     94.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.02%     94.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         15716      5.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            307118                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       238489                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1096                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1305051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4051                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2756143                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5147                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2802                       # Transaction distribution
system.membus.trans_dist::ReadResp             321632                       # Transaction distribution
system.membus.trans_dist::WriteReq               5278                       # Transaction distribution
system.membus.trans_dist::WriteResp              5278                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       698886                       # Transaction distribution
system.membus.trans_dist::CleanEvict           299556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              953                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            293                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343291                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        318831                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345536                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2297                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1976117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1992276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2684826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21149                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64960093                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87074397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3541                       # Total snoops (count)
system.membus.snoopTraffic                      49280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016984                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006354                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.079459                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1010522     99.36%     99.36% # Request fanout histogram
system.membus.snoop_fanout::1                    6462      0.64%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016984                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15059000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4804756633                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6361334                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3499282750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       346275                       # number of demand (read+write) misses
system.iocache.demand_misses::total            346275                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       346275                       # number of overall misses
system.iocache.overall_misses::total           346275                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  40638583013                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  40638583013                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  40638583013                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  40638583013                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       346275                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          346275                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       346275                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         346275                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117359.275180                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117359.275180                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117359.275180                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117359.275180                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           630                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   36                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         345536                       # number of writebacks
system.iocache.writebacks::total               345536                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       346275                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       346275                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       346275                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       346275                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  23304421690                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  23304421690                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  23304421690                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  23304421690                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67300.329767                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67300.329767                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67300.329767                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67300.329767                       # average overall mshr miss latency
system.iocache.replacements                    346275                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          739                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              739                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     91543750                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     91543750                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123875.169147                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123875.169147                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     54593750                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     54593750                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73875.169147                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73875.169147                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  40547039263                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  40547039263                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117345.339597                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117345.339597                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  23249827940                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  23249827940                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67286.268117                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67286.268117                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 346275                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               346275                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3116475                       # Number of tag accesses
system.iocache.tags.data_accesses             3116475                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1584                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          792                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 5044991.161616                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 52313557.838419                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          792    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          792                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 208956177000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3995633000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          449                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          224                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 942400973.214286                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 160659083.536685                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          224    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974535500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          224                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1862290000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 211097818000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          453                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          227                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 933844533.039648                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 170217568.809722                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          227    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973849500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          227                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   1126668500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 211982709000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          443                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 949254454.954955                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 138709988.631342                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974530500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          222                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2462491000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 210734489000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  213423743000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    113632798                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137742916                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    113632798                       # number of overall hits
system.cpu2.icache.overall_hits::total      137742916                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       419733                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        814596                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       419733                       # number of overall misses
system.cpu2.icache.overall_misses::total       814596                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   6167855000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   6167855000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   6167855000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   6167855000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    114052531                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    138557512                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    114052531                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    138557512                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.003680                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005879                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.003680                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005879                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14694.710685                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7571.673566                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14694.710685                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7571.673566                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       813923                       # number of writebacks
system.cpu2.icache.writebacks::total           813923                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       419733                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       419733                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       419733                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       419733                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   5748122000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   5748122000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   5748122000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   5748122000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.003680                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.003680                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003029                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13694.710685                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13694.710685                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13694.710685                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13694.710685                       # average overall mshr miss latency
system.cpu2.icache.replacements                813923                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    113632798                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137742916                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       419733                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       814596                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   6167855000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   6167855000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    114052531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    138557512                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.003680                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005879                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14694.710685                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7571.673566                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       419733                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       419733                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   5748122000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   5748122000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13694.710685                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13694.710685                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          483.371958                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          138492837                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           814084                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           170.121065                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   439.804190                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    43.567769                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.858993                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.085093                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.944086                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        277929620                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       277929620                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     29974216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37255886                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     29974216                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37255886                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       937547                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1228314                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       937547                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1228314                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  57092251000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  57092251000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  57092251000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  57092251000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     30911763                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38484200                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     30911763                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38484200                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.030330                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031917                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.030330                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031917                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60895.348180                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46480.176079                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 60895.348180                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46480.176079                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       665083                       # number of writebacks
system.cpu2.dcache.writebacks::total           665083                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       937547                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       937547                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       937547                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       937547                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         7092                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         7092                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56154704000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56154704000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56154704000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56154704000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    456652000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    456652000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030330                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024362                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.030330                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024362                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 59895.348180                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59895.348180                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 59895.348180                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59895.348180                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 64389.734913                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 64389.734913                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               1108419                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     16132004                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20618662                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       531660                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       684496                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  27807865500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27807865500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16663664                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21303158                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.031905                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032131                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 52303.851145                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40625.314830                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       531660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       531660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  27276205500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27276205500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    456652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    456652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031905                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024957                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 51303.851145                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51303.851145                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178310.035143                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178310.035143                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13842212                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16637224                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       405887                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       543818                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  29284385500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29284385500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14248099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17181042                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.028487                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72149.109235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53849.606854                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       405887                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       405887                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         4531                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4531                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  28878498500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  28878498500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.028487                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 71149.109235                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71149.109235                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       354844                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       406164                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         5806                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21229                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     83124500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     83124500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       360650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       427393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.016099                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049671                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14316.999656                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3915.610721                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data         5806                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5806                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     77318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     77318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.016099                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.013585                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13316.999656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13316.999656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       360455                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       403828                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          132                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22317                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      1224500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1224500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       360587                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       426145                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000366                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.052369                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9276.515152                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    54.868486                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          132                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1092500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1092500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000366                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8276.515152                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8276.515152                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          746.087428                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39224952                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1218139                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.200719                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   659.208589                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    86.878839                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.643758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.084843                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.728601                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         79894630                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        79894630                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  213423743000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       920701                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15192442                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       920701                       # number of overall hits
system.cpu3.icache.overall_hits::total       15192442                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8777                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347772                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8777                       # number of overall misses
system.cpu3.icache.overall_misses::total       347772                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    129853000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    129853000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    129853000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    129853000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       929478                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15540214                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       929478                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15540214                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009443                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022379                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009443                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022379                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14794.690669                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   373.385436                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14794.690669                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   373.385436                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       347255                       # number of writebacks
system.cpu3.icache.writebacks::total           347255                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8777                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8777                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8777                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8777                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    121076000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    121076000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    121076000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121076000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009443                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000565                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009443                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13794.690669                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13794.690669                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13794.690669                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13794.690669                       # average overall mshr miss latency
system.cpu3.icache.replacements                347255                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       920701                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15192442                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8777                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347772                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    129853000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    129853000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       929478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15540214                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009443                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022379                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14794.690669                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   373.385436                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8777                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8777                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    121076000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    121076000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009443                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13794.690669                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13794.690669                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.758783                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15250622                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347260                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.917013                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   457.693106                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    44.065677                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.893932                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.086066                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.979998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31428200                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31428200                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       320920                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4953109                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       320920                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4953109                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        17023                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        219034                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        17023                       # number of overall misses
system.cpu3.dcache.overall_misses::total       219034                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    423505000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    423505000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    423505000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    423505000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       337943                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5172143                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       337943                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5172143                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050372                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042349                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.050372                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042349                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24878.399812                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1933.512605                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24878.399812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1933.512605                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109539                       # number of writebacks
system.cpu3.dcache.writebacks::total           109539                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        17023                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        17023                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        17023                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        17023                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          244                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          244                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    406482000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    406482000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    406482000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    406482000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050372                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050372                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23878.399812                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23878.399812                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23878.399812                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23878.399812                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2788.934426                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2788.934426                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152470                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       176257                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2967336                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7799                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117411                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    105324000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    105324000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       184056                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3084747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.042373                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038062                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13504.808309                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   897.053939                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7799                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7799                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     97525000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     97525000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.042373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12504.808309                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12504.808309                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       144663                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1985773                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9224                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101623                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    318181000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    318181000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       153887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2087396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.059940                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048684                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34494.904597                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3130.993968                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          240                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          240                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    308957000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    308957000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.059940                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33494.904597                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33494.904597                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         2424                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        58181                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14091                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2759000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2759000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         2634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        72272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.079727                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.194972                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13138.095238                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   195.798737                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.079727                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002906                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12138.095238                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12138.095238                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         2475                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50981                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18412                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      2085500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2085500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         2625                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.057143                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.265329                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 13903.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   113.268521                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      1935500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1935500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.057143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002162                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 12903.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 12903.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          987.226545                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5208804                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199621                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.093467                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   912.190534                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    75.036011                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.890811                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.073277                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964088                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          862                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10828103                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10828103                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  213423743000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       807224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72850371                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       807224                       # number of overall hits
system.cpu0.icache.overall_hits::total       72850371                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         6288                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        507723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         6288                       # number of overall misses
system.cpu0.icache.overall_misses::total       507723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    100804500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    100804500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    100804500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    100804500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       813512                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     73358094                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       813512                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     73358094                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.007729                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006921                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.007729                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006921                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 16031.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   198.542315                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 16031.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   198.542315                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       507176                       # number of writebacks
system.cpu0.icache.writebacks::total           507176                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6288                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6288                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6288                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6288                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     94516500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     94516500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     94516500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     94516500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.007729                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.007729                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 15031.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15031.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 15031.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15031.250000                       # average overall mshr miss latency
system.cpu0.icache.replacements                507176                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       807224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72850371                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         6288                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       507723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    100804500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    100804500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       813512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     73358094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.007729                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006921                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 16031.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   198.542315                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6288                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6288                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     94516500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     94516500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.007729                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 15031.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15031.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.517542                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72952104                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           507211                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.829893                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   467.356526                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    44.161016                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.912806                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.086252                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999058                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        147223911                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       147223911                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       264383                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14990031                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       264383                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14990031                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         8617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2591958                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         8617                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2591958                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    123620000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    123620000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    123620000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    123620000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       273000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17581989                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       273000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17581989                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.031564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147421                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.031564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147421                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14346.060114                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    47.693674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14346.060114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    47.693674                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354116                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354116                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         8617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         8617                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8617                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          548                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          548                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    115003000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    115003000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    115003000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    115003000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     56645500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     56645500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.031564                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.031564                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13346.060114                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13346.060114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13346.060114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13346.060114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 103367.700730                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 103367.700730                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549375                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       165277                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9935430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     58304000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     58304000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       169999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12235056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.027777                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.187954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12347.310462                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    25.353688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4722                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4722                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          237                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          237                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     53582000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     53582000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     56645500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     56645500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.027777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11347.310462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11347.310462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239010.548523                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239010.548523                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        99106                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5054601                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3895                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292332                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     65316000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     65316000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       103001                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5346933                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.037815                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16769.191271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   223.430894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3895                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3895                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          311                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          311                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     61421000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     61421000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.037815                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15769.191271                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15769.191271                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         2474                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       208904                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12651                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2385500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2385500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       221555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.055725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057101                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 16339.041096                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   188.562169                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          146                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          146                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      2239500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2239500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.055725                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 15339.041096                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15339.041096                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         2202                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       209933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          341                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11332                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      4929000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4929000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         2543                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       221265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.134094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 14454.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   434.962937                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          341                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          341                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      4588000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4588000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.134094                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001541                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 13454.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13454.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1001.923272                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17849571                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584254                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907050                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   922.339760                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    79.583512                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.900722                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.077718                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978441                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          919                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.897461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38634791                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38634791                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  213423743000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1244965                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6260250                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1244965                       # number of overall hits
system.cpu1.icache.overall_hits::total        6260250                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        10413                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         48144                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        10413                       # number of overall misses
system.cpu1.icache.overall_misses::total        48144                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    151195500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    151195500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    151195500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    151195500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1255378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6308394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1255378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6308394                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.008295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007632                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.008295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007632                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14519.878997                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  3140.484796                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14519.878997                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  3140.484796                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        47607                       # number of writebacks
system.cpu1.icache.writebacks::total            47607                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        10413                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10413                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        10413                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10413                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    140782500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    140782500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    140782500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    140782500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.008295                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.008295                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13519.878997                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13519.878997                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13519.878997                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13519.878997                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47607                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1244965                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6260250                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        10413                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        48144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    151195500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    151195500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1255378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6308394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.008295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007632                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14519.878997                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  3140.484796                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        10413                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10413                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    140782500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    140782500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13519.878997                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13519.878997                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          500.291131                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5981838                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47632                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.584439                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   456.242626                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    44.048505                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.891099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.086032                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977131                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12664932                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12664932                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       419654                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2065880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       419654                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2065880                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        19065                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        19065                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53785                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    580899500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    580899500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    580899500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    580899500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       438719                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2119665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       438719                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2119665                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.043456                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.043456                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30469.420404                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10800.399740                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30469.420404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10800.399740                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26301                       # number of writebacks
system.cpu1.dcache.writebacks::total            26301                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        19065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        19065                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19065                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          228                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          228                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    561834500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    561834500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    561834500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    561834500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.043456                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008994                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043456                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008994                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29469.420404                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29469.420404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29469.420404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29469.420404                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40522                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       239764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1293164                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         9222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31986                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    113999000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    113999000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       248986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1325150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 12361.635220                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3564.028012                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         9222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    104777000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104777000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.037038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11361.635220                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11361.635220                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       179890                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        772716                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9843                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21799                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    466900500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    466900500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       189733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       794515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.051878                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027437                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47434.775983                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21418.436626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9843                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9843                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          228                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          228                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    457057500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    457057500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.051878                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46434.775983                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46434.775983                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1194                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2551500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2551500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         3078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.071475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075113                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11597.727273                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2136.934673                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2331500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2331500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.071475                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013840                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10597.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10597.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2898                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1639                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      2123500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2123500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         3067                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15805                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.055103                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103701                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 12565.088757                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1295.607077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      1957500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1957500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.055103                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 11582.840237                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11582.840237                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2473693997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          912.436625                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2028623                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.009131                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   832.098366                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    80.338259                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.812596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.078455                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          927                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          923                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.905273                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4354363                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4354363                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2802                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            973261                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5278                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       914862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       428018                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          689201                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1474                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           574                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2048                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        428020                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       543179                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5689                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           61                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1258860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2838732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4146875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       287232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        40180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       574720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       525776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     53711360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     95788469                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       213120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76260                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              151217117                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          669277                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22980864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2051808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.147392                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.551538                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1878606     91.56%     91.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97772      4.77%     96.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21784      1.06%     97.39% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  53503      2.61%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    143      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2051808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2374280500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1419495979                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         629434491                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1759497                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2500993                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2368994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3377971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8778491                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6752967                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31997                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst         2107                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          256                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         4366                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4091                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       411296                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       287038                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1578                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          480                       # number of demand (read+write) hits
system.l2.demand_hits::total                   711212                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst         2107                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          256                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         4366                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4091                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       411296                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       287038                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1578                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          480                       # number of overall hits
system.l2.overall_hits::total                  711212                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst          137                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          163                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          125                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8324                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       652480                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           87                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          182                       # number of demand (read+write) misses
system.l2.demand_misses::total                 661695                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst          137                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          163                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          125                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          197                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8324                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       652480                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           87                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          182                       # number of overall misses
system.l2.overall_misses::total                661695                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst     11367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     15588500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     10111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     16321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    688143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  51706202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      7257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     16138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52471129500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     11367500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     15588500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     10111500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     16321000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    688143000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  51706202500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      7257000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     16138500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52471129500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst         2244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         4491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       419620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       939518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1372907                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         4491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       419620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       939518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1372907                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.061052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.389021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.027833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.045942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.019837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.694484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.052252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.274924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.481966                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.061052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.389021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.027833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.045942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.019837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.694484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.052252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.274924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.481966                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 82974.452555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 95634.969325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        80892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 82847.715736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 82669.750120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79245.651208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83413.793103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 88673.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79298.059529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 82974.452555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 95634.969325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        80892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 82847.715736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 82669.750120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79245.651208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83413.793103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 88673.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79298.059529                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              353350                       # number of writebacks
system.l2.writebacks::total                    353350                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  50                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 50                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       652480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            661645                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       652480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           661645                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          540                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          218                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         7087                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          235                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         8080                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      8449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     13958500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      7099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     14351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    604903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  45181402500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      6387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     14318500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45850869000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      8449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     13958500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      7099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     14351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    604903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  45181402500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      6387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     14318500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45850869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53692500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    424595500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    478918500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.051248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.389021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.021599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.045942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.019837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.694484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.052252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.274924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.481930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.051248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.389021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.021599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.045942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.019837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.694484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.052252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.274924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.481930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73473.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 85634.969325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73185.567010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 72847.715736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72669.750120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69245.651208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73413.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 78673.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69298.292891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73473.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 85634.969325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73185.567010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 72847.715736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72669.750120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69245.651208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73413.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 78673.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69298.292891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 99430.555556                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 59911.880909                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2682.978723                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59272.091584                       # average overall mshr uncacheable latency
system.l2.replacements                         656619                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          237                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2802                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53692500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    424595500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    478918500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226550.632911                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165792.854354                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 170920.235546                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          303                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          218                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         4526                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          231                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5278                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       561512                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561512                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       561512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       317398                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           317398                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       317398                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       317398                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          662                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  814                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                365                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          797                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.169385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.880795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.036036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.775000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.309584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   317.204301                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   242.465753                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           365                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2683500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2662500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1846500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.169385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.880795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.036036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.775000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.309584                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19877.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20018.796992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19854.838710                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19921.917808                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          222                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                281                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       254000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       254000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.168539                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.851852                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.807018                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.340376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        31750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1751.724138                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          145                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       892500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       924000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       174000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       910000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2900500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.168539                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.851852                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.807018                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.340376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20086.956522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        21750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19782.608696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20003.448276                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        62194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       343273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343553                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      6581500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      9220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  27579088000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      8471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27603361000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       405467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.924051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.052034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.846611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.391129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 90157.534247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 83818.181818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80341.559051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 87335.051546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80346.732527                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       343273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5851500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  24146358000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7501500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24167831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.924051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.052034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.846611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.391129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80157.534247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73818.181818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70341.559051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 77335.051546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70346.732527                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         4366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       411296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             419347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     11367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     10111500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    688143000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      7257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    716879000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         4491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       419620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         428020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.061052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.027833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.019837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.052252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82974.452555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        80892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 82669.750120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83413.793103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82656.404935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           87                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      8449500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      7099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    604903000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      6387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    626838500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.051248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.021599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.019837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.052252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73473.913043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 73185.567010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 72669.750120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 73413.793103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72693.784066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       224844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       309207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      9007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      7101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  24127114500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      7667000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24150889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       534051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.264706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.040018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.578984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.205314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 100077.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81620.689655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 78029.004841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data        90200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78039.769735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       309207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           85                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      8107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      6231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  21035044500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      6817000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21056199500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.264706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.040018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.578984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.205314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90077.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71620.689655                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68029.004841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data        80200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68039.769735                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32734.187123                       # Cycle average of tags in use
system.l2.tags.total_refs                     3547261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    662308                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.355908                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     182.938842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      139.662704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      193.670324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       37.070434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       62.423890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst      111.914177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      216.863120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       85.402139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      166.757458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    10.336611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    11.689181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     4.997379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   168.625923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1090.922816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30141.670574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    37.491212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    71.750340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.005910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.033292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.919851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.002190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21379780                       # Number of tag accesses
system.l2.tags.data_accesses                 21379780                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst         7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       531968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     41738816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42324544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         7360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         6208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       531968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        551104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44728704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44728704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       652169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       698886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             698886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst        34987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        49590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        29511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        59934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      2528795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    198412160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        26468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        55066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201196512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        34987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        29511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      2528795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        26468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2619761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      212625072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            212625072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      212625072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        34987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        49590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        29511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        59934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      2528795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    198412160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        26468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        55066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            413821584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    698886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        97.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    652129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        87.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006718439250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1761427                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             674481                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      661321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     698886                       # Number of write requests accepted
system.mem_ctrls.readBursts                    661321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   698886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             44005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43185                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6437222500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3306405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18836241250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9734.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28484.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       458                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   584215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  618879                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                661321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               698886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  661175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       157078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    554.190097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.771898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.575903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34436     21.92%     21.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23879     15.20%     37.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11420      7.27%     44.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7759      4.94%     49.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6309      4.02%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5652      3.60%     56.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5088      3.24%     60.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5474      3.48%     63.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57061     36.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       157078                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.263895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.283821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30677     89.36%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2025      5.90%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           369      1.07%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          172      0.50%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          737      2.15%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          145      0.42%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           78      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           37      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           31      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           12      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            8      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           18      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34328                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.359357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.583610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     15.063748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         27849     81.13%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1611      4.69%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27          2458      7.16%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           244      0.71%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           827      2.41%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39           247      0.72%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            91      0.27%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            30      0.09%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            30      0.09%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            20      0.06%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            19      0.06%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            37      0.11%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            30      0.09%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            13      0.04%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            17      0.05%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            16      0.05%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            72      0.21%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            14      0.04%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            71      0.21%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             7      0.02%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99           412      1.20%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103           60      0.17%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            4      0.01%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111           10      0.03%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115           11      0.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            6      0.02%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            7      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            4      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131           20      0.06%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            3      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            3      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            4      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            3      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            3      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            4      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            3      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            5      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175           13      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            4      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227           25      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-243            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-251            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42321984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44729344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42324544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44728704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       201.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    212.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  210370807000                       # Total gap between requests
system.mem_ctrls.avgGap                     154660.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         7360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         6208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        12608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       531968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     41736256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         5568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        11584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     44729344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 34986.941112345667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 49590.186098368198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 29510.724242587214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 59934.151296800832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 2528795.256746236235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 198399990.614372730255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 26468.381537165849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 55066.402968126655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 212628114.744816839695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           97                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       652169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           87                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       698886                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      3668500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      7173000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      3096750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      6284000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    262493500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  18543858000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2790000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      6877500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5023112391250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     31900.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     44006.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     31925.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     31898.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31580.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28434.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32068.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     37997.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7187312.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            589735440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            313444230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2370915540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1825334820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16606343520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35124158100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51201615360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       108031547010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.545295                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132386966000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7024680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70959627000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            531844320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            282666780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2350666500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1822902300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16606343520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35007921420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51302208480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       107904553320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.941610                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132662140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7024680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70684439250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 211945519500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3541                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3541                       # Transaction distribution
system.iobus.trans_dist::WriteReq              350814                       # Transaction distribution
system.iobus.trans_dist::WriteResp             350814                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        12000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  708710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         6750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 22141366                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3308000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               222000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           347014000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10882000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          1802224013                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            11000000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              507000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5445711768500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 783557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811852                       # Number of bytes of host memory used
host_op_rate                                   783557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9097.95                       # Real time elapsed on the host
host_tick_rate                              326669089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7128757783                       # Number of instructions simulated
sim_ops                                    7128757783                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.972018                       # Number of seconds simulated
sim_ticks                                2972017771000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                  184      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1527      1.48%      1.65% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.00%      1.66% # number of callpals executed
system.cpu0.kern.callpal::swpipl                73316     70.87%     72.53% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6315      6.10%     78.63% # number of callpals executed
system.cpu0.kern.callpal::wrusp                    55      0.05%     78.69% # number of callpals executed
system.cpu0.kern.callpal::rdusp                    55      0.05%     78.74% # number of callpals executed
system.cpu0.kern.callpal::rti                    9340      9.03%     87.77% # number of callpals executed
system.cpu0.kern.callpal::callsys                 968      0.94%     88.70% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.00%     88.71% # number of callpals executed
system.cpu0.kern.callpal::rdunique              11681     11.29%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                103449                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                   1039805                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1205                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   27029     31.21%     31.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     83      0.10%     31.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3044      3.51%     34.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    830      0.96%     35.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  55618     64.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               86604                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    26974     47.12%     47.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      83      0.14%     47.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3044      5.32%     52.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     830      1.45%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   26318     45.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                57249                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2948799491500     99.22%     99.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               92006000      0.00%     99.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1774305000      0.06%     99.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              730409500      0.02%     99.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            20587943000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2971984155000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997965                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.473192                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.661043                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               8003                      
system.cpu0.kern.mode_good::user                 8004                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            10865                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               8004                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.736585                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.848323                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      824785712000     25.91%     25.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        2358711885500     74.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1527                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                   62      0.05%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  757      0.56%      0.60% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.00%      0.60% # number of callpals executed
system.cpu1.kern.callpal::swpipl                51784     38.00%     38.60% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6238      4.58%     43.18% # number of callpals executed
system.cpu1.kern.callpal::wrusp                    58      0.04%     43.22% # number of callpals executed
system.cpu1.kern.callpal::rdusp                    58      0.04%     43.26% # number of callpals executed
system.cpu1.kern.callpal::rti                    5662      4.15%     47.42% # number of callpals executed
system.cpu1.kern.callpal::callsys                 675      0.50%     47.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.00%     47.92% # number of callpals executed
system.cpu1.kern.callpal::rdunique              70978     52.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                136278                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    695705                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    1435                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   17898     29.29%     29.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3044      4.98%     34.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    624      1.02%     35.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  39537     64.71%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               61103                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17840     45.93%     45.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3044      7.84%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     624      1.61%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17336     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                38844                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2957884950000     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1662672500      0.06%     99.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              565612500      0.02%     99.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            11962748000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2972075983000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996759                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.438475                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.635713                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               4339                      
system.cpu1.kern.mode_good::user                 4215                      
system.cpu1.kern.mode_good::idle                  123                      
system.cpu1.kern.mode_switch::kernel             4640                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4215                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1779                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.935129                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.069140                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.815968                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       35349046500      1.11%      1.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2057997434000     64.68%     65.79% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1088519631000     34.21%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     757                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                 1590      0.29%      0.29% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  992      0.18%      0.47% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.00%      0.47% # number of callpals executed
system.cpu2.kern.callpal::swpipl                74290     13.44%     13.91% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6760      1.22%     15.13% # number of callpals executed
system.cpu2.kern.callpal::wrusp                    54      0.01%     15.14% # number of callpals executed
system.cpu2.kern.callpal::rdusp                    54      0.01%     15.15% # number of callpals executed
system.cpu2.kern.callpal::rti                    7748      1.40%     16.55% # number of callpals executed
system.cpu2.kern.callpal::callsys                3184      0.58%     17.13% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     17.13% # number of callpals executed
system.cpu2.kern.callpal::rdunique             458080     82.87%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                552759                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    814885                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     446                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   27478     32.17%     32.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     81      0.09%     32.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3043      3.56%     35.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    392      0.46%     36.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  54428     63.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               85422                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    27423     47.01%     47.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      81      0.14%     47.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3043      5.22%     52.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     392      0.67%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   27391     46.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                58330                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2944459061500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               89893000      0.00%     99.08% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1674648000      0.06%     99.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              337747500      0.01%     99.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            25455948500      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2972017298500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997998                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.503252                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.682845                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               7300                      
system.cpu2.kern.mode_good::user                 7300                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             8740                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               7300                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.835240                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.910224                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      211126578000      7.10%      7.10% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2760890720500     92.90%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     992                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                  563      0.38%      0.38% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1602      1.09%      1.48% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.00%      1.48% # number of callpals executed
system.cpu3.kern.callpal::swpipl                95053     64.92%     66.40% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6334      4.33%     70.72% # number of callpals executed
system.cpu3.kern.callpal::wrusp                    84      0.06%     70.78% # number of callpals executed
system.cpu3.kern.callpal::rdusp                    84      0.06%     70.84% # number of callpals executed
system.cpu3.kern.callpal::rti                   13123      8.96%     79.80% # number of callpals executed
system.cpu3.kern.callpal::callsys                1295      0.88%     80.68% # number of callpals executed
system.cpu3.kern.callpal::imb                       4      0.00%     80.69% # number of callpals executed
system.cpu3.kern.callpal::rdunique              28278     19.31%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                146424                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    505840                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    1245                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   42616     38.08%     38.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3044      2.72%     40.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   1008      0.90%     41.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  65253     58.30%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              111921                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    42532     47.84%     47.84% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3044      3.42%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    1008      1.13%     52.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   42314     47.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                88898                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2949868775000     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1606226000      0.05%     99.31% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              661925000      0.02%     99.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            19916330000      0.67%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2972053256000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.998029                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.648461                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.794292                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              11748                      
system.cpu3.kern.mode_good::user                11748                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            14725                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              11748                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.797827                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.887546                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1062784654000     33.38%     33.38% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        2120839413000     66.62%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1602                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1241088                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 129                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        174                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          235                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5461368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10808838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                199832003                       # Number of branches fetched
system.switch_cpus0.committedInsts         1738600276                       # Number of instructions committed
system.switch_cpus0.committedOps           1738600276                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       457456864                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           466511721                       # DTB hits
system.switch_cpus0.dtb.data_misses            929591                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       328817701                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           331830042                       # DTB read hits
system.switch_cpus0.dtb.read_misses            441895                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      128639163                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          134681679                       # DTB write hits
system.switch_cpus0.dtb.write_misses           487696                       # DTB write misses
system.switch_cpus0.idle_fraction            0.175577                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     1718621779                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         1718618962                       # ITB hits
system.switch_cpus0.itb.fetch_misses             2817                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.824423                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              5944035818                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4900402648.541229                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    180542260                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     373278792                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            373278792                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    405445744                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    313391858                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           10545836                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1043633169.458771                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1390612384                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1390612384                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2414336870                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    964087713                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          332402318                       # Number of load instructions
system.switch_cpus0.num_mem_refs            467580322                       # number of memory refs
system.switch_cpus0.num_store_insts         135178004                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    121793918      7.00%      7.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        920409739     52.91%     59.91% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          815834      0.05%     59.96% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      148508871      8.54%     68.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       42743026      2.46%     70.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         650898      0.04%     70.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      25037856      1.44%     72.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         554979      0.03%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1509401      0.09%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       195181744     11.22%     83.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      118269918      6.80%     90.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead    137354427      7.90%     98.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     16919334      0.97%     99.44% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       9779922      0.56%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1739529867                       # Class of executed instruction
system.switch_cpus1.Branches                183462236                       # Number of branches fetched
system.switch_cpus1.committedInsts         1543674261                       # Number of instructions committed
system.switch_cpus1.committedOps           1543674261                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       400704817                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           404480473                       # DTB hits
system.switch_cpus1.dtb.data_misses            551227                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       308226093                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           309846234                       # DTB read hits
system.switch_cpus1.dtb.read_misses            282654                       # DTB read misses
system.switch_cpus1.dtb.write_accesses       92478724                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits           94634239                       # DTB write hits
system.switch_cpus1.dtb.write_misses           268573                       # DTB write misses
system.switch_cpus1.idle_fraction            0.294674                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     1534553096                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         1534548553                       # ITB hits
system.switch_cpus1.itb.fetch_misses             4543                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.705326                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              5944152912                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4192566839.137740                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    166729645                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     346974080                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            346974080                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    376011390                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    290423091                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            9830780                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1751586072.862260                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1225754463                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1225754463                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2134324119                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    868897951                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          310269196                       # Number of load instructions
system.switch_cpus1.num_mem_refs            405177998                       # number of memory refs
system.switch_cpus1.num_store_insts          94908802                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    104706620      6.78%      6.78% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        819222480     53.05%     59.83% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1900798      0.12%     59.95% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      141264784      9.15%     69.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       43060379      2.79%     71.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          17563      0.00%     71.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      21319578      1.38%     73.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     73.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         407543      0.03%     73.30% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     73.30% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       1114078      0.07%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       183774798     11.90%     85.27% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       81727491      5.29%     90.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead    126607157      8.20%     98.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     13182998      0.85%     99.62% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       5919221      0.38%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1544225488                       # Class of executed instruction
system.switch_cpus2.Branches                219085867                       # Number of branches fetched
system.switch_cpus2.committedInsts         2069286622                       # Number of instructions committed
system.switch_cpus2.committedOps           2069286622                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       544560083                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_hits           551644418                       # DTB hits
system.switch_cpus2.dtb.data_misses            234769                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       388643656                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           392506287                       # DTB read hits
system.switch_cpus2.dtb.read_misses            107703                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      155916427                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          159138131                       # DTB write hits
system.switch_cpus2.dtb.write_misses           127066                       # DTB write misses
system.switch_cpus2.idle_fraction            0.047067                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2050800339                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2050776367                       # ITB hits
system.switch_cpus2.itb.fetch_misses            23972                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.952933                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              5944035542                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      5664269631.000094                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    190214952                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     433529662                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            433529662                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    501739758                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    367315477                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           21251950                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      279765910.999906                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1620128633                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1620128633                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2781930136                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1167067363                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          393108103                       # Number of load instructions
system.switch_cpus2.num_mem_refs            552381170                       # number of memory refs
system.switch_cpus2.num_store_insts         159273067                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    158520354      7.66%      7.66% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1056349706     51.04%     58.70% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        11576009      0.56%     59.26% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      194512235      9.40%     68.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       45233456      2.19%     70.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        1254782      0.06%     70.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      42091056      2.03%     72.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3151090      0.15%     73.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     73.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        517602      0.03%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     73.12% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       267400338     12.92%     86.04% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      138780116      6.71%     92.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead    126270337      6.10%     98.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     20499104      0.99%     99.84% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3365207      0.16%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2069521392                       # Class of executed instruction
system.switch_cpus3.Branches                141070643                       # Number of branches fetched
system.switch_cpus3.committedInsts         1543519607                       # Number of instructions committed
system.switch_cpus3.committedOps           1543519607                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       424171013                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           439383398                       # DTB hits
system.switch_cpus3.dtb.data_misses            350726                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       311522782                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           315911095                       # DTB read hits
system.switch_cpus3.dtb.read_misses            234794                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      112648231                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          123472303                       # DTB write hits
system.switch_cpus3.dtb.write_misses           115932                       # DTB write misses
system.switch_cpus3.idle_fraction            0.238134                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     1511391868                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         1511386923                       # ITB hits
system.switch_cpus3.itb.fetch_misses             4945                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.761866                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              5944106664                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      4528612311.426669                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    115190068                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     435830971                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            435830971                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    539655011                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    371626045                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           15785070                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1415494352.573331                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1172230759                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1172230759                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2230737216                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    827953482                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          316218093                       # Number of load instructions
system.switch_cpus3.num_mem_refs            439815442                       # number of memory refs
system.switch_cpus3.num_store_insts         123597349                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     81524066      5.28%      5.28% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        718468297     46.54%     51.82% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          878830      0.06%     51.87% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     51.87% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      188908569     12.24%     64.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       43200870      2.80%     66.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       17554700      1.14%     68.05% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      42038376      2.72%     70.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        5688763      0.37%     71.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     71.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       1406581      0.09%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       202454460     13.11%     84.34% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      100559381      6.51%     90.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead    113985413      7.38%     98.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     23047699      1.49%     99.73% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       4154328      0.27%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1543870333                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      2854446                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33205                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38982599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       194300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     79918372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         227505                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2863                       # Transaction distribution
system.membus.trans_dist::ReadResp            2410743                       # Transaction distribution
system.membus.trans_dist::WriteReq              19411                       # Transaction distribution
system.membus.trans_dist::WriteResp             19411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3615241                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1734710                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            36273                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          24346                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2970986                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2970405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2407879                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19392                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          492                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        39173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        39173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        44549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16147710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16192259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16231432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       145144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    574325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    574471032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               575716152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            58863                       # Total snoops (count)
system.membus.snoopTraffic                      14592                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5481150                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000132                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5480425     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     725      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5481150                       # Request fanout histogram
system.membus.reqLayer0.occupancy            46222499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25306296843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1408394                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        28733728249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        19555                       # number of demand (read+write) misses
system.iocache.demand_misses::total             19555                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        19555                       # number of overall misses
system.iocache.overall_misses::total            19555                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2303165027                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2303165027                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2303165027                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2303165027                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        19555                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           19555                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        19555                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          19555                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117778.830325                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117778.830325                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117778.830325                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117778.830325                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           386                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.785714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          19392                       # number of writebacks
system.iocache.writebacks::total                19392                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        19555                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        19555                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        19555                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        19555                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1324225733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1324225733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1324225733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1324225733                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67718.012426                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67718.012426                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67718.012426                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67718.012426                       # average overall mshr miss latency
system.iocache.replacements                     19555                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          163                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              163                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     27364384                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27364384                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          163                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            163                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 167879.656442                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 167879.656442                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          163                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     19214384                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19214384                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 117879.656442                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 117879.656442                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        19392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2275800643                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2275800643                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        19392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117357.706425                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117357.706425                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        19392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        19392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1305011349                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1305011349                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.377321                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.377321                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  19555                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                19555                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               175995                       # Number of tag accesses
system.iocache.tags.data_accesses              175995                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2476                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1238                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 116218569.063005                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 307876917.665802                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        82000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974590000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1238                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3041090992500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 143878588500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2939                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1470                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 625058861.224490                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 444777511.383000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974633500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1470                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2266141353000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 918836526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2863                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1432                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 512429657.472067                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 462187831.974114                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1432    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       301500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973865000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1432                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2451327879000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 733799269500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3314                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1658                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 655313771.109771                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 432320470.239235                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1658    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       275000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974632000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1658                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2098704518500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1086510232500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3185441514000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2181850227                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2205960345                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2181850227                       # number of overall hits
system.cpu2.icache.overall_hits::total     2205960345                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1723696                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2118559                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1723696                       # number of overall misses
system.cpu2.icache.overall_misses::total      2118559                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  41381451000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  41381451000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  41381451000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  41381451000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2183573923                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2208078904                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2183573923                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2208078904                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000789                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000959                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000789                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000959                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 24007.395156                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19532.829154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 24007.395156                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19532.829154                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      2117886                       # number of writebacks
system.cpu2.icache.writebacks::total          2117886                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1723696                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1723696                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1723696                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1723696                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  39657755000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  39657755000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  39657755000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39657755000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000789                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000781                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000789                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000781                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 23007.395156                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23007.395156                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 23007.395156                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23007.395156                       # average overall mshr miss latency
system.cpu2.icache.replacements               2117886                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2181850227                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2205960345                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1723696                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2118559                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  41381451000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  41381451000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2183573923                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2208078904                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000789                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000959                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 24007.395156                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19532.829154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1723696                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1723696                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  39657755000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  39657755000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000781                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 23007.395156                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23007.395156                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          498.995820                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2204650159                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2118047                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1040.888214                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   199.779392                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   299.216429                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.390194                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.584407                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.974601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4418276367                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4418276367                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    573221628                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       580503298                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    573221628                       # number of overall hits
system.cpu2.dcache.overall_hits::total      580503298                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9105016                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9395783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9105016                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9395783                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 239962361500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 239962361500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 239962361500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 239962361500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    582326644                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    589899081                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    582326644                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    589899081                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015636                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015928                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.015636                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015928                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 26354.963187                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25539.368193                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 26354.963187                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25539.368193                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7973968                       # number of writebacks
system.cpu2.dcache.writebacks::total          7973968                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9105016                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9105016                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9105016                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9105016                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13968                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13968                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 230857345500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 230857345500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 230857345500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 230857345500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    602003500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    602003500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.015636                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015435                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.015636                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015435                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25354.963187                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25354.963187                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25354.963187                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25354.963187                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 43098.761455                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 43098.761455                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               9238164                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    404915185                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      409401843                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4389286                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4542122                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 101632148000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 101632148000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    409304471                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    413943965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.010724                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010973                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 23154.596898                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22375.477365                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      4389286                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4389286                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3357                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3357                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  97242862000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  97242862000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    602003500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    602003500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010724                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 22154.596898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22154.596898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179327.822461                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179327.822461                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    168306443                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     171101455                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4715730                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4853661                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 138330213500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 138330213500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    173022173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    175955116                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027255                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027585                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 29333.785755                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28500.180276                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4715730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4715730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        10611                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        10611                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 133614483500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 133614483500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027255                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026801                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 28333.785755                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28333.785755                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       697630                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       748950                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        21817                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        37240                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    391922000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    391922000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       719447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       786190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.030325                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.047368                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 17964.064720                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10524.221267                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        21817                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        21817                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    370105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    370105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.030325                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027750                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 16964.064720                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16964.064720                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       711400                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       754773                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         7273                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        29458                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     38804500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     38804500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       718673                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       784231                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.010120                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037563                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  5335.418672                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1317.282232                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         7273                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7273                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     31539500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     31539500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.010120                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009274                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  4336.518631                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4336.518631                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        45000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        45000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          895.775481                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          591434329                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9382395                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            63.036605                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   299.443011                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   596.332470                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.292425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.582356                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.874781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          597                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1192322355                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1192322355                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3185441514000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1544396381                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1558668122                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1544396381                       # number of overall hits
system.cpu3.icache.overall_hits::total     1558668122                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       403430                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        742425                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       403430                       # number of overall misses
system.cpu3.icache.overall_misses::total       742425                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   9479207500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   9479207500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   9479207500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   9479207500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1544799811                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1559410547                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1544799811                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1559410547                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000261                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000476                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000261                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000476                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 23496.535954                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12767.899114                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 23496.535954                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12767.899114                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       741908                       # number of writebacks
system.cpu3.icache.writebacks::total           741908                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       403430                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       403430                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       403430                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       403430                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   9075777500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   9075777500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   9075777500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   9075777500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 22496.535954                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22496.535954                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 22496.535954                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22496.535954                       # average overall mshr miss latency
system.cpu3.icache.replacements                741908                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1544396381                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1558668122                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       403430                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       742425                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   9479207500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   9479207500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1544799811                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1559410547                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000476                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 23496.535954                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12767.899114                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       403430                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       403430                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   9075777500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   9075777500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 22496.535954                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22496.535954                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.347966                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1558274856                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           741913                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2100.347151                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   207.905364                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   299.442602                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.406065                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.584849                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990914                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3119563519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3119563519                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    429223184                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       433855373                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    429223184                       # number of overall hits
system.cpu3.dcache.overall_hits::total      433855373                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     10287254                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10489265                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     10287254                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10489265                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 281312271500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 281312271500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 281312271500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 281312271500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    439510438                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    444344638                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    439510438                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    444344638                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.023406                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023606                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.023406                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023606                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27345.710673                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26819.064205                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27345.710673                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26819.064205                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9192452                       # number of writebacks
system.cpu3.dcache.writebacks::total          9192452                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     10287254                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     10287254                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     10287254                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     10287254                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         4702                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4702                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 271025017500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 271025017500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 271025017500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 271025017500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      6110000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6110000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.023406                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023152                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.023406                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023152                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26345.710673                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26345.710673                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26345.710673                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26345.710673                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1299.447044                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1299.447044                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements              10377853                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    309389521                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      312180600                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6640272                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6749884                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 142497569000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 142497569000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    316029793                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    318930484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.021012                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021164                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 21459.598191                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21111.113761                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      6640272                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6640272                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           36                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           36                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 135857297000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 135857297000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      6110000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      6110000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 20459.598191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20459.598191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 169722.222222                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169722.222222                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    119833663                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     121674773                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      3646982                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      3739381                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 138814702500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 138814702500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    123480645                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    125414154                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029535                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029816                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 38062.897623                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37122.374666                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      3646982                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      3646982                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         4666                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4666                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 135167720500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 135167720500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029535                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029080                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 37062.897623                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37062.897623                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       124324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       180081                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        15840                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        29721                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    306423500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    306423500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       140164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       209802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.113010                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141662                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 19344.917929                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10309.999664                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        15840                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        15840                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    290583500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    290583500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.113010                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.075500                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 18344.917929                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18344.917929                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       131402                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       179908                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         8326                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        26588                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     44835500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44835500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       139728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       206496                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.059587                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.128758                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  5384.998799                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1686.305852                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         8326                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8326                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     36523500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     36523500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.059587                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.040320                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  4386.680279                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4386.680279                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        98000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        98000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          986.493602                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          444742868                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         10472917                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            42.465998                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   414.359104                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   572.134498                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.404648                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.558725                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963373                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          990                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        899995779                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       899995779                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3185441514000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1739751316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1811794463                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1739751316                       # number of overall hits
system.cpu0.icache.overall_hits::total     1811794463                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       592063                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1093498                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       592063                       # number of overall misses
system.cpu0.icache.overall_misses::total      1093498                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  11713781500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11713781500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  11713781500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11713781500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1740343379                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1812887961                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1740343379                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1812887961                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000340                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000603                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000340                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000603                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 19784.687609                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10712.211179                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 19784.687609                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10712.211179                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1092951                       # number of writebacks
system.cpu0.icache.writebacks::total          1092951                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       592063                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       592063                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       592063                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       592063                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  11121718500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11121718500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  11121718500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11121718500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000340                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000340                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 18784.687609                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18784.687609                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 18784.687609                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18784.687609                       # average overall mshr miss latency
system.cpu0.icache.replacements               1092951                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1739751316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1811794463                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       592063                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1093498                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  11713781500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11713781500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1740343379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1812887961                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000340                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000603                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 19784.687609                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10712.211179                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       592063                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       592063                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  11121718500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11121718500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 18784.687609                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18784.687609                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.780845                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1812600657                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1092986                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1658.393298                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   212.294936                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   299.485909                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.414639                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.584933                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999572                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3626869420                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3626869420                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    454906363                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       469632011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    454906363                       # number of overall hits
system.cpu0.dcache.overall_hits::total      469632011                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11837992                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      14421333                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11837992                       # number of overall misses
system.cpu0.dcache.overall_misses::total     14421333                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 243031011500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 243031011500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 243031011500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 243031011500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    466744355                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    484053344                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    466744355                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    484053344                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.025363                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029793                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.025363                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029793                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 20529.749598                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16852.187762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 20529.749598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16852.187762                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11890239                       # number of writebacks
system.cpu0.dcache.writebacks::total         11890239                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11837992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11837992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11837992                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11837992                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7581                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7581                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 231193020500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 231193020500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 231193020500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 231193020500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    534674500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    534674500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.025363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.024456                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.025363                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.024456                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19529.749682                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19529.749682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19529.749682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19529.749682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 70528.228466                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 70528.228466                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              14348094                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    329245262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      339015415                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2801242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5096146                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  77508899000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  77508899000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    332046504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    344111561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.008436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014810                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27669.476254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15209.316805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2801242                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2801242                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2232                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2232                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  74707657000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  74707657000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    534674500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    534674500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26669.476254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26669.476254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239549.507168                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239549.507168                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    125661101                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     130616596                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      9036750                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9325187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 165522112500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165522112500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    134697851                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    139941783                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.067089                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.066636                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18316.553241                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17750.004638                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      9036750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9036750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         5349                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5349                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 156485363500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 156485363500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.067089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17316.553352                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17316.553352                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        69498                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       275928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        15044                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        27549                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    219818000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    219818000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        84542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       303477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.177947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 14611.672428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7979.164398                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        15044                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        15044                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    204774000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    204774000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.177947                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.049572                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 13611.672428                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13611.672428                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        75035                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       282766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         8576                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        19567                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     48178000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     48178000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        83611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       302333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.102570                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.064720                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5617.770522                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2462.206777                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         8576                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8576                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     39633000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     39633000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.102570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028366                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4621.385261                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4621.385261                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data       213500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       213500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          999.570456                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          484642815                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14404540                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            33.645143                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   418.998433                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   580.572024                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.409178                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.566965                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976143                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        983723868                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       983723868                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3185441514000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1545038512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1550053797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1545038512                       # number of overall hits
system.cpu1.icache.overall_hits::total     1550053797                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       442355                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        480086                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       442355                       # number of overall misses
system.cpu1.icache.overall_misses::total       480086                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  10065616000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10065616000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  10065616000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10065616000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1545480867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1550533883                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1545480867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1550533883                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000286                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000286                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22754.611116                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20966.276875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22754.611116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20966.276875                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       479549                       # number of writebacks
system.cpu1.icache.writebacks::total           479549                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       442355                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       442355                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       442355                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       442355                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   9623261000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9623261000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   9623261000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9623261000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000286                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000285                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000286                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000285                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21754.611116                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21754.611116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21754.611116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21754.611116                       # average overall mshr miss latency
system.cpu1.icache.replacements                479549                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1545038512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1550053797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       442355                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       480086                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  10065616000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10065616000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1545480867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1550533883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22754.611116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20966.276875                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       442355                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       442355                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   9623261000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9623261000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21754.611116                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21754.611116                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.681290                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1550152177                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           479574                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3232.352415                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   207.246489                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   299.434801                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.404778                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.584834                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989612                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3101547852                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3101547852                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    397881326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       399527552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    397881326                       # number of overall hits
system.cpu1.dcache.overall_hits::total      399527552                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7021422                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7056142                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7021422                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7056142                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 144440155500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 144440155500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 144440155500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 144440155500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    404902748                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    406583694                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    404902748                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    406583694                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.017341                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017355                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.017341                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017355                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 20571.353709                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20470.131624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 20571.353709                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20470.131624                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6142164                       # number of writebacks
system.cpu1.dcache.writebacks::total          6142164                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      7021422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7021422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      7021422                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7021422                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         4135                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         4135                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 137418734500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 137418734500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 137418734500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 137418734500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6767500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6767500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017341                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017269                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017341                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017269                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 19571.353851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19571.353851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19571.353851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19571.353851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data  1636.638452                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  1636.638452                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               7022452                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    308268758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      309322158                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1889997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1912761                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  53409928500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  53409928500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    310158755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    311234919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006146                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28259.266285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27922.949339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1889997                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1889997                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  51519932500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51519932500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6767500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6767500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.006094                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27259.266814                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27259.266814                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     89612568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      90205394                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5131425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5143381                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  91030227000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91030227000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     94743993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     95348775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.054161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 17739.755916                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17698.519126                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5131425                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5131425                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         4095                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         4095                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  85898802000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  85898802000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.054161                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.053817                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 16739.755916                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16739.755916                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        73081                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        84925                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         6731                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7705                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    117837500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    117837500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        79812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        92630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.084336                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.083180                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 17506.685485                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15293.640493                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         6731                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6731                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    111106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    111106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.084336                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.072665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 16506.685485                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16506.685485                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        75422                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        86690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         4064                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5534                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     25570000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25570000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        79486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        92224                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.051129                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.060006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6291.830709                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4620.527647                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         4064                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4064                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     21526000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21526000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.051129                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044067                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5296.751969                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5296.751969                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       116500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       116500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        96500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        96500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5445711768500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          954.613574                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          406749887                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7050559                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            57.690445                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   377.977539                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   576.636035                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.369119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.563121                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          748                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        820588664                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       820588664                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2863                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17939667                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             19411                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            19411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36639634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2716333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6004500                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           64609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         27377                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          91986                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22037429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22037428                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2716333                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15220545                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          496                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1757325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35452435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1295826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     20979967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3911889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     24472091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1183959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     30764316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             119817808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     74979200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1427883780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     55288576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    837660882                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    166907264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    987936084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     50515584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1236130958                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4837302328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5720381                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239981696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45597490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.401635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43397165     95.17%     95.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1182975      2.59%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 540765      1.19%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 473753      1.04%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2832      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45597490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        75740201887                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       12266579506                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1956965910                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       15427894052                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         592380679                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17754486800                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         879071636                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       10510863826                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         648310673                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            47486                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst       536438                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data     10542004                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       377050                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      6254708                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1065927                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7079590                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       340678                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      8244625                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34441020                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst       536438                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data     10542004                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       377050                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      6254708                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1065927                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7079590                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       340678                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      8244625                       # number of overall hits
system.l2.overall_hits::total                34441020                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst        49337                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1231986                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        54892                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       717406                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst       238036                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1047339                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        53975                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1986448                       # number of demand (read+write) misses
system.l2.demand_misses::total                5379419                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst        49337                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1231986                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        54892                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       717406                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst       238036                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1047339                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        53975                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1986448                       # number of overall misses
system.l2.overall_misses::total               5379419                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst   4175062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 102179766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   4647727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  60364086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  20404191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  87836469000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   4594779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data 167813783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     452015864500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   4175062500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 102179766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   4647727500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  60364086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  20404191000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  87836469000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   4594779000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data 167813783500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    452015864500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst       585775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11773990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       431942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      6972114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1303963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8126929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       394653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data     10231073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             39820439                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       585775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11773990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       431942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      6972114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1303963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8126929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       394653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data     10231073                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            39820439                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.084225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.104636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.127082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.102896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.182548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.128873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.136766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.194158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.084225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.104636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.127082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.102896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.182548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.128873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.136766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.194158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 84623.355697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 82939.064243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 84670.398237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 84142.153815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 85718.929070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 83866.321220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 85127.911070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 84479.323647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84026.892960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 84623.355697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 82939.064243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 84670.398237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 84142.153815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 85718.929070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 83866.321220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 85127.911070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 84479.323647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84026.892960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3595850                       # number of writebacks
system.l2.writebacks::total                   3595850                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst          285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst          215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst          215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1108                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst        49052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1231913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        54647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       717316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst       237821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1047298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        53864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1986400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5378311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        49052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1231913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        54647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       717316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst       237821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1047298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        53864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1986400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5378311                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         7033                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         3907                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6876                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         4458                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        22274                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   3664138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  89856227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   4082359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  53185694501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst  18012143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  77360985001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   4049706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data 147946459001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 398157712503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   3664138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  89856227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   4082359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  53185694501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst  18012143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  77360985001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   4049706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data 147946459001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 398157712503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    453042000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      6267000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    135372000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data      5028500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    599709500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.083739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.104630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.126515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.102884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.182383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.128868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.136484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.194154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135064                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.083739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.104630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.126515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.102884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.182383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.128868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.136484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.194154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74699.054065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 72940.400012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74704.183212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 74145.417781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75738.238003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 73867.213535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75183.907619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 74479.691402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74030.250854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74699.054065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 72940.400012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74704.183212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 74145.417781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75738.238003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 73867.213535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75183.907619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 74479.691402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74030.250854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 64416.607422                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data  1604.044024                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 19687.609075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1127.972185                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26924.194128                       # average overall mshr uncacheable latency
system.l2.replacements                        5508357                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1995                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          796                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data           32                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2863                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    453042000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6267000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    135372000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      5028500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    599709500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227088.721805                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       156675                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 170065.326633                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 157140.625000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209468.913727                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         5038                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         3867                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6080                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         4426                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        19411                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     33043784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         33043784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     33043784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     33043784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1669193                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1669193                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1669193                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1669193                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        14926                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14926                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        11883                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         3342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         9761                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         3539                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                28525                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          344                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data         1388                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          421                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          477                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2630                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1727500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data     30418500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data     11627000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1418000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     45191000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        12227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         4730                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        10182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         4016                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            31155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.028134                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.293446                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.041347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.118775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.084417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  5021.802326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 21915.345821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 27617.577197                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  2972.746331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17182.889734                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          344                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data         1388                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          421                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          477                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2630                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      6779000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data     27172000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      8215500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      9434500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51601000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.028134                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.293446                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.041347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.118775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.084417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19706.395349                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19576.368876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19514.251781                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19778.825996                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19620.152091                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          867                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data          516                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          844                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          804                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3031                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           94                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              237                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       320500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       177500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        58000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       177000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       733000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          924                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          610                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          862                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          872                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.061688                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.154098                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.020882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.077982                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.072521                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  5622.807018                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  1888.297872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data  3222.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  2602.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3092.827004                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           94                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          237                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      1113500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1848500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       352000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1350000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4664000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.061688                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.154098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.020882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.077982                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.072521                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19535.087719                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19664.893617                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19555.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19852.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19679.324895                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      8331150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      4780179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      3558367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      2378034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              19047730                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       670833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       327248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       729287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data      1243227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2970595                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  55136890500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  27421845000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  60692602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data 103723687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  246975025000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      9001983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      5107427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      4287654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      3621261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22018325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.074521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.064073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.170090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.343313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.134915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 82191.678853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 83795.302034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 83221.835162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83431.012196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83139.918097                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       670833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       327248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       729287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data      1243227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2970595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  48428570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  24149364501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  53399732500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  91291416501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 217269084002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.074521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.064073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.170090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.343313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.134915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 72191.693760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73795.300509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 73221.835162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73431.011795                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73139.921128                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       536438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       377050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1065927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       340678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2320093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        49337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        54892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst       238036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        53975                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           396240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   4175062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   4647727500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  20404191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   4594779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  33821760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       585775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       431942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1303963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       394653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2716333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.084225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.127082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.182548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.136766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.145873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 84623.355697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 84670.398237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 85718.929070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 85127.911070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85356.753483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst          215                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           856                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        49052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        54647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst       237821                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        53864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       395384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   3664138000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   4082359500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst  18012143500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   4049706000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  29808347000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.083739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.126515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.182383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.136484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.145558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 74699.054065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 74704.183212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 75738.238003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 75183.907619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75390.878235                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2210854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      1474529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      3521223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      5866591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13073197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       561153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       390158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       318052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       743221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2012584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  47042875500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  32942241000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  27143866500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  64090096500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171219079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2772007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      1864687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      3839275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      6609812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15085781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.202436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.209235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.082842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.112442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83832.529631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84433.078394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 85344.115113                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 86232.892370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85074.252553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           90                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           41                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       561080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       390068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       318011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       743173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2012332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  41427656500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  29036330000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  23961252501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  56655042500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 151080281501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.202409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.209187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.082831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.112435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73835.560883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74439.149071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 75347.244281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 76233.989260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75077.214645                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.901442                       # Cycle average of tags in use
system.l2.tags.total_refs                    77903217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5508853                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.141459                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     796.540548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.567681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.315764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.848120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.550206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.273772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.002604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.484836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   322.178616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  6961.328880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   292.029377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  3469.449212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1118.618747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  7136.362582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   286.377764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data 12364.972733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.009832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.212443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.008912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.105879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.034138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.217785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.008740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.377349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 629805117                       # Number of tag accesses
system.l2.tags.data_accesses                629805117                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst      3139328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     78840192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      3497408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     45905664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst     15219840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     67020608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      3447296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data    127121280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          344195648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      3139328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      3497408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst     15219840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      3447296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      25303872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    231375424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       231375424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        49052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data      1231878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        54647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       717276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst       237810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1047197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        53864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1986270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5378057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3615241                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3615241                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      1056295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     26527497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst      1176779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     15445959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      5121046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     22550541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1159918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     42772719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           1357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115812110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      1056295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst      1176779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      5121046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1159918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8514038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77851292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77851292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77851292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      1056295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     26527497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst      1176779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     15445959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      5121046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     22550541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1159918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     42772719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          1357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193663402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3615219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     49052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1224497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     54647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    711170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples    237810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1044575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     53864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1982216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023710251750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       217290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       217290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14815835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3404845                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5378057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3615241                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5378057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3615241                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            241376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            236223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            271481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            297229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            326659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            307993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            323488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            410942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            442915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           381567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           398233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           374189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           345691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           280811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            178234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            188289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            211043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            217764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            204471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            285831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            293421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            260416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           268336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           207499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           250479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           183874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77991160857                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26789470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            178451673357                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14556.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33306.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3675316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2097255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5378057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3615241                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4994843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  344059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  62449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 195558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 216416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 218484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 219703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 220441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 221252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 220447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 220521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 220227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3200538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.432073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.905320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.504121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1663279     51.97%     51.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       899290     28.10%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       238512      7.45%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       117737      3.68%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73659      2.30%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51008      1.59%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37888      1.18%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28865      0.90%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        90300      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3200538                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       217290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.657789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.396540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           7028      3.23%      3.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        177324     81.61%     84.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         26653     12.27%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          4286      1.97%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1139      0.52%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           399      0.18%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          196      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          111      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           52      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           32      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        217290                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       217290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.583349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.173451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        216538     99.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           478      0.22%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            27      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            19      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            71      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            14      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            13      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            18      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            52      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        217290                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              342905216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1290432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               231373824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               344195648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            231375424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2972017844000                       # Total gap between requests
system.mem_ctrls.avgGap                     330470.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      3139328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     78367808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      3497408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     45514880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst     15219840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     66852800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      3447296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data    126861824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    231373824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 1056295.164393887389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 26368552.962464772165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 1176778.966171262553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 15314471.011620340869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 5121046.094848535955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 22494078.148632980883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1159917.694179897895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 42685419.057004690170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 1356.654068270711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77850753.874243915081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        49052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data      1231878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        54647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       717276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst       237810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1047197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        53864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1986270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3615241                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst   1641802500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  39586301992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst   1837538750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  23910786250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   8261250500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  34582819000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst   1832561500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  66792326250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      6286615                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 71162267461980                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     33470.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     32134.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     33625.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     33335.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     34738.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     33024.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     34022.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     33627.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     99787.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19683962.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12645625440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6721301730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21009471420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10159962660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     234608702640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     576420568920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     655848029280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1517413662090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.566820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1698340434500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  99242260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1174435076500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10206223020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5424739980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17245891740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8711464860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     234608702640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     522631817250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     701143820160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1499972659650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.698415                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1816458617250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  99242260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1056316893750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2972017771000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3026                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3026                       # Transaction distribution
system.iobus.trans_dist::WriteReq               38803                       # Transaction distribution
system.iobus.trans_dist::WriteResp              38803                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        34590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         5124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        44548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   83658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       138360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          914                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         2562                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       145143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1245976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1245976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1391119                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             37831501                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               212000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            19910000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25137000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           101298027                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3391000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4140500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              647500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5493897583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              107013185                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811852                       # Number of bytes of host memory used
host_op_rate                                107012932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.99                       # Real time elapsed on the host
host_tick_rate                              719304919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7168730906                       # Number of instructions simulated
sim_ops                                    7168730906                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048186                       # Number of seconds simulated
sim_ticks                                 48185815000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    8      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  330      4.31%      4.42% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5017     65.58%     70.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                    103      1.35%     71.35% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     71.36% # number of callpals executed
system.cpu0.kern.callpal::rti                     845     11.05%     82.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                 683      8.93%     91.33% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%     91.36% # number of callpals executed
system.cpu0.kern.callpal::rdunique                661      8.64%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7650                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      8837                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      52                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2328     39.19%     39.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.07%     39.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     49      0.82%     40.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     26      0.44%     40.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3534     59.48%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5941                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2326     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.08%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      49      1.04%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      26      0.55%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2311     49.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4716                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             45951786000     95.30%     95.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4230000      0.01%     95.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20618000      0.04%     95.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               22282500      0.05%     95.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2220103500      4.60%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         48219020000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999141                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.653933                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.793806                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                782                      
system.cpu0.kern.mode_good::user                  782                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel             1175                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                782                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.665532                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.799182                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       43822568500     90.88%     90.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          4396451500      9.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     330                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    4      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  277      4.25%      4.31% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4085     62.68%     66.99% # number of callpals executed
system.cpu1.kern.callpal::rdps                    100      1.53%     68.53% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.03%     68.56% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.03%     68.59% # number of callpals executed
system.cpu1.kern.callpal::rti                     714     10.96%     79.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                 641      9.84%     89.38% # number of callpals executed
system.cpu1.kern.callpal::rdunique                692     10.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6517                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      6995                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1871     38.40%     38.40% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     49      1.01%     39.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     24      0.49%     39.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2928     60.10%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4872                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1869     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      49      1.29%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      24      0.63%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1849     48.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3791                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             45417922500     95.67%     95.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               19752000      0.04%     95.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               21008000      0.04%     95.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2017212500      4.25%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         47475895000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998931                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.631489                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.778120                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                652                      
system.cpu1.kern.mode_good::user                  647                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch::kernel              913                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                647                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 78                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.714129                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.076923                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.796703                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3187955500      9.82%      9.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          2572310500      7.92%     17.74% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         26705150500     82.26%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     277                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                   55      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  318      0.29%      0.34% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.34% # number of callpals executed
system.cpu2.kern.callpal::swpipl                26940     24.54%     24.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                    116      0.11%     24.99% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     24.99% # number of callpals executed
system.cpu2.kern.callpal::rti                     749      0.68%     25.67% # number of callpals executed
system.cpu2.kern.callpal::callsys                 675      0.61%     26.28% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.01%     26.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80927     73.71%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                109790                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    114746                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   12934     46.62%     46.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     46.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     49      0.18%     46.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      7      0.03%     46.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  14755     53.18%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               27746                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    12934     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      49      0.19%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       7      0.03%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   12930     49.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                25921                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             39472726500     83.13%     83.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1375000      0.00%     83.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               27179000      0.06%     83.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                5626500      0.01%     83.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7975186000     16.80%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         47482093000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.876313                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.934225                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                723                      
system.cpu2.kern.mode_good::user                  722                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             1068                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                722                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.676966                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.807263                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       19292129500     41.43%     41.43% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         27270939500     58.57%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     318                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                   16      0.21%      0.21% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  364      4.81%      5.02% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.05%      5.07% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4751     62.73%     67.80% # number of callpals executed
system.cpu3.kern.callpal::rdps                    103      1.36%     69.16% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     4      0.05%     69.21% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     4      0.05%     69.26% # number of callpals executed
system.cpu3.kern.callpal::rti                     845     11.16%     80.42% # number of callpals executed
system.cpu3.kern.callpal::callsys                 712      9.40%     89.82% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     89.83% # number of callpals executed
system.cpu3.kern.callpal::rdunique                770     10.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7574                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      8633                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    2205     38.88%     38.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     49      0.86%     39.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     39      0.69%     40.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3378     59.57%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5671                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2201     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      49      1.09%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      39      0.87%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2188     48.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4477                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             45160295500     95.11%     95.11% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               19831000      0.04%     95.16% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               25829500      0.05%     95.21% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2274041000      4.79%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         47479997000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.998186                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.647721                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.789455                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                773                      
system.cpu3.kern.mode_good::user                  773                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel             1209                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                773                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.639371                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.780020                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       43839491500     93.77%     93.77% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2912395500      6.23%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     364                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         15                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       182264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        333501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                  1001275                       # Number of branches fetched
system.switch_cpus0.committedInsts            4914360                       # Number of instructions committed
system.switch_cpus0.committedOps              4914360                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses          722394                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits             1545154                       # DTB hits
system.switch_cpus0.dtb.data_misses               935                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses          466414                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits             1046535                       # DTB read hits
system.switch_cpus0.dtb.read_misses               739                       # DTB read misses
system.switch_cpus0.dtb.write_accesses         255980                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             498619                       # DTB write hits
system.switch_cpus0.dtb.write_misses              196                       # DTB write misses
system.switch_cpus0.idle_fraction            0.812679                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses        2946878                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits            2946710                       # ITB hits
system.switch_cpus0.itb.fetch_misses              168                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.187321                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                96371754                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      18052432.229402                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       725126                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses         23301                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                23301                       # number of float instructions
system.switch_cpus0.num_fp_register_reads        12904                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        11498                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             152576                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      78319321.770598                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      4715904                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             4715904                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      6177580                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3389621                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            1050008                       # Number of load instructions
system.switch_cpus0.num_mem_refs              1549902                       # number of memory refs
system.switch_cpus0.num_store_insts            499894                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        91733      1.87%      1.87% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          3199830     65.10%     66.97% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           10378      0.21%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1758      0.04%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1053833     21.44%     88.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         489250      9.95%     98.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        10041      0.20%     98.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        11275      0.23%     99.04% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         46975      0.96%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4915300                       # Class of executed instruction
system.switch_cpus1.Branches                   750923                       # Number of branches fetched
system.switch_cpus1.committedInsts            3373102                       # Number of instructions committed
system.switch_cpus1.committedOps              3373102                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses          418673                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits             1100120                       # DTB hits
system.switch_cpus1.dtb.data_misses               393                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses          257372                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              780808                       # DTB read hits
system.switch_cpus1.dtb.read_misses               302                       # DTB read misses
system.switch_cpus1.dtb.write_accesses         161301                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             319312                       # DTB write hits
system.switch_cpus1.dtb.write_misses               91                       # DTB write misses
system.switch_cpus1.idle_fraction            0.877349                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses        1766397                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits            1766385                       # ITB hits
system.switch_cpus1.itb.fetch_misses               12                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.122651                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                94950844                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      11645782.674248                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts       582986                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         19945                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                19945                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        10747                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         9198                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              80539                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      83305061.325752                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      3208738                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             3208738                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4139953                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      2249778                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             783396                       # Number of load instructions
system.switch_cpus1.num_mem_refs              1103707                       # number of memory refs
system.switch_cpus1.num_store_insts            320311                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        85433      2.53%      2.53% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          2128680     63.10%     65.63% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            9991      0.30%     65.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            594      0.02%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          784471     23.25%     89.20% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         310299      9.20%     98.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         8871      0.26%     98.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        10480      0.31%     98.97% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         34676      1.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           3373495                       # Class of executed instruction
system.switch_cpus2.Branches                  5485424                       # Number of branches fetched
system.switch_cpus2.committedInsts           27817546                       # Number of instructions committed
system.switch_cpus2.committedOps             27817546                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         5554674                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits             8225432                       # DTB hits
system.switch_cpus2.dtb.data_misses              4461                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         3458788                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits             5336292                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4321                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        2095886                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits            2889140                       # DTB write hits
system.switch_cpus2.dtb.write_misses              140                       # DTB write misses
system.switch_cpus2.idle_fraction            0.032988                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       17342287                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           17341861                       # ITB hits
system.switch_cpus2.itb.fetch_misses              426                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.967012                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                94962328                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      91829715.974520                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      3878775                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         21250                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                21250                       # number of float instructions
system.switch_cpus2.num_fp_register_reads        11557                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         9723                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             972409                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3132612.025480                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     26091463                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            26091463                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     34980056                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     19124449                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            5423763                       # Number of load instructions
system.switch_cpus2.num_mem_refs              8314120                       # number of memory refs
system.switch_cpus2.num_store_insts           2890357                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       983335      3.53%      3.53% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         18074637     64.97%     68.50% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           40598      0.15%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            777      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              4      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         5571731     20.03%     88.67% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2880355     10.35%     99.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead         9291      0.03%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        11159      0.04%     99.10% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        250113      0.90%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          27822019                       # Class of executed instruction
system.switch_cpus3.Branches                   844030                       # Number of branches fetched
system.switch_cpus3.committedInsts            3868115                       # Number of instructions committed
system.switch_cpus3.committedOps              3868115                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses          464788                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits             1252879                       # DTB hits
system.switch_cpus3.dtb.data_misses               823                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses          285975                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              882240                       # DTB read hits
system.switch_cpus3.dtb.read_misses               678                       # DTB read misses
system.switch_cpus3.dtb.write_accesses         178813                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             370639                       # DTB write hits
system.switch_cpus3.dtb.write_misses              145                       # DTB write misses
system.switch_cpus3.idle_fraction            0.854426                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses        1971121                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits            1970981                       # ITB hits
system.switch_cpus3.itb.fetch_misses              140                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.145574                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                94959842                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      13823687.324554                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts       653186                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses         22614                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                22614                       # number of float instructions
system.switch_cpus3.num_fp_register_reads        12195                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        10431                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              92106                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      81136154.675446                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses      3680724                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts             3680724                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      4764850                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      2593904                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             886022                       # Number of load instructions
system.switch_cpus3.num_mem_refs              1257998                       # number of memory refs
system.switch_cpus3.num_store_insts            371976                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        96862      2.50%      2.50% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          2443904     63.17%     65.67% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           11203      0.29%     65.96% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     65.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            688      0.02%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          888576     22.97%     88.94% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         360637      9.32%     98.27% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead        10047      0.26%     98.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite        11876      0.31%     98.83% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         45163      1.17%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           3868959                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       254199                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       331855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       841123                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9287                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 379                       # Transaction distribution
system.membus.trans_dist::ReadResp             125028                       # Transaction distribution
system.membus.trans_dist::WriteReq                518                       # Transaction distribution
system.membus.trans_dist::WriteResp               518                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107694                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14674                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          15487                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26075                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26018                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        124649                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       480293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       482087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 485933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3511                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16411008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16414519                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16537399                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29706                       # Total snoops (count)
system.membus.snoopTraffic                       1216                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183702                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000103                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010169                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183683     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              183702                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1648500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           738335851                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy              15999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          803058250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide         1923                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1923                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide         1923                       # number of overall misses
system.iocache.overall_misses::total             1923                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide    226282039                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    226282039                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide    226282039                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    226282039                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide         1923                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1923                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide         1923                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1923                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117671.367135                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117671.367135                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117671.367135                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117671.367135                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide         1923                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         1923                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide         1923                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         1923                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    130019639                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    130019639                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    130019639                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    130019639                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67612.916797                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67612.916797                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67612.916797                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67612.916797                       # average overall mshr miss latency
system.iocache.replacements                      1923                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       371999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       371999                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123999.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123999.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       221999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       221999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73999.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73999.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    225910040                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    225910040                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117661.479167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117661.479167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    129797640                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    129797640                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67602.937500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67602.937500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                   1939                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1939                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17307                       # Number of tag accesses
system.iocache.tags.data_accesses               17307                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2491                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1246                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 116748105.537721                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 307741009.650366                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1246    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        82000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974590000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1246                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3087687256500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 145468139500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         3057                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1530                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 627456037.581699                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 442771871.431433                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1530    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974633500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1530                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2273155956500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 960007737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2967                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1484                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 520861778.975741                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 460992035.738958                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1484    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       301500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973865000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1484                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2460354083500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 772958880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3435                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1719                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 656652720.186155                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 430432552.349982                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1719    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       275000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974632000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1719                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2104614540000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1128786026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3233627329000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2209623279                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2233733397                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2209623279                       # number of overall hits
system.cpu2.icache.overall_hits::total     2233733397                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1772662                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2167525                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1772662                       # number of overall misses
system.cpu2.icache.overall_misses::total      2167525                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  42462042000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  42462042000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  42462042000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  42462042000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2211395941                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2235900922                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2211395941                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2235900922                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000802                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000969                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000802                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000969                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 23953.828761                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19590.104843                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 23953.828761                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19590.104843                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      2166847                       # number of writebacks
system.cpu2.icache.writebacks::total          2166847                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1772662                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1772662                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1772662                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1772662                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  40689380000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  40689380000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  40689380000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  40689380000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000802                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000802                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 22953.828761                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22953.828761                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 22953.828761                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22953.828761                       # average overall mshr miss latency
system.cpu2.icache.replacements               2166847                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2209623279                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2233733397                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1772662                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2167525                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  42462042000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  42462042000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2211395941                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2235900922                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000802                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000969                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 23953.828761                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19590.104843                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1772662                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1772662                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  40689380000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  40689380000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000802                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 22953.828761                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22953.828761                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.109835                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2235900922                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2167525                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1031.545621                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   198.027169                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   301.082666                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.386772                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.588052                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.974824                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4473969369                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4473969369                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    581092750                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       588374420                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    581092750                       # number of overall hits
system.cpu2.dcache.overall_hits::total      588374420                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9278946                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9569713                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9278946                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9569713                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 249340304500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 249340304500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 249340304500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 249340304500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    590371696                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    597944133                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    590371696                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    597944133                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.015717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016004                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 26871.619309                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26055.149669                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 26871.619309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26055.149669                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8086313                       # number of writebacks
system.cpu2.dcache.writebacks::total          8086313                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9278946                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9278946                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9278946                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9278946                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        14110                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        14110                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 240061358500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 240061358500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 240061358500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 240061358500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    603765500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    603765500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.015717                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015518                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.015717                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015518                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25871.619309                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25871.619309                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25871.619309                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25871.619309                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 42789.900780                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 42789.900780                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               9402058                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    410051112                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      414537770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4540452                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4693288                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 110095352500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 110095352500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    414591564                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    419231058                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.010952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011195                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 24247.663559                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23458.043167                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      4540452                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4540452                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3367                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3367                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 105554900500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 105554900500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    603765500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    603765500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010952                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010830                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 23247.663559                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23247.663559                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179318.532819                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179318.532819                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    171041638                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     173836650                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4738494                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4876425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 139244952000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 139244952000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    175780132                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    178713075                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026957                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027286                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 29385.908687                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28554.720313                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4738494                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4738494                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        10743                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        10743                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 134506458000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 134506458000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026957                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026515                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 28385.908687                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28385.908687                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       824222                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       875542                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        27564                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        42987                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    582040000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    582040000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       851786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       918529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.032360                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.046800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 21115.948338                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13539.907414                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        27564                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        27564                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    554476000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    554476000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.032360                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030009                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 20115.948338                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20115.948338                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       838706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       882079                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        11297                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        33482                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     55478000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     55478000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       850003                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       915561                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.013291                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.036570                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  4910.861291                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1656.950003                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        11297                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        11297                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     44259000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     44259000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.013291                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.012339                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  3917.765779                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3917.765779                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       464000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       464000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       386000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       386000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          896.700562                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          599778302                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9558055                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            62.751083                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   296.816660                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   599.883902                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.289860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.585824                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.875684                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          713                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          533                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.696289                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1209114501                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1209114501                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3233627329000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1548233264                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1562505005                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1548233264                       # number of overall hits
system.cpu3.icache.overall_hits::total     1562505005                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       435506                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        774501                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       435506                       # number of overall misses
system.cpu3.icache.overall_misses::total       774501                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   9961007500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   9961007500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   9961007500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   9961007500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1548668770                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1563279506                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1548668770                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1563279506                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000281                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000281                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 22872.262380                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12861.193853                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 22872.262380                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12861.193853                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       773984                       # number of writebacks
system.cpu3.icache.writebacks::total           773984                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       435506                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       435506                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       435506                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       435506                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   9525501500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   9525501500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   9525501500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   9525501500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000281                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000279                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000281                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000279                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 21872.262380                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21872.262380                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 21872.262380                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21872.262380                       # average overall mshr miss latency
system.cpu3.icache.replacements                773984                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1548233264                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1562505005                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       435506                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       774501                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   9961007500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   9961007500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1548668770                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1563279506                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000281                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 22872.262380                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12861.193853                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       435506                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       435506                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   9525501500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   9525501500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 21872.262380                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21872.262380                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.388768                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1563279506                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           774501                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2018.434458                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   206.081870                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   301.306898                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.402504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.588490                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990994                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3127333513                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3127333513                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    430426336                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       435058525                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    430426336                       # number of overall hits
system.cpu3.dcache.overall_hits::total      435058525                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     10322945                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10524956                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     10322945                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10524956                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 282736923000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 282736923000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 282736923000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 282736923000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    440749281                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    445583481                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    440749281                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    445583481                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.023421                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023621                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.023421                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023621                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27389.172663                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26863.477909                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27389.172663                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26863.477909                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9208797                       # number of writebacks
system.cpu3.dcache.writebacks::total          9208797                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     10322945                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     10322945                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     10322945                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     10322945                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         4793                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4793                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 272413978000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 272413978000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 272413978000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 272413978000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      6110000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6110000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.023421                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023167                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.023421                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023167                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26389.172663                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26389.172663                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26389.172663                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26389.172663                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1274.775715                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1274.775715                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements              10401000                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    310242932                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      313034011                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6662989                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6772601                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 143397377000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143397377000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    316905921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    319806612                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.021025                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021177                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 21521.478874                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21173.161833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      6662989                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6662989                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           36                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           36                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 136734388000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 136734388000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      6110000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      6110000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020834                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 20521.478874                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20521.478874                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 169722.222222                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169722.222222                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    120183404                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     122024514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      3659956                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      3752355                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 139339546000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 139339546000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    123843360                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    125776869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029833                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 38071.371896                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37133.892182                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      3659956                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      3659956                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         4757                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4757                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 135679590000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 135679590000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029553                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029099                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 37071.371896                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37071.371896                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       129974                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       185731                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        19394                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        33275                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    325102500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    325102500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       149368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       219006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.129840                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.151936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16763.045272                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9770.172802                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        19394                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        19394                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    305708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    305708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.129840                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.088555                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15763.045272                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15763.045272                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       135353                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       183859                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        12512                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        30774                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     62324000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     62324000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       147865                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       214633                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.084618                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.143380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4981.138107                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2025.216092                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        12512                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        12512                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     49900000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     49900000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.084618                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.058295                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3988.171355                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3988.171355                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       519000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       519000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       431000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       431000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          985.963088                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          446017210                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         10507803                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            42.446286                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   410.724848                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   575.238241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.401098                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.561756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962855                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          776                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        902542043                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       902542043                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3233627329000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1744633477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1816676624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1744633477                       # number of overall hits
system.cpu0.icache.overall_hits::total     1816676624                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       625202                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1126637                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       625202                       # number of overall misses
system.cpu0.icache.overall_misses::total      1126637                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  12292524500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12292524500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  12292524500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12292524500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1745258679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1817803261                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1745258679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1817803261                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000358                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000620                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000358                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000620                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 19661.684544                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10910.812001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 19661.684544                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10910.812001                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1126089                       # number of writebacks
system.cpu0.icache.writebacks::total          1126089                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       625202                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       625202                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       625202                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       625202                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  11667322500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11667322500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  11667322500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11667322500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000344                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000344                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 18661.684544                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18661.684544                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 18661.684544                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18661.684544                       # average overall mshr miss latency
system.cpu0.icache.replacements               1126089                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1744633477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1816676624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       625202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1126637                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  12292524500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12292524500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1745258679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1817803261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000620                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 19661.684544                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10910.812001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       625202                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       625202                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  11667322500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11667322500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 18661.684544                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18661.684544                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.782683                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1817803261                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1126637                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1613.477332                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   210.432942                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   301.349741                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.411002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.588574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3636733159                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3636733159                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    456389286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       471114934                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    456389286                       # number of overall hits
system.cpu0.dcache.overall_hits::total      471114934                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11884571                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      14467912                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11884571                       # number of overall misses
system.cpu0.dcache.overall_misses::total     14467912                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 244922639000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 244922639000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 244922639000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 244922639000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    468273857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    485582846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    468273857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    485582846                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.025380                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029795                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.025380                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029795                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 20608.454356                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16928.679066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 20608.454356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16928.679066                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11912899                       # number of writebacks
system.cpu0.dcache.writebacks::total         11912899                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11884571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11884571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11884571                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11884571                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         8168                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         8168                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 233038068000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 233038068000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 233038068000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 233038068000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    623266500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    623266500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.025380                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.024475                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.025380                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.024475                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19608.454356                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19608.454356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19608.454356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19608.454356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 76305.888834                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 76305.888834                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              14383682                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    330256259                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      340026412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2829585                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5124489                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  78572711500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  78572711500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    333085844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    345150901                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.008495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014847                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27768.281038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15332.789572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2829585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2829585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2601                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2601                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  75743126500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  75743126500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    623266500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    623266500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26768.281038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26768.281038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239625.720877                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239625.720877                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    126133027                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131088522                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      9054986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9343423                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 166349927500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 166349927500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    135188013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    140431945                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.066981                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.066533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18371.086107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17803.959801                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      9054986                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9054986                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         5567                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5567                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 157294941500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 157294941500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.066981                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064480                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17371.086107                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17371.086107                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        75520                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       281950                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        18582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        31087                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    240980000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    240980000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        94102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       313037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.197467                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.099308                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12968.464105                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7751.793354                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        18582                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18582                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    222398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    222398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.197467                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11968.464105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11968.464105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        79463                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       287194                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        12582                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        23573                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     65058000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65058000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        92045                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       310767                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.136694                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075854                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5170.720076                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2759.852373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        12582                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        12582                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     52576000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52576000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.136694                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040487                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4178.667938                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4178.667938                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data       659500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       659500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data       559500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       559500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          998.835040                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          486206751                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14450878                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            33.645482                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   415.323486                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   583.511554                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.405589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.569836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        986864178                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       986864178                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3233627329000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1548384880                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1553400165                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1548384880                       # number of overall hits
system.cpu1.icache.overall_hits::total     1553400165                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       469481                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        507212                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       469481                       # number of overall misses
system.cpu1.icache.overall_misses::total       507212                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  10450935000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10450935000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  10450935000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10450935000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1548854361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1553907377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1548854361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1553907377                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000303                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000326                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000303                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000326                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22260.613316                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20604.668265                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22260.613316                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20604.668265                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       506675                       # number of writebacks
system.cpu1.icache.writebacks::total           506675                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       469481                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       469481                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       469481                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       469481                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   9981454000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9981454000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   9981454000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9981454000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21260.613316                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21260.613316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21260.613316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21260.613316                       # average overall mshr miss latency
system.cpu1.icache.replacements                506675                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1548384880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1553400165                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       469481                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       507212                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  10450935000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10450935000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1548854361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1553907377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000326                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22260.613316                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20604.668265                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       469481                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       469481                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   9981454000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9981454000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21260.613316                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21260.613316                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.727940                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1553907377                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           507212                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3063.625027                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   205.428774                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   301.299166                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.401228                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.588475                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989703                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3108321966                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3108321966                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    398939960                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       400586186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    398939960                       # number of overall hits
system.cpu1.dcache.overall_hits::total      400586186                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7050762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7085482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7050762                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7085482                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 145501840500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 145501840500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 145501840500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 145501840500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    405990722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    407671668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    405990722                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    407671668                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.017367                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017380                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.017367                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017380                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 20636.328456                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20535.207132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 20636.328456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20535.207132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6155442                       # number of writebacks
system.cpu1.dcache.writebacks::total          6155442                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      7050762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7050762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      7050762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7050762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         4212                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         4212                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 138451078500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138451078500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 138451078500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 138451078500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6767500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6767500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017367                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017295                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017367                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017295                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 19636.328456                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19636.328456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19636.328456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19636.328456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data  1606.718898                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  1606.718898                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               7040598                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    309025574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      310078974                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1908508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1931272                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  54091328500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  54091328500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    310934082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    312010246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28342.206844                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28008.135830                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1908508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1908508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52182820500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52182820500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6767500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6767500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.006138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27342.206844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27342.206844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     89914386                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      90507212                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5142254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5154210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  91410512000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91410512000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     95056640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     95661422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.054097                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 17776.350993                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17735.115954                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5142254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5142254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         4172                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         4172                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  86268258000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  86268258000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.054097                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.053755                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 16776.350993                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16776.350993                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        77547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        89391                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        10031                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11005                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    133741500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    133741500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        87578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       100396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.114538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.109616                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13332.818263                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12152.794184                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        10031                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10031                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    123710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    123710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.114538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099914                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12332.818263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12332.818263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        78320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        89588                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         7910                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9380                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     41369500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     41369500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        86230                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        98968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.091731                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.094778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5230.025284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4410.394456                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         7910                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7910                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     33550500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33550500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.091731                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.079925                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4241.529709                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4241.529709                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       539000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       539000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5493897583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          954.247393                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          407871126                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7079488                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            57.613082                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   374.662378                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   579.585015                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.365881                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.566001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931882                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          791                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        822821552                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       822821552                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                379                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            378563                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               518                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       270400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       141301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          124438                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           20127                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         15778                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35905                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44677                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        141307                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       236879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        99416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       127676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        81378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        73891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       146893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       513185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        96228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        91433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1230100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4241728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3702664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3472128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1984552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6267328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     17676591                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4105728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2510232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43960951                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225934                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9472704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           614012                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.577160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.930103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 401682     65.42%     65.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 118372     19.28%     84.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46379      7.55%     92.25% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  47063      7.66%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    516      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             614012                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          727241411                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         266771227                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          73475941                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          55812700                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          48146424                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          72993244                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          49748911                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          46315778                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40733390                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst        31466                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        16723                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst        27024                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         8298                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        43369                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        61992                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst        31573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         9582                       # number of demand (read+write) hits
system.l2.demand_hits::total                   230027                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst        31466                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        16723                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst        27024                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         8298                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        43369                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        61992                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst        31573                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         9582                       # number of overall hits
system.l2.overall_hits::total                  230027                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst         1673                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        18452                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         9422                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5597                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       101845                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          503                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data        13284                       # number of demand (read+write) misses
system.l2.demand_misses::total                 150878                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst         1673                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        18452                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         9422                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5597                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       101845                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          503                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data        13284                       # number of overall misses
system.l2.overall_misses::total                150878                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst    140015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data   1561106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      9636500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    858551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    470208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   8411013500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     42480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data   1188632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12681643500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    140015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data   1561106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      9636500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    858551500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    470208500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   8411013500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     42480000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data   1188632000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12681643500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst        33139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        35175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst        27126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        17720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        48966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       163837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst        32076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        22866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               380905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        33139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        35175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst        27126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        17720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        48966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       163837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst        32076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        22866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              380905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.050484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.524577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.003760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.531716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.114304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.621624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.015682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.580950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.396104                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.050484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.524577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.003760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.531716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.114304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.621624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.015682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.580950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.396104                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 83691.273162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 84603.620204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 94475.490196                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 91122.001698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 84010.809362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 82586.415632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84453.280318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89478.470340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84052.303848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 83691.273162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 84603.620204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 94475.490196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 91122.001698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 84010.809362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 82586.415632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84453.280318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89478.470340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84052.303848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105773                       # number of writebacks
system.l2.writebacks::total                    105773                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 214                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                214                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst         1626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        18444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         9412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         5579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       101839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data        13234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            150664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        18444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         9412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         5579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       101839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data        13234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           150664                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          587                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data           77                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          142                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           91                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          897                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    119241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data   1375961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    763661500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    412828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   7392357500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     35233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data   1052961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11156887500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    119241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data   1375961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    763661500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    412828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   7392357500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     35233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data   1052961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11156887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     83977000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data      1636500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     85613500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.049066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.524350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.531151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.113936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.621587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.014809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.578763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.395542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.049066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.524350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.531151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.113936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.621587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.014809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.578763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.395542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73334.255843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 74602.092822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84418.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 81137.005950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73996.773615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 72588.669370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74175.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79564.870787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74051.448919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73334.255843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 74602.092822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84418.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 81137.005950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73996.773615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 72588.669370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74175.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79564.870787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74051.448919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 143061.328790                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 11524.647887                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 95444.258640                       # average overall mshr uncacheable latency
system.l2.replacements                         154064                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          369                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          379                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     83977000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data      1636500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     85613500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227579.945799                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data       163650                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 225893.139842                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          218                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           77                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          132                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           91                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          518                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       164627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164627                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        34631                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            34631                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        34631                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        34631                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          736                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           736                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1421                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         1300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         1617                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5454                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                517                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       985000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1330000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1132500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       983000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4430500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         1324                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         1406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         1724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5971                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.063283                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.157100                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.075391                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.062065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.086585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 10260.416667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  6394.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 10683.962264                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9186.915888                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8569.632495                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           517                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1895000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      4141500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      2099000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2109000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10244500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.063283                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.157100                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.075391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.062065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.086585                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19739.583333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19911.057692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19801.886792                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19710.280374                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19815.280464                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                291                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        89500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.020202                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.111111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.060241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.045902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        15250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data  8428.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6392.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.020202                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.111111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.060241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.045902                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         3781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         8053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         1685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15393                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         8758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         3390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         8845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         5025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26018                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    716238500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    307392000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    746987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    445584000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2216201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        12539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         5264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        16898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.698461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.643997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.523435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.748882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.628287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 81781.057319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 90676.106195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 84453.024308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 88673.432836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85179.548774                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         8758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         3390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         8845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         5025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    628648500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    273492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    658537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    395334000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1956011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.698461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.643997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.523435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.748882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.628287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 71779.915506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80676.106195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74453.024308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 78673.432836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75179.164425                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst        31466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst        27024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        43369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst        31573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             133432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    140015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      9636500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    470208500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     42480000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    662340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        33139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst        27126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        48966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst        32076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         141307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.050484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.003760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.114304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.015682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.055730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83691.273162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 94475.490196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 84010.809362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84453.280318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84106.730159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           140                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         5579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7735                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    119241500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    412828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     35233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    571946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.049066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.113936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.014809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.054739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73334.255843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 84418.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73996.773615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 74175.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73942.598578                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data        12942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         6424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        53939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         7897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             81202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         9694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         6032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data        93000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         8259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          116985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    844867500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data    551159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data   7664026500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    743048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9803101500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        22636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        12456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       146939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data        16156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        198187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.428256                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.484265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.632916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.511203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.590276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 87153.651743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91372.596154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 82408.887097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 89968.277031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83797.935633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           50                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           74                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         9686                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         6022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data        92994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         8209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       116911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    747312500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    490169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6733820500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    657627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8628930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.427902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.483462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.632875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.508108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.589902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 77153.881891                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 81396.462969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 72411.343743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 80110.549397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73807.682767                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     1414056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.568596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     475.549899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.100442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   295.971128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  2554.239672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    47.346778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  1782.037996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1038.359553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 24761.782814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    72.100817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  1729.510900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.009032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.077949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.054383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.031688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.755670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.002200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.052780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3565                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5329128                       # Number of tag accesses
system.l2.tags.data_accesses                  5329128                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst       104064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      1179392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       602304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       357056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data      6517696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        30400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       846976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9641408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       104064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       357056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        495040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6892416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6892416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        18428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         9411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         5579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       101839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data        13234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       107694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107694                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      2159640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     24475917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        73051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     12499612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      7409982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    135261716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       630891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     17577289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200088096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2159640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        73051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      7409982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       630891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10273563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143038278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143038278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143038278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2159640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     24475917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        73051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     12499612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      7409982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    135261716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       630891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     17577289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            343126374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    107694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     18421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        55.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      9410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      5579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    101825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     13233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005123500750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6441                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6441                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              410758                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107694                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150647                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2170470750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  753120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4994670750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14409.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33159.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111595                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  141270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.536010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.443418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.890958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48139     52.57%     52.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23717     25.90%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8009      8.75%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3951      4.31%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2244      2.45%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1485      1.62%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          987      1.08%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          747      0.82%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2294      2.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91573                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.382860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.659094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.675278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6043     93.82%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           265      4.11%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            45      0.70%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      0.33%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      0.19%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           15      0.23%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.12%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.11%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.05%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6441                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.719454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.678317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.296918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4272     66.33%     66.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              182      2.83%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1809     28.09%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              114      1.77%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.36%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.11%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.16%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6441                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9639936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6892160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9641408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6892416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    200.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48184756500                       # Total gap between requests
system.mem_ctrls.avgGap                     186516.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       104064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data      1178944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         3520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       602240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       357056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data      6516800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        30400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       846912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6892160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2159639.719697591383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 24466619.481272652745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 73050.544024211282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 12498283.986687783152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 7409981.547474085353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 135243120.823005706072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 630891.062027279171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 17575960.892225231975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 143032965.199405670166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        18428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           55                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         9411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         5579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       101839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data        13234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       107694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     52633250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    620127250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      2352500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    377050500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    183599000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data   3233682000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     15688500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    509537750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1164244448250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32369.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     33651.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     42772.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     40064.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32908.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     31752.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     33028.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38502.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10810671.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            326090940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            173321445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           539184240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278570520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3803392320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11411353830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8893791840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25425705135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.659543                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22956767000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1608880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23620168000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            327726000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174198090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           536271120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          283571280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3803392320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11392052490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8910045600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25427256900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.691747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22993057250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1608880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23583877750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  48185815000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  382                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 382                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2438                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2438                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          738                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3511                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   126415                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               785500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1926000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1276000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            10049039                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               41500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              791000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               30500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
