srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "D:/xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/ADDN.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'addn' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'addn' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/ConvertorHexaInteger.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ConvertorHexaInteger' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'convertorhexainteger' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/MPG.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MPG' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mpg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Main' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'main' (VHDL-9006)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(67): WARNING: Positional port connection in entity/module instantiation <rx_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(67): WARNING: Positional port connection in entity/module instantiation <rx_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(67): WARNING: Positional port connection in entity/module instantiation <rx_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(68): WARNING: Positional port connection in entity/module instantiation <convertorhexainteger> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(68): WARNING: Positional port connection in entity/module instantiation <convertorhexainteger> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(69): WARNING: Positional port connection in entity/module instantiation <ssd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(69): WARNING: Positional port connection in entity/module instantiation <ssd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(69): WARNING: Positional port connection in entity/module instantiation <ssd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(69): WARNING: Positional port connection in entity/module instantiation <ssd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(71): WARNING: Positional port connection in entity/module instantiation <mpg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(71): WARNING: Positional port connection in entity/module instantiation <mpg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(71): WARNING: Positional port connection in entity/module instantiation <mpg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/RX_FSM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'RX_FSM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'rx_fsm' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/SSD.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'SSD' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'ssd' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alu_8bit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'alu_8bit' (VHDL-9006)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(65): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(65): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(65): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(65): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(65): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(66): WARNING: Positional port connection in entity/module instantiation <scadere8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(66): WARNING: Positional port connection in entity/module instantiation <scadere8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(66): WARNING: Positional port connection in entity/module instantiation <scadere8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(67): WARNING: Positional port connection in entity/module instantiation <deplasaristangadreapta8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(67): WARNING: Positional port connection in entity/module instantiation <deplasaristangadreapta8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(67): WARNING: Positional port connection in entity/module instantiation <deplasaristangadreapta8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(67): WARNING: Positional port connection in entity/module instantiation <deplasaristangadreapta8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(68): WARNING: Positional port connection in entity/module instantiation <mult_booth> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/comand_unit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'comand_unit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'comand_unit' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/deplasariStangaDreapta8biti.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'deplasariStangaDreapta8biti' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'deplasaristangadreapta8biti' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/fd.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fd' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fd' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/fdn.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fdn' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fdn' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/srrn.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'srrn' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'srrn' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/mult_booth.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mult_booth' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mult_booth' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'rx_uart' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'rx_uart' (VHDL-9006)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(32): WARNING: Positional port connection in entity/module instantiation <rx_fsm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(32): WARNING: Positional port connection in entity/module instantiation <rx_fsm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(32): WARNING: Positional port connection in entity/module instantiation <rx_fsm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(32): WARNING: Positional port connection in entity/module instantiation <rx_fsm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(32): WARNING: Positional port connection in entity/module instantiation <rx_fsm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(32): WARNING: Positional port connection in entity/module instantiation <rx_fsm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'scadere8biti' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'scadere8biti' (VHDL-9006)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator8biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator2bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sumator2bit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sumator2bit' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator2biti.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sumator2biti' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sumator2biti' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sumator8biti' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sumator8biti' (VHDL-9006)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(25): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(25): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(25): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(25): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(25): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(25): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(26): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(26): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(26): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(26): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(26): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(26): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(27): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(27): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(27): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(27): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(27): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(27): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(28): WARNING: Positional port connection in entity/module instantiation <sumator2biti> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
Listing tops:
VHDLTop: library:xil_defaultlib entity:main arch:
VHDLTop: library:xil_defaultlib entity:main arch:
VHDLTop: library:xil_defaultlib entity:alu_8bit arch:
VHDLTop: library:xil_defaultlib entity:alu_8bit arch:
VHDLTop: library:xil_defaultlib entity:sumator2bit arch:
VHDLTop: library:xil_defaultlib entity:sumator2bit arch:
END of tops
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/Main.vhd(6): INFO: executing 'Main_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/rx_uart.vhd(4): INFO: executing 'rx_uart_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/RX_FSM.vhd(6): INFO: executing 'RX_FSM_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/ConvertorHexaInteger.vhd(4): INFO: executing 'ConvertorHexaInteger_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/SSD.vhd(5): INFO: executing 'SSD_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/MPG.vhd(5): INFO: executing 'MPG_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/alu_8bit.vhd(4): INFO: executing 'alu_8bit_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator8bit.vhd(4): INFO: executing 'sumator8biti_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator2biti.vhd(4): INFO: executing 'sumator2biti_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/scadere8biti.vhd(5): INFO: executing 'scadere8biti_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/deplasariStangaDreapta8biti.vhd(5): INFO: executing 'deplasariStangaDreapta8biti_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/mult_booth.vhd(4): INFO: executing 'mult_booth_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/fdn.vhd(4): INFO: executing '\fdn(n=8)\(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/srrn.vhd(4): INFO: executing '\srrn(n=8)\(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/fd.vhd(4): INFO: executing 'fd_default(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/ADDN.vhd(5): INFO: executing '\addn(n=8)\(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/comand_unit.vhd(4): INFO: executing '\comand_unit(n=8)\(Behavioral)' (VHDL-1067)
C:/Users/murea/OneDrive/Desktop/ProiectSSCBasys3/project_1/project_1.srcs/sources_1/imports/new/sumator2bit.vhd(34): INFO: executing 'sumator2bit_default(Behavioral)' (VHDL-1067)
srcscan exits with return value 0
