$date
	Fri Dec 23 14:33:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! result2 $end
$var wire 1 " result1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % select $end
$scope module mux1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % select $end
$var wire 1 " result $end
$upscope $end
$scope module mux2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % select $end
$var reg 1 ! result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
1$
#15
1"
1!
1%
#20
0%
0$
1#
#25
0"
0!
1%
#30
1"
1!
0%
1$
#35
1%
#40
