{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09983,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000172442,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00011582,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.76754e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00011582,
	"finish__design__instance__count__class:buffer": 39,
	"finish__design__instance__area__class:buffer": 51.604,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 87.78,
	"finish__design__instance__count__class:inverter": 44,
	"finish__design__instance__area__class:inverter": 25.004,
	"finish__design__instance__count__class:multi_input_combinational_cell": 326,
	"finish__design__instance__area__class:multi_input_combinational_cell": 588.126,
	"finish__design__instance__count": 507,
	"finish__design__instance__area": 752.514,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.48694,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.219874,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 3.54114e-13,
	"finish__power__switching__total": 4.18299e-13,
	"finish__power__leakage__total": 2.00202e-05,
	"finish__power__total": 2.00202e-05,
	"finish__design__io": 98,
	"finish__design__die__area": 95493.4,
	"finish__design__core__area": 94080.2,
	"finish__design__instance__count": 1166,
	"finish__design__instance__area": 927.808,
	"finish__design__instance__count__stdcell": 1166,
	"finish__design__instance__area__stdcell": 927.808,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00986188,
	"finish__design__instance__utilization__stdcell": 0.00986188,
	"finish__design__rows": 219,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 219,
	"finish__design__sites": 353685,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 353685,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}