
*** Running vivado
    with args -log Block_Ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_Ram.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Block_Ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 379.555 ; gain = 97.098
INFO: [Synth 8-638] synthesizing module 'Block_Ram' [p:/18summer/engs031/G19/Etch-a-Sketch/Etch-a-Sketch.srcs/sources_1/ip/Block_Ram/synth/Block_Ram.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Block_Ram' (11#1) [p:/18summer/engs031/G19/Etch-a-Sketch/Etch-a-Sketch.srcs/sources_1/ip/Block_Ram/synth/Block_Ram.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 587.484 ; gain = 305.027
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 587.484 ; gain = 305.027
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 679.840 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 679.840 ; gain = 397.383
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 679.840 ; gain = 397.383
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 679.840 ; gain = 397.383
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 679.840 ; gain = 397.383
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 679.840 ; gain = 397.383
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:55 . Memory (MB): peak = 688.676 ; gain = 406.219
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:55 . Memory (MB): peak = 688.676 ; gain = 406.219
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:55 . Memory (MB): peak = 698.820 ; gain = 416.363
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     2|
|2     |LUT4       |     2|
|3     |LUT5       |     4|
|4     |RAMB18E1   |     4|
|5     |RAMB18E1_1 |     1|
|6     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 698.820 ; gain = 416.363
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:59 . Memory (MB): peak = 712.344 ; gain = 438.281
