

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Thu Aug 29 18:13:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      847|      847|  8.470 us|  8.470 us|  847|  847|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      845|      845|        14|          8|          1|   105|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 8, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:14]   --->   Operation 19 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_15_2" [vitis_test/nnet/core.cpp:14]   --->   Operation 20 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_5 = load i7 %i"   --->   Operation 21 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_5, i7 105" [vitis_test/nnet/core.cpp:14]   --->   Operation 23 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 105, i64 105, i64 105"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln1271 = add i7 %i_5, i7 1"   --->   Operation 25 'add' 'add_ln1271' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_15_2.split, void %for.end23" [vitis_test/nnet/core.cpp:14]   --->   Operation 26 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln18_cast = zext i7 %i_5"   --->   Operation 27 'zext' 'trunc_ln18_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %trunc_ln18_cast"   --->   Operation 28 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 29 'load' 'input_r_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i7 %add_ln1271"   --->   Operation 30 'zext' 'zext_ln1271_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_1"   --->   Operation 31 'getelementptr' 'input_r_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%input_r_load_1 = load i7 %input_r_addr_1"   --->   Operation 32 'load' 'input_r_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 %add_ln1271, i7 %i" [vitis_test/nnet/core.cpp:14]   --->   Operation 33 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 34 'load' 'input_r_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%input_r_load_1 = load i7 %input_r_addr_1"   --->   Operation 35 'load' 'input_r_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln1271_1 = add i7 %i_5, i7 2"   --->   Operation 36 'add' 'add_ln1271_1' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i7 %add_ln1271_1"   --->   Operation 37 'zext' 'zext_ln1271_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_2"   --->   Operation 38 'getelementptr' 'input_r_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%input_r_load_2 = load i7 %input_r_addr_2"   --->   Operation 39 'load' 'input_r_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln1271_4 = add i7 %i_5, i7 5"   --->   Operation 40 'add' 'add_ln1271_4' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i7 %add_ln1271_4"   --->   Operation 41 'zext' 'zext_ln1271_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_5"   --->   Operation 42 'getelementptr' 'input_r_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%input_r_load_5 = load i7 %input_r_addr_5"   --->   Operation 43 'load' 'input_r_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %input_r_load"   --->   Operation 44 'sext' 'sext_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 45 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 46 [1/2] (1.23ns)   --->   "%input_r_load_2 = load i7 %input_r_addr_2"   --->   Operation 46 'load' 'input_r_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln1271_2 = add i7 %i_5, i7 3"   --->   Operation 47 'add' 'add_ln1271_2' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i7 %add_ln1271_2"   --->   Operation 48 'zext' 'zext_ln1271_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_3"   --->   Operation 49 'getelementptr' 'input_r_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.23ns)   --->   "%input_r_load_3 = load i7 %input_r_addr_3"   --->   Operation 50 'load' 'input_r_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%input_r_load_5 = load i7 %input_r_addr_5"   --->   Operation 51 'load' 'input_r_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln1271_6 = add i7 %i_5, i7 7"   --->   Operation 52 'add' 'add_ln1271_6' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i7 %add_ln1271_6"   --->   Operation 53 'zext' 'zext_ln1271_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_7"   --->   Operation 54 'getelementptr' 'input_r_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.23ns)   --->   "%input_r_load_7 = load i7 %input_r_addr_7"   --->   Operation 55 'load' 'input_r_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 56 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 56 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i16 %input_r_load_1"   --->   Operation 57 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 58 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln1273_1, i24 90"   --->   Operation 58 'mul' 'mul_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 59 [1/2] (1.23ns)   --->   "%input_r_load_3 = load i7 %input_r_addr_3"   --->   Operation 59 'load' 'input_r_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln1271_3 = add i7 %i_5, i7 4"   --->   Operation 60 'add' 'add_ln1271_3' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i7 %add_ln1271_3"   --->   Operation 61 'zext' 'zext_ln1271_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_4"   --->   Operation 62 'getelementptr' 'input_r_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%input_r_load_4 = load i7 %input_r_addr_4"   --->   Operation 63 'load' 'input_r_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 64 [1/2] (1.23ns)   --->   "%input_r_load_7 = load i7 %input_r_addr_7"   --->   Operation 64 'load' 'input_r_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln1271_8 = add i7 %i_5, i7 9"   --->   Operation 65 'add' 'add_ln1271_8' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1271_9 = zext i7 %add_ln1271_8"   --->   Operation 66 'zext' 'zext_ln1271_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_9"   --->   Operation 67 'getelementptr' 'input_r_addr_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.23ns)   --->   "%input_r_load_9 = load i7 %input_r_addr_9"   --->   Operation 68 'load' 'input_r_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 69 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 69 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln1273_1, i24 90"   --->   Operation 70 'mul' 'mul_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i16 %input_r_load_2"   --->   Operation 71 'sext' 'sext_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_16)   --->   "%mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562"   --->   Operation 72 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 73 [1/2] (1.23ns)   --->   "%input_r_load_4 = load i7 %input_r_addr_4"   --->   Operation 73 'load' 'input_r_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln1271_5 = add i7 %i_5, i7 6"   --->   Operation 74 'add' 'add_ln1271_5' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i7 %add_ln1271_5"   --->   Operation 75 'zext' 'zext_ln1271_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_6"   --->   Operation 76 'getelementptr' 'input_r_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (1.23ns)   --->   "%input_r_load_6 = load i7 %input_r_addr_6"   --->   Operation 77 'load' 'input_r_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 78 [1/2] (1.23ns)   --->   "%input_r_load_9 = load i7 %input_r_addr_9"   --->   Operation 78 'load' 'input_r_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln1271_10 = add i7 %i_5, i7 11"   --->   Operation 79 'add' 'add_ln1271_10' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1271_11 = zext i7 %add_ln1271_10"   --->   Operation 80 'zext' 'zext_ln1271_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_11"   --->   Operation 81 'getelementptr' 'input_r_addr_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.23ns)   --->   "%input_r_load_11 = load i7 %input_r_addr_11"   --->   Operation 82 'load' 'input_r_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 83 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 83 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln1273, i32 8, i32 21"   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln1273_1, i24 90"   --->   Operation 85 'mul' 'mul_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln, i8 0"   --->   Operation 86 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln838 = sext i22 %tmp"   --->   Operation 87 'sext' 'sext_ln838' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %sext_ln838"   --->   Operation 88 'add' 'add_ln1347' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_16)   --->   "%mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562"   --->   Operation 89 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %input_r_load_5"   --->   Operation 90 'sext' 'sext_ln1273_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_19)   --->   "%mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131"   --->   Operation 91 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 92 [1/2] (1.23ns)   --->   "%input_r_load_6 = load i7 %input_r_addr_6"   --->   Operation 92 'load' 'input_r_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln1271_7 = add i7 %i_5, i7 8"   --->   Operation 93 'add' 'add_ln1271_7' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1271_8 = zext i7 %add_ln1271_7"   --->   Operation 94 'zext' 'zext_ln1271_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_8"   --->   Operation 95 'getelementptr' 'input_r_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%input_r_load_8 = load i7 %input_r_addr_8"   --->   Operation 96 'load' 'input_r_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 97 [1/2] (1.23ns)   --->   "%input_r_load_11 = load i7 %input_r_addr_11"   --->   Operation 97 'load' 'input_r_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 98 [1/1] (0.77ns)   --->   "%add_ln1271_11 = add i7 %i_5, i7 12"   --->   Operation 98 'add' 'add_ln1271_11' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1271_12 = zext i7 %add_ln1271_11"   --->   Operation 99 'zext' 'zext_ln1271_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_12"   --->   Operation 100 'getelementptr' 'input_r_addr_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 101 [2/2] (1.23ns)   --->   "%input_r_load_12 = load i7 %input_r_addr_12"   --->   Operation 101 'load' 'input_r_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 102 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %sext_ln838"   --->   Operation 102 'add' 'add_ln1347' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23"   --->   Operation 103 'partselect' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 104 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_16)   --->   "%mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562"   --->   Operation 105 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_16)   --->   "%sext_ln813 = sext i23 %mul_ln1273_1"   --->   Operation 106 'sext' 'sext_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_16 = add i24 %and_ln, i24 %sext_ln813"   --->   Operation 107 'add' 'add_ln1347_16' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_19)   --->   "%mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131"   --->   Operation 108 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %input_r_load_7"   --->   Operation 109 'sext' 'sext_ln1273_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_21)   --->   "%mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22"   --->   Operation 110 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [vitis_test/nnet/core.cpp:23]   --->   Operation 259 'ret' 'ret_ln23' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 111 [1/2] (1.23ns)   --->   "%input_r_load_8 = load i7 %input_r_addr_8"   --->   Operation 111 'load' 'input_r_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 112 [1/1] (0.77ns)   --->   "%add_ln1271_9 = add i7 %i_5, i7 10"   --->   Operation 112 'add' 'add_ln1271_9' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1271_10 = zext i7 %add_ln1271_9"   --->   Operation 113 'zext' 'zext_ln1271_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_10"   --->   Operation 114 'getelementptr' 'input_r_addr_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (1.23ns)   --->   "%input_r_load_10 = load i7 %input_r_addr_10"   --->   Operation 115 'load' 'input_r_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 116 [1/2] (1.23ns)   --->   "%input_r_load_12 = load i7 %input_r_addr_12"   --->   Operation 116 'load' 'input_r_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln1271_13 = add i7 %i_5, i7 14"   --->   Operation 117 'add' 'add_ln1271_13' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1271_14 = zext i7 %add_ln1271_13"   --->   Operation 118 'zext' 'zext_ln1271_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_14"   --->   Operation 119 'getelementptr' 'input_r_addr_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 120 [2/2] (1.23ns)   --->   "%input_r_load_14 = load i7 %input_r_addr_14"   --->   Operation 120 'load' 'input_r_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 121 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_16 = add i24 %and_ln, i24 %sext_ln813"   --->   Operation 121 'add' 'add_ln1347_16' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_16, i32 8, i32 23"   --->   Operation 122 'partselect' 'tmp_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0"   --->   Operation 123 'bitconcatenate' 'and_ln838_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_r_load_3, i6 0"   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i22 %shl_ln"   --->   Operation 125 'sext' 'sext_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i23 0, i23 %sext_ln1273_3"   --->   Operation 126 'sub' 'sub_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_r_load_3, i1 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i17 %shl_ln1273_1"   --->   Operation 128 'sext' 'sext_ln1273_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_1 = sub i23 %sub_ln1273, i23 %sext_ln1273_4"   --->   Operation 129 'sub' 'sub_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i23 %sub_ln1273_1"   --->   Operation 130 'sext' 'sext_ln813_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.93ns)   --->   "%add_ln1347_17 = add i24 %and_ln838_s, i24 %sext_ln813_2"   --->   Operation 131 'add' 'add_ln1347_17' <Predicate = (!icmp_ln14)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_17, i32 8, i32 23"   --->   Operation 132 'partselect' 'tmp_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%and_ln838_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0"   --->   Operation 133 'bitconcatenate' 'and_ln838_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_r_load_4, i5 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i21 %shl_ln1273_2"   --->   Operation 135 'sext' 'sext_ln1273_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2 = sub i22 0, i22 %sext_ln1273_5"   --->   Operation 136 'sub' 'sub_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_r_load_4, i1 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i17 %shl_ln1273_3"   --->   Operation 138 'sext' 'sext_ln1273_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_3 = sub i22 %sub_ln1273_2, i22 %sext_ln1273_6"   --->   Operation 139 'sub' 'sub_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i22 %sub_ln1273_3"   --->   Operation 140 'sext' 'sext_ln813_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.93ns)   --->   "%add_ln1347_18 = add i24 %and_ln838_14, i24 %sext_ln813_3"   --->   Operation 141 'add' 'add_ln1347_18' <Predicate = (!icmp_ln14)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_18, i32 8, i32 23"   --->   Operation 142 'partselect' 'tmp_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%and_ln838_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0"   --->   Operation 143 'bitconcatenate' 'and_ln838_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_19)   --->   "%mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131"   --->   Operation 144 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_19 = add i24 %mul_ln813_1, i24 %and_ln838_15"   --->   Operation 145 'add' 'add_ln1347_19' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_21)   --->   "%mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22"   --->   Operation 146 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i16 %input_r_load_9"   --->   Operation 147 'sext' 'sext_ln1273_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_23)   --->   "%mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43"   --->   Operation 148 'mul' 'mul_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.47>
ST_8 : Operation 149 [1/2] (1.23ns)   --->   "%input_r_load_10 = load i7 %input_r_addr_10"   --->   Operation 149 'load' 'input_r_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 150 [1/1] (0.77ns)   --->   "%add_ln1271_12 = add i7 %i_5, i7 13"   --->   Operation 150 'add' 'add_ln1271_12' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1271_13 = zext i7 %add_ln1271_12"   --->   Operation 151 'zext' 'zext_ln1271_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_13"   --->   Operation 152 'getelementptr' 'input_r_addr_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (1.23ns)   --->   "%input_r_load_13 = load i7 %input_r_addr_13"   --->   Operation 153 'load' 'input_r_load_13' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 154 [1/2] (1.23ns)   --->   "%input_r_load_14 = load i7 %input_r_addr_14"   --->   Operation 154 'load' 'input_r_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 155 [1/1] (0.77ns)   --->   "%add_ln1271_14 = add i7 %i_5, i7 15"   --->   Operation 155 'add' 'add_ln1271_14' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1271_15 = zext i7 %add_ln1271_14"   --->   Operation 156 'zext' 'zext_ln1271_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_15"   --->   Operation 157 'getelementptr' 'input_r_addr_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (1.23ns)   --->   "%input_r_load_15 = load i7 %input_r_addr_15"   --->   Operation 158 'load' 'input_r_load_15' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_19 = add i24 %mul_ln813_1, i24 %and_ln838_15"   --->   Operation 159 'add' 'add_ln1347_19' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_19, i32 8, i32 23"   --->   Operation 160 'partselect' 'tmp_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%and_ln838_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0"   --->   Operation 161 'bitconcatenate' 'and_ln838_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_r_load_6, i4 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1273_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i20 %shl_ln1273_4"   --->   Operation 163 'sext' 'sext_ln1273_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_6, i2 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1273_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i18 %shl_ln1273_5"   --->   Operation 165 'sext' 'sext_ln1273_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.89ns)   --->   "%add_ln1273 = add i21 %sext_ln1273_8, i21 %sext_ln1273_9"   --->   Operation 166 'add' 'add_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i21 %add_ln1273"   --->   Operation 167 'sext' 'sext_ln813_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.93ns)   --->   "%add_ln1347_20 = add i24 %and_ln838_16, i24 %sext_ln813_4"   --->   Operation 168 'add' 'add_ln1347_20' <Predicate = (!icmp_ln14)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_20, i32 8, i32 23"   --->   Operation 169 'partselect' 'tmp_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%and_ln838_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0"   --->   Operation 170 'bitconcatenate' 'and_ln838_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_21)   --->   "%mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22"   --->   Operation 171 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_21)   --->   "%sext_ln813_5 = sext i22 %mul_ln1273_2"   --->   Operation 172 'sext' 'sext_ln813_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 173 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_21 = add i24 %and_ln838_17, i24 %sext_ln813_5"   --->   Operation 173 'add' 'add_ln1347_21' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_23)   --->   "%mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43"   --->   Operation 174 'mul' 'mul_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i16 %input_r_load_11"   --->   Operation 175 'sext' 'sext_ln1273_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_25)   --->   "%mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556"   --->   Operation 176 'mul' 'mul_ln1273_4' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.28>
ST_9 : Operation 177 [1/2] (1.23ns)   --->   "%input_r_load_13 = load i7 %input_r_addr_13"   --->   Operation 177 'load' 'input_r_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_9 : Operation 178 [1/2] (1.23ns)   --->   "%input_r_load_15 = load i7 %input_r_addr_15"   --->   Operation 178 'load' 'input_r_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_9 : Operation 179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_21 = add i24 %and_ln838_17, i24 %sext_ln813_5"   --->   Operation 179 'add' 'add_ln1347_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_21, i32 8, i32 23"   --->   Operation 180 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%and_ln838_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0"   --->   Operation 181 'bitconcatenate' 'and_ln838_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_r_load_8, i4 0"   --->   Operation 182 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i20 %shl_ln1273_6"   --->   Operation 183 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_4 = sub i21 0, i21 %sext_ln1273_11"   --->   Operation 184 'sub' 'sub_ln1273_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_8, i2 0"   --->   Operation 185 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i18 %shl_ln1273_7"   --->   Operation 186 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_5 = sub i21 %sub_ln1273_4, i21 %sext_ln1273_12"   --->   Operation 187 'sub' 'sub_ln1273_5' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i21 %sub_ln1273_5"   --->   Operation 188 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.93ns)   --->   "%add_ln1347_22 = add i24 %and_ln838_18, i24 %sext_ln813_6"   --->   Operation 189 'add' 'add_ln1347_22' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_22, i32 8, i32 23"   --->   Operation 190 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%and_ln838_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0"   --->   Operation 191 'bitconcatenate' 'and_ln838_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_23)   --->   "%mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43"   --->   Operation 192 'mul' 'mul_ln1273_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_23)   --->   "%sext_ln813_7 = sext i23 %mul_ln1273_3"   --->   Operation 193 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_23 = add i24 %and_ln838_19, i24 %sext_ln813_7"   --->   Operation 194 'add' 'add_ln1347_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_25)   --->   "%mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556"   --->   Operation 195 'mul' 'mul_ln1273_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i16 %input_r_load_12"   --->   Operation 196 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_26)   --->   "%mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49"   --->   Operation 197 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.27>
ST_10 : Operation 198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_23 = add i24 %and_ln838_19, i24 %sext_ln813_7"   --->   Operation 198 'add' 'add_ln1347_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_23, i32 8, i32 23"   --->   Operation 199 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%and_ln838_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0"   --->   Operation 200 'bitconcatenate' 'and_ln838_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %input_r_load_10"   --->   Operation 201 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_r_load_10, i3 0"   --->   Operation 202 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i19 %shl_ln1273_8"   --->   Operation 203 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_6 = sub i20 0, i20 %sext_ln1273_15"   --->   Operation 204 'sub' 'sub_ln1273_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1273_7 = sub i20 %sub_ln1273_6, i20 %sext_ln1273_14"   --->   Operation 205 'sub' 'sub_ln1273_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i20 %sub_ln1273_7"   --->   Operation 206 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.93ns)   --->   "%add_ln1347_24 = add i24 %and_ln838_20, i24 %sext_ln813_8"   --->   Operation 207 'add' 'add_ln1347_24' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_24, i32 8, i32 23"   --->   Operation 208 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%and_ln838_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0"   --->   Operation 209 'bitconcatenate' 'and_ln838_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_25)   --->   "%mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556"   --->   Operation 210 'mul' 'mul_ln1273_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_25)   --->   "%sext_ln813_9 = sext i23 %mul_ln1273_4"   --->   Operation 211 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_25 = add i24 %and_ln838_21, i24 %sext_ln813_9"   --->   Operation 212 'add' 'add_ln1347_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_26)   --->   "%mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49"   --->   Operation 213 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i16 %input_r_load_14"   --->   Operation 214 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_28)   --->   "%mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571"   --->   Operation 215 'mul' 'mul_ln1273_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 216 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_25 = add i24 %and_ln838_21, i24 %sext_ln813_9"   --->   Operation 216 'add' 'add_ln1347_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_25, i32 8, i32 23"   --->   Operation 217 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%and_ln838_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0"   --->   Operation 218 'bitconcatenate' 'and_ln838_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_26)   --->   "%mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49"   --->   Operation 219 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_26)   --->   "%sext_ln813_10 = sext i23 %mul_ln1273_5"   --->   Operation 220 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_26 = add i24 %and_ln838_22, i24 %sext_ln813_10"   --->   Operation 221 'add' 'add_ln1347_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_28)   --->   "%mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571"   --->   Operation 222 'mul' 'mul_ln1273_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i16 %input_r_load_15"   --->   Operation 223 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_29)   --->   "%mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566"   --->   Operation 224 'mul' 'mul_ln1273_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 225 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_26 = add i24 %and_ln838_22, i24 %sext_ln813_10"   --->   Operation 225 'add' 'add_ln1347_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_26, i32 8, i32 23"   --->   Operation 226 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%and_ln838_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0"   --->   Operation 227 'bitconcatenate' 'and_ln838_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_r_load_13, i5 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i21 %shl_ln1273_9"   --->   Operation 229 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_8 = sub i22 0, i22 %sext_ln1273_18"   --->   Operation 230 'sub' 'sub_ln1273_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_13, i2 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i18 %shl_ln1273_s"   --->   Operation 232 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_9 = sub i22 %sub_ln1273_8, i22 %sext_ln1273_19"   --->   Operation 233 'sub' 'sub_ln1273_9' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i22 %sub_ln1273_9"   --->   Operation 234 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.93ns)   --->   "%add_ln1347_27 = add i24 %and_ln838_23, i24 %sext_ln813_11"   --->   Operation 235 'add' 'add_ln1347_27' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_27, i32 8, i32 23"   --->   Operation 236 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%and_ln838_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0"   --->   Operation 237 'bitconcatenate' 'and_ln838_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_28)   --->   "%mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571"   --->   Operation 238 'mul' 'mul_ln1273_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 239 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_28)   --->   "%sext_ln813_12 = sext i23 %mul_ln1273_6"   --->   Operation 239 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_28 = add i24 %and_ln838_24, i24 %sext_ln813_12"   --->   Operation 240 'add' 'add_ln1347_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 241 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_29)   --->   "%mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566"   --->   Operation 241 'mul' 'mul_ln1273_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 242 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_28 = add i24 %and_ln838_24, i24 %sext_ln813_12"   --->   Operation 242 'add' 'add_ln1347_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_28, i32 8, i32 23"   --->   Operation 243 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%and_ln838_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0"   --->   Operation 244 'bitconcatenate' 'and_ln838_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_29)   --->   "%mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566"   --->   Operation 245 'mul' 'mul_ln1273_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 246 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_29)   --->   "%sext_ln813_13 = sext i23 %mul_ln1273_7"   --->   Operation 246 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_29 = add i24 %and_ln838_25, i24 %sext_ln813_13"   --->   Operation 247 'add' 'add_ln1347_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [vitis_test/nnet/core.cpp:14]   --->   Operation 248 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_29 = add i24 %and_ln838_25, i24 %sext_ln813_13"   --->   Operation 249 'add' 'add_ln1347_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_29, i32 8, i32 23"   --->   Operation 250 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i15 %output_r, i64 0, i64 %trunc_ln18_cast"   --->   Operation 251 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln1347_29, i32 8, i32 22"   --->   Operation 252 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.85ns)   --->   "%add_ln813 = add i16 %trunc_ln818_2, i16 65519"   --->   Operation 253 'add' 'add_ln813' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.84ns)   --->   "%add_ln1649 = add i15 %trunc_ln3, i15 32751"   --->   Operation 254 'add' 'add_ln1649' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (1.10ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %add_ln813, i16 0"   --->   Operation 255 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.29ns)   --->   "%select_ln9 = select i1 %icmp_ln1649, i15 %add_ln1649, i15 0" [vitis_test/nnet/core.cpp:9]   --->   Operation 256 'select' 'select_ln9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln20 = store i15 %select_ln9, i7 %output_addr" [vitis_test/nnet/core.cpp:20]   --->   Operation 257 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 105> <RAM>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_15_2" [vitis_test/nnet/core.cpp:14]   --->   Operation 258 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
store_ln14        (store            ) [ 000000000000000]
br_ln14           (br               ) [ 000000000000000]
i_5               (load             ) [ 001111111000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln14         (icmp             ) [ 011111111000000]
empty             (speclooptripcount) [ 000000000000000]
add_ln1271        (add              ) [ 000000000000000]
br_ln14           (br               ) [ 000000000000000]
trunc_ln18_cast   (zext             ) [ 011111111111111]
input_r_addr      (getelementptr    ) [ 001000000000000]
zext_ln1271_1     (zext             ) [ 000000000000000]
input_r_addr_1    (getelementptr    ) [ 001000000000000]
store_ln14        (store            ) [ 000000000000000]
input_r_load      (load             ) [ 000000000000000]
input_r_load_1    (load             ) [ 000100000000000]
add_ln1271_1      (add              ) [ 000000000000000]
zext_ln1271_2     (zext             ) [ 000000000000000]
input_r_addr_2    (getelementptr    ) [ 000100000000000]
add_ln1271_4      (add              ) [ 000000000000000]
zext_ln1271_5     (zext             ) [ 000000000000000]
input_r_addr_5    (getelementptr    ) [ 000100000000000]
sext_ln1273       (sext             ) [ 000111000000000]
input_r_load_2    (load             ) [ 000010000000000]
add_ln1271_2      (add              ) [ 000000000000000]
zext_ln1271_3     (zext             ) [ 000000000000000]
input_r_addr_3    (getelementptr    ) [ 000010000000000]
input_r_load_5    (load             ) [ 000011000000000]
add_ln1271_6      (add              ) [ 000000000000000]
zext_ln1271_7     (zext             ) [ 000000000000000]
input_r_addr_7    (getelementptr    ) [ 000010000000000]
sext_ln1273_1     (sext             ) [ 000011000000000]
input_r_load_3    (load             ) [ 000001110000000]
add_ln1271_3      (add              ) [ 000000000000000]
zext_ln1271_4     (zext             ) [ 000000000000000]
input_r_addr_4    (getelementptr    ) [ 000001000000000]
input_r_load_7    (load             ) [ 000001100000000]
add_ln1271_8      (add              ) [ 000000000000000]
zext_ln1271_9     (zext             ) [ 000000000000000]
input_r_addr_9    (getelementptr    ) [ 000001000000000]
sext_ln1273_2     (sext             ) [ 000001100000000]
input_r_load_4    (load             ) [ 000000110000000]
add_ln1271_5      (add              ) [ 000000000000000]
zext_ln1271_6     (zext             ) [ 000000000000000]
input_r_addr_6    (getelementptr    ) [ 000000100000000]
input_r_load_9    (load             ) [ 000000110000000]
add_ln1271_10     (add              ) [ 000000000000000]
zext_ln1271_11    (zext             ) [ 000000000000000]
input_r_addr_11   (getelementptr    ) [ 000000100000000]
mul_ln1273        (mul              ) [ 000000000000000]
trunc_ln          (partselect       ) [ 000000000000000]
mul_ln813         (mul              ) [ 000000100000000]
tmp               (bitconcatenate   ) [ 000000000000000]
sext_ln838        (sext             ) [ 000000100000000]
sext_ln1273_7     (sext             ) [ 000000110000000]
input_r_load_6    (load             ) [ 000000011000000]
add_ln1271_7      (add              ) [ 000000000000000]
zext_ln1271_8     (zext             ) [ 000000000000000]
input_r_addr_8    (getelementptr    ) [ 000000010000000]
input_r_load_11   (load             ) [ 000000011000000]
add_ln1271_11     (add              ) [ 000000000000000]
zext_ln1271_12    (zext             ) [ 000000000000000]
input_r_addr_12   (getelementptr    ) [ 000000010000000]
add_ln1347        (add              ) [ 000000000000000]
tmp_s             (partselect       ) [ 000000000000000]
and_ln            (bitconcatenate   ) [ 000000010000000]
mul_ln1273_1      (mul              ) [ 000000000000000]
sext_ln813        (sext             ) [ 000000010000000]
sext_ln1273_10    (sext             ) [ 000000011000000]
input_r_load_8    (load             ) [ 010000001100000]
add_ln1271_9      (add              ) [ 000000000000000]
zext_ln1271_10    (zext             ) [ 000000000000000]
input_r_addr_10   (getelementptr    ) [ 000000001000000]
input_r_load_12   (load             ) [ 010000001100000]
add_ln1271_13     (add              ) [ 000000000000000]
zext_ln1271_14    (zext             ) [ 000000000000000]
input_r_addr_14   (getelementptr    ) [ 000000001000000]
add_ln1347_16     (add              ) [ 000000000000000]
tmp_26            (partselect       ) [ 000000000000000]
and_ln838_s       (bitconcatenate   ) [ 000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000]
sext_ln1273_3     (sext             ) [ 000000000000000]
sub_ln1273        (sub              ) [ 000000000000000]
shl_ln1273_1      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_4     (sext             ) [ 000000000000000]
sub_ln1273_1      (sub              ) [ 000000000000000]
sext_ln813_2      (sext             ) [ 000000000000000]
add_ln1347_17     (add              ) [ 000000000000000]
tmp_27            (partselect       ) [ 000000000000000]
and_ln838_14      (bitconcatenate   ) [ 000000000000000]
shl_ln1273_2      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_5     (sext             ) [ 000000000000000]
sub_ln1273_2      (sub              ) [ 000000000000000]
shl_ln1273_3      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_6     (sext             ) [ 000000000000000]
sub_ln1273_3      (sub              ) [ 000000000000000]
sext_ln813_3      (sext             ) [ 000000000000000]
add_ln1347_18     (add              ) [ 000000000000000]
tmp_28            (partselect       ) [ 000000000000000]
and_ln838_15      (bitconcatenate   ) [ 000000001000000]
mul_ln813_1       (mul              ) [ 000000001000000]
sext_ln1273_13    (sext             ) [ 010000001100000]
input_r_load_10   (load             ) [ 011000000110000]
add_ln1271_12     (add              ) [ 000000000000000]
zext_ln1271_13    (zext             ) [ 000000000000000]
input_r_addr_13   (getelementptr    ) [ 010000000100000]
input_r_load_14   (load             ) [ 011000000110000]
add_ln1271_14     (add              ) [ 000000000000000]
zext_ln1271_15    (zext             ) [ 000000000000000]
input_r_addr_15   (getelementptr    ) [ 010000000100000]
add_ln1347_19     (add              ) [ 000000000000000]
tmp_29            (partselect       ) [ 000000000000000]
and_ln838_16      (bitconcatenate   ) [ 000000000000000]
shl_ln1273_4      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_8     (sext             ) [ 000000000000000]
shl_ln1273_5      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_9     (sext             ) [ 000000000000000]
add_ln1273        (add              ) [ 000000000000000]
sext_ln813_4      (sext             ) [ 000000000000000]
add_ln1347_20     (add              ) [ 000000000000000]
tmp_30            (partselect       ) [ 000000000000000]
and_ln838_17      (bitconcatenate   ) [ 010000000100000]
mul_ln1273_2      (mul              ) [ 000000000000000]
sext_ln813_5      (sext             ) [ 010000000100000]
sext_ln1273_16    (sext             ) [ 011000000110000]
input_r_load_13   (load             ) [ 001110000011100]
input_r_load_15   (load             ) [ 001100000011000]
add_ln1347_21     (add              ) [ 000000000000000]
tmp_31            (partselect       ) [ 000000000000000]
and_ln838_18      (bitconcatenate   ) [ 000000000000000]
shl_ln1273_6      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_11    (sext             ) [ 000000000000000]
sub_ln1273_4      (sub              ) [ 000000000000000]
shl_ln1273_7      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_12    (sext             ) [ 000000000000000]
sub_ln1273_5      (sub              ) [ 000000000000000]
sext_ln813_6      (sext             ) [ 000000000000000]
add_ln1347_22     (add              ) [ 000000000000000]
tmp_32            (partselect       ) [ 000000000000000]
and_ln838_19      (bitconcatenate   ) [ 001000000010000]
mul_ln1273_3      (mul              ) [ 000000000000000]
sext_ln813_7      (sext             ) [ 001000000010000]
sext_ln1273_17    (sext             ) [ 001100000011000]
add_ln1347_23     (add              ) [ 000000000000000]
tmp_33            (partselect       ) [ 000000000000000]
and_ln838_20      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_14    (sext             ) [ 000000000000000]
shl_ln1273_8      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_15    (sext             ) [ 000000000000000]
sub_ln1273_6      (sub              ) [ 000000000000000]
sub_ln1273_7      (sub              ) [ 000000000000000]
sext_ln813_8      (sext             ) [ 000000000000000]
add_ln1347_24     (add              ) [ 000000000000000]
tmp_34            (partselect       ) [ 000000000000000]
and_ln838_21      (bitconcatenate   ) [ 000100000001000]
mul_ln1273_4      (mul              ) [ 000000000000000]
sext_ln813_9      (sext             ) [ 000100000001000]
sext_ln1273_20    (sext             ) [ 000110000001100]
add_ln1347_25     (add              ) [ 000000000000000]
tmp_35            (partselect       ) [ 000000000000000]
and_ln838_22      (bitconcatenate   ) [ 000010000000100]
mul_ln1273_5      (mul              ) [ 000000000000000]
sext_ln813_10     (sext             ) [ 000010000000100]
sext_ln1273_21    (sext             ) [ 000011000000110]
add_ln1347_26     (add              ) [ 000000000000000]
tmp_36            (partselect       ) [ 000000000000000]
and_ln838_23      (bitconcatenate   ) [ 000000000000000]
shl_ln1273_9      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_18    (sext             ) [ 000000000000000]
sub_ln1273_8      (sub              ) [ 000000000000000]
shl_ln1273_s      (bitconcatenate   ) [ 000000000000000]
sext_ln1273_19    (sext             ) [ 000000000000000]
sub_ln1273_9      (sub              ) [ 000000000000000]
sext_ln813_11     (sext             ) [ 000000000000000]
add_ln1347_27     (add              ) [ 000000000000000]
tmp_37            (partselect       ) [ 000000000000000]
and_ln838_24      (bitconcatenate   ) [ 000001000000010]
mul_ln1273_6      (mul              ) [ 000000000000000]
sext_ln813_12     (sext             ) [ 000001000000010]
add_ln1347_28     (add              ) [ 000000000000000]
tmp_38            (partselect       ) [ 000000000000000]
and_ln838_25      (bitconcatenate   ) [ 000000100000001]
mul_ln1273_7      (mul              ) [ 000000000000000]
sext_ln813_13     (sext             ) [ 000000100000001]
specloopname_ln14 (specloopname     ) [ 000000000000000]
add_ln1347_29     (add              ) [ 000000000000000]
trunc_ln818_2     (partselect       ) [ 000000000000000]
output_addr       (getelementptr    ) [ 000000000000000]
trunc_ln3         (partselect       ) [ 000000000000000]
add_ln813         (add              ) [ 000000000000000]
add_ln1649        (add              ) [ 000000000000000]
icmp_ln1649       (icmp             ) [ 000000000000000]
select_ln9        (select           ) [ 000000000000000]
store_ln20        (store            ) [ 000000000000000]
br_ln14           (br               ) [ 000000000000000]
ret_ln23          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_r_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="16" slack="1"/>
<pin id="161" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 input_r_load_1/1 input_r_load_2/2 input_r_load_5/2 input_r_load_3/3 input_r_load_7/3 input_r_load_4/4 input_r_load_9/4 input_r_load_6/5 input_r_load_11/5 input_r_load_8/6 input_r_load_12/6 input_r_load_10/7 input_r_load_14/7 input_r_load_13/8 input_r_load_15/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="input_r_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="input_r_addr_2_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="input_r_addr_5_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="input_r_addr_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="input_r_addr_7_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_7/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="input_r_addr_4_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_4/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="input_r_addr_9_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_9/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="input_r_addr_6_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_6/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="input_r_addr_11_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_11/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="input_r_addr_8_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_8/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="input_r_addr_12_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_12/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_r_addr_10_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_10/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="input_r_addr_14_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_14/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_r_addr_13_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_13/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="input_r_addr_15_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_15/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="output_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="13"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln20_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="15" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/14 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_1 input_r_load_2 input_r_load_3 input_r_load_8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="2"/>
<pin id="303" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_5 input_r_load_4 input_r_load_12 input_r_load_15 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="2"/>
<pin id="308" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_7 input_r_load_6 input_r_load_10 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2"/>
<pin id="313" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_9 input_r_load_14 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="2"/>
<pin id="317" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_11 input_r_load_13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln14_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_5_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln14_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln1271_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln18_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln18_cast/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln1271_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln14_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln1271_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="1"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln1271_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln1271_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="1"/>
<pin id="367" dir="0" index="1" bw="4" slack="0"/>
<pin id="368" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_4/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln1271_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_5/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1273_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln1271_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="2"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_2/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln1271_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln1271_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="2"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_6/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1271_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_7/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln1273_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln1271_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="3"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_3/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln1271_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln1271_8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="3"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_8/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln1271_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_9/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln1273_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="1"/>
<pin id="425" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln1271_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="4"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_5/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln1271_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_6/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln1271_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="4"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_10/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln1271_11_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_11/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="0"/>
<pin id="449" dir="0" index="1" bw="22" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="22" slack="0"/>
<pin id="458" dir="0" index="1" bw="14" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln838_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="22" slack="0"/>
<pin id="466" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln838/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln1273_7_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="2"/>
<pin id="470" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_7/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln1271_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="5"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_7/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln1271_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_8/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln1271_11_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="5"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_11/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln1271_12_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_12/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_s_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="24" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="24" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln1273_10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="2"/>
<pin id="511" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_10/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln1271_9_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="6"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_9/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln1271_10_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_10/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln1271_13_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="6"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_13/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1271_14_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_14/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_26_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="24" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln838_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="24" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_s/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="22" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="3"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln1273_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="22" slack="0"/>
<pin id="560" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sub_ln1273_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="22" slack="0"/>
<pin id="565" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="shl_ln1273_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="17" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="3"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1273_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="17" slack="0"/>
<pin id="578" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sub_ln1273_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="23" slack="0"/>
<pin id="582" dir="0" index="1" bw="17" slack="0"/>
<pin id="583" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_1/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln813_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="23" slack="0"/>
<pin id="588" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_2/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln1347_17_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="24" slack="0"/>
<pin id="592" dir="0" index="1" bw="23" slack="0"/>
<pin id="593" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_17/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_27_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="24" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="0" index="3" bw="6" slack="0"/>
<pin id="601" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln838_14_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="24" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_14/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln1273_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="21" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="2"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_2/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln1273_5_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="21" slack="0"/>
<pin id="624" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln1273_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="21" slack="0"/>
<pin id="629" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_2/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="shl_ln1273_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="17" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="2"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_3/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln1273_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="17" slack="0"/>
<pin id="642" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_6/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln1273_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="22" slack="0"/>
<pin id="646" dir="0" index="1" bw="17" slack="0"/>
<pin id="647" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_3/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln813_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="22" slack="0"/>
<pin id="652" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_3/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln1347_18_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="24" slack="0"/>
<pin id="656" dir="0" index="1" bw="22" slack="0"/>
<pin id="657" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_18/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_28_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="0" index="1" bw="24" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="6" slack="0"/>
<pin id="665" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln838_15_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="24" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_15/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln1273_13_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="2"/>
<pin id="680" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_13/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln1271_12_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="7"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_12/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln1271_13_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_13/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln1271_14_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="7"/>
<pin id="694" dir="0" index="1" bw="5" slack="0"/>
<pin id="695" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_14/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln1271_15_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_15/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_29_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="0" index="1" bw="24" slack="0"/>
<pin id="705" dir="0" index="2" bw="5" slack="0"/>
<pin id="706" dir="0" index="3" bw="6" slack="0"/>
<pin id="707" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="and_ln838_16_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="24" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_16/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="shl_ln1273_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="20" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="2"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_4/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sext_ln1273_8_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="20" slack="0"/>
<pin id="729" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_8/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="shl_ln1273_5_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="18" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="2"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_5/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln1273_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="18" slack="0"/>
<pin id="741" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln1273_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="20" slack="0"/>
<pin id="745" dir="0" index="1" bw="18" slack="0"/>
<pin id="746" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln813_4_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="21" slack="0"/>
<pin id="751" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_4/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln1347_20_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="24" slack="0"/>
<pin id="755" dir="0" index="1" bw="21" slack="0"/>
<pin id="756" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_20/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_30_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="0" index="1" bw="24" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="and_ln838_17_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="24" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_17/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln1273_16_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="2"/>
<pin id="779" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_16/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_31_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="0" index="1" bw="24" slack="0"/>
<pin id="784" dir="0" index="2" bw="5" slack="0"/>
<pin id="785" dir="0" index="3" bw="6" slack="0"/>
<pin id="786" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln838_18_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="24" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_18/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="shl_ln1273_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="20" slack="0"/>
<pin id="800" dir="0" index="1" bw="16" slack="2"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_6/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1273_11_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="20" slack="0"/>
<pin id="808" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_11/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sub_ln1273_4_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="20" slack="0"/>
<pin id="813" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_4/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="shl_ln1273_7_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="18" slack="0"/>
<pin id="818" dir="0" index="1" bw="16" slack="2"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_7/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln1273_12_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="18" slack="0"/>
<pin id="826" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_12/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sub_ln1273_5_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="21" slack="0"/>
<pin id="830" dir="0" index="1" bw="18" slack="0"/>
<pin id="831" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_5/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln813_6_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="21" slack="0"/>
<pin id="836" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_6/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln1347_22_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="0"/>
<pin id="840" dir="0" index="1" bw="21" slack="0"/>
<pin id="841" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_22/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_32_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="0"/>
<pin id="846" dir="0" index="1" bw="24" slack="0"/>
<pin id="847" dir="0" index="2" bw="5" slack="0"/>
<pin id="848" dir="0" index="3" bw="6" slack="0"/>
<pin id="849" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="and_ln838_19_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="24" slack="0"/>
<pin id="856" dir="0" index="1" bw="16" slack="0"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_19/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln1273_17_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="2"/>
<pin id="864" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_17/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_33_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="24" slack="0"/>
<pin id="869" dir="0" index="2" bw="5" slack="0"/>
<pin id="870" dir="0" index="3" bw="6" slack="0"/>
<pin id="871" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="and_ln838_20_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="24" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_20/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sext_ln1273_14_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="2"/>
<pin id="885" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_14/10 "/>
</bind>
</comp>

<comp id="887" class="1004" name="shl_ln1273_8_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="19" slack="0"/>
<pin id="889" dir="0" index="1" bw="16" slack="2"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_8/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1273_15_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="19" slack="0"/>
<pin id="897" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_15/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sub_ln1273_6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="19" slack="0"/>
<pin id="902" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_6/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sub_ln1273_7_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="20" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_7/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln813_8_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="20" slack="0"/>
<pin id="913" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_8/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln1347_24_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="24" slack="0"/>
<pin id="917" dir="0" index="1" bw="20" slack="0"/>
<pin id="918" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_24/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_34_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="0" index="1" bw="24" slack="0"/>
<pin id="924" dir="0" index="2" bw="5" slack="0"/>
<pin id="925" dir="0" index="3" bw="6" slack="0"/>
<pin id="926" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="and_ln838_21_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="24" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="0" index="2" bw="1" slack="0"/>
<pin id="935" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_21/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sext_ln1273_20_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="2"/>
<pin id="941" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_20/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_35_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="0"/>
<pin id="945" dir="0" index="1" bw="24" slack="0"/>
<pin id="946" dir="0" index="2" bw="5" slack="0"/>
<pin id="947" dir="0" index="3" bw="6" slack="0"/>
<pin id="948" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="952" class="1004" name="and_ln838_22_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="24" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="0"/>
<pin id="955" dir="0" index="2" bw="1" slack="0"/>
<pin id="956" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_22/11 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln1273_21_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="2"/>
<pin id="962" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_21/11 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_36_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="0"/>
<pin id="966" dir="0" index="1" bw="24" slack="0"/>
<pin id="967" dir="0" index="2" bw="5" slack="0"/>
<pin id="968" dir="0" index="3" bw="6" slack="0"/>
<pin id="969" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="and_ln838_23_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="24" slack="0"/>
<pin id="975" dir="0" index="1" bw="16" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_23/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="shl_ln1273_9_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="21" slack="0"/>
<pin id="983" dir="0" index="1" bw="16" slack="3"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_9/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln1273_18_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="21" slack="0"/>
<pin id="991" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_18/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sub_ln1273_8_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="21" slack="0"/>
<pin id="996" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_8/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="shl_ln1273_s_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="18" slack="0"/>
<pin id="1001" dir="0" index="1" bw="16" slack="3"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/12 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sext_ln1273_19_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="18" slack="0"/>
<pin id="1009" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_19/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sub_ln1273_9_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="22" slack="0"/>
<pin id="1013" dir="0" index="1" bw="18" slack="0"/>
<pin id="1014" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273_9/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln813_11_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="22" slack="0"/>
<pin id="1019" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_11/12 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln1347_27_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="24" slack="0"/>
<pin id="1023" dir="0" index="1" bw="22" slack="0"/>
<pin id="1024" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_27/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_37_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="0"/>
<pin id="1029" dir="0" index="1" bw="24" slack="0"/>
<pin id="1030" dir="0" index="2" bw="5" slack="0"/>
<pin id="1031" dir="0" index="3" bw="6" slack="0"/>
<pin id="1032" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="and_ln838_24_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="24" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_24/12 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_38_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="0" index="1" bw="24" slack="0"/>
<pin id="1048" dir="0" index="2" bw="5" slack="0"/>
<pin id="1049" dir="0" index="3" bw="6" slack="0"/>
<pin id="1050" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/13 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="and_ln838_25_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="24" slack="0"/>
<pin id="1056" dir="0" index="1" bw="16" slack="0"/>
<pin id="1057" dir="0" index="2" bw="1" slack="0"/>
<pin id="1058" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_25/13 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln818_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="0" index="1" bw="24" slack="0"/>
<pin id="1065" dir="0" index="2" bw="5" slack="0"/>
<pin id="1066" dir="0" index="3" bw="6" slack="0"/>
<pin id="1067" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="trunc_ln3_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="15" slack="0"/>
<pin id="1073" dir="0" index="1" bw="24" slack="0"/>
<pin id="1074" dir="0" index="2" bw="5" slack="0"/>
<pin id="1075" dir="0" index="3" bw="6" slack="0"/>
<pin id="1076" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/14 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln813_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="0"/>
<pin id="1082" dir="0" index="1" bw="6" slack="0"/>
<pin id="1083" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/14 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln1649_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="15" slack="0"/>
<pin id="1088" dir="0" index="1" bw="6" slack="0"/>
<pin id="1089" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1649/14 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="icmp_ln1649_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/14 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="select_ln9_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="15" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/14 "/>
</bind>
</comp>

<comp id="1107" class="1007" name="grp_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="0"/>
<pin id="1109" dir="0" index="1" bw="5" slack="0"/>
<pin id="1110" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273/2 "/>
</bind>
</comp>

<comp id="1114" class="1007" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="0" index="1" bw="7" slack="0"/>
<pin id="1117" dir="0" index="2" bw="22" slack="0"/>
<pin id="1118" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813/3 add_ln1347/5 "/>
</bind>
</comp>

<comp id="1123" class="1007" name="grp_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="0" index="1" bw="7" slack="0"/>
<pin id="1126" dir="0" index="2" bw="24" slack="0"/>
<pin id="1127" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_1/4 sext_ln813/6 add_ln1347_16/6 "/>
</bind>
</comp>

<comp id="1132" class="1007" name="grp_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="0"/>
<pin id="1135" dir="0" index="2" bw="24" slack="0"/>
<pin id="1136" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_1/5 add_ln1347_19/7 "/>
</bind>
</comp>

<comp id="1141" class="1007" name="grp_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="5" slack="0"/>
<pin id="1144" dir="0" index="2" bw="24" slack="0"/>
<pin id="1145" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_2/6 sext_ln813_5/8 add_ln1347_21/8 "/>
</bind>
</comp>

<comp id="1150" class="1007" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="0"/>
<pin id="1152" dir="0" index="1" bw="6" slack="0"/>
<pin id="1153" dir="0" index="2" bw="24" slack="0"/>
<pin id="1154" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_3/7 sext_ln813_7/9 add_ln1347_23/9 "/>
</bind>
</comp>

<comp id="1159" class="1007" name="grp_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="0"/>
<pin id="1161" dir="0" index="1" bw="7" slack="0"/>
<pin id="1162" dir="0" index="2" bw="24" slack="0"/>
<pin id="1163" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_4/8 sext_ln813_9/10 add_ln1347_25/10 "/>
</bind>
</comp>

<comp id="1168" class="1007" name="grp_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="0"/>
<pin id="1170" dir="0" index="1" bw="6" slack="0"/>
<pin id="1171" dir="0" index="2" bw="24" slack="0"/>
<pin id="1172" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_5/9 sext_ln813_10/11 add_ln1347_26/11 "/>
</bind>
</comp>

<comp id="1177" class="1007" name="grp_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="0"/>
<pin id="1179" dir="0" index="1" bw="7" slack="0"/>
<pin id="1180" dir="0" index="2" bw="24" slack="0"/>
<pin id="1181" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_6/10 sext_ln813_12/12 add_ln1347_28/12 "/>
</bind>
</comp>

<comp id="1186" class="1007" name="grp_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="0"/>
<pin id="1188" dir="0" index="1" bw="7" slack="0"/>
<pin id="1189" dir="0" index="2" bw="24" slack="0"/>
<pin id="1190" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1273_7/11 sext_ln813_13/13 add_ln1347_29/13 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="i_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="7" slack="0"/>
<pin id="1198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1203" class="1005" name="i_5_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="7" slack="1"/>
<pin id="1205" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="icmp_ln14_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="1"/>
<pin id="1223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="trunc_ln18_cast_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="13"/>
<pin id="1227" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln18_cast "/>
</bind>
</comp>

<comp id="1230" class="1005" name="input_r_addr_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="7" slack="1"/>
<pin id="1232" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="1235" class="1005" name="input_r_addr_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="7" slack="1"/>
<pin id="1237" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="input_r_addr_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="7" slack="1"/>
<pin id="1242" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="input_r_addr_5_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="7" slack="1"/>
<pin id="1247" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_5 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="sext_ln1273_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="22" slack="1"/>
<pin id="1252" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="input_r_addr_3_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="7" slack="1"/>
<pin id="1257" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="input_r_addr_7_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="1"/>
<pin id="1262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_7 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="sext_ln1273_1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="24" slack="1"/>
<pin id="1267" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="input_r_addr_4_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="7" slack="1"/>
<pin id="1272" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_4 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="input_r_addr_9_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="7" slack="1"/>
<pin id="1277" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_9 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="sext_ln1273_2_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="23" slack="1"/>
<pin id="1282" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="input_r_addr_6_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="7" slack="1"/>
<pin id="1287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_6 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="input_r_addr_11_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="7" slack="1"/>
<pin id="1292" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_11 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="sext_ln838_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="24" slack="1"/>
<pin id="1297" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln838 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="sext_ln1273_7_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="24" slack="1"/>
<pin id="1302" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_7 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="input_r_addr_8_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="7" slack="1"/>
<pin id="1307" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_8 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="input_r_addr_12_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="7" slack="1"/>
<pin id="1312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_12 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="and_ln_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="24" slack="1"/>
<pin id="1317" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="1320" class="1005" name="sext_ln1273_10_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="22" slack="1"/>
<pin id="1322" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_10 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="input_r_addr_10_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="7" slack="1"/>
<pin id="1327" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_10 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="input_r_addr_14_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="7" slack="1"/>
<pin id="1332" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_14 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="and_ln838_15_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="24" slack="1"/>
<pin id="1337" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_15 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="sext_ln1273_13_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="23" slack="1"/>
<pin id="1342" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_13 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="input_r_addr_13_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="7" slack="1"/>
<pin id="1347" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_13 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="input_r_addr_15_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="7" slack="1"/>
<pin id="1352" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_15 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="and_ln838_17_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="24" slack="1"/>
<pin id="1357" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_17 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="sext_ln1273_16_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="23" slack="1"/>
<pin id="1362" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_16 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="and_ln838_19_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="24" slack="1"/>
<pin id="1367" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_19 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="sext_ln1273_17_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="23" slack="1"/>
<pin id="1372" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_17 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="and_ln838_21_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="24" slack="1"/>
<pin id="1377" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_21 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="sext_ln1273_20_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="23" slack="1"/>
<pin id="1382" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_20 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="and_ln838_22_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="24" slack="1"/>
<pin id="1387" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_22 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="sext_ln1273_21_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="23" slack="1"/>
<pin id="1392" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_21 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="and_ln838_24_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="24" slack="1"/>
<pin id="1397" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_24 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="and_ln838_25_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="24" slack="1"/>
<pin id="1402" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="288"><net_src comp="2" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="153" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="153" pin="7"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="153" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="153" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="153" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="153" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="153" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="153" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="153" pin="7"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="325" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="348"><net_src comp="334" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="354"><net_src comp="334" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="378"><net_src comp="153" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="402"><net_src comp="296" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="426"><net_src comp="296" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="447" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="62" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="301" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="486"><net_src comp="68" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="72" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="74" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="492" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="306" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="533" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="62" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="80" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="296" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="82" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="86" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="296" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="88" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="562" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="542" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="70" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="56" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="596" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="62" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="90" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="301" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="92" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="94" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="86" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="301" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="88" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="626" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="606" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="70" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="56" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="74" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="660" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="62" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="311" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="98" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="696"><net_src comp="100" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="56" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="710"><net_src comp="72" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="716"><net_src comp="74" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="702" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="62" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="102" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="306" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="104" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="106" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="306" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="108" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="727" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="711" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="70" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="56" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="72" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="774"><net_src comp="74" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="759" pin="4"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="62" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="315" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="787"><net_src comp="70" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="56" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="789"><net_src comp="72" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="74" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="781" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="102" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="296" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="104" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="112" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="106" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="296" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="108" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="810" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="790" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="850"><net_src comp="70" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="56" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="72" pin="0"/><net_sink comp="844" pin=3"/></net>

<net id="859"><net_src comp="74" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="844" pin="4"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="62" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="865"><net_src comp="301" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="70" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="56" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="874"><net_src comp="72" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="880"><net_src comp="74" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="866" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="62" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="886"><net_src comp="306" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="116" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="306" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="118" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="898"><net_src comp="887" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="120" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="895" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="883" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="875" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="927"><net_src comp="70" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="915" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="56" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="72" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="936"><net_src comp="74" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="921" pin="4"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="62" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="942"><net_src comp="311" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="949"><net_src comp="70" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="56" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="951"><net_src comp="72" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="957"><net_src comp="74" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="943" pin="4"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="62" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="963"><net_src comp="301" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="970"><net_src comp="70" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="56" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="972"><net_src comp="72" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="978"><net_src comp="74" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="964" pin="4"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="62" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="986"><net_src comp="90" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="315" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="92" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="981" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="94" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1004"><net_src comp="106" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="315" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="108" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1010"><net_src comp="999" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="993" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="973" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1033"><net_src comp="70" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="56" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="72" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1042"><net_src comp="74" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1027" pin="4"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="62" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1051"><net_src comp="70" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="56" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1053"><net_src comp="72" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1059"><net_src comp="74" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="1045" pin="4"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="62" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1068"><net_src comp="70" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="56" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1070"><net_src comp="72" pin="0"/><net_sink comp="1062" pin=3"/></net>

<net id="1077"><net_src comp="130" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="56" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1079"><net_src comp="132" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1084"><net_src comp="1062" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="134" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1071" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="136" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1080" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="138" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="1086" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="140" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="1098" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="1111"><net_src comp="375" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="36" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="1119"><net_src comp="399" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="42" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="464" pin="1"/><net_sink comp="1114" pin=2"/></net>

<net id="1122"><net_src comp="1114" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="1128"><net_src comp="423" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="48" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1130"><net_src comp="501" pin="3"/><net_sink comp="1123" pin=2"/></net>

<net id="1131"><net_src comp="1123" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="1137"><net_src comp="468" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="64" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="670" pin="3"/><net_sink comp="1132" pin=2"/></net>

<net id="1140"><net_src comp="1132" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="1146"><net_src comp="509" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="36" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="769" pin="3"/><net_sink comp="1141" pin=2"/></net>

<net id="1149"><net_src comp="1141" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="1155"><net_src comp="678" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="96" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="854" pin="3"/><net_sink comp="1150" pin=2"/></net>

<net id="1158"><net_src comp="1150" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="1164"><net_src comp="777" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="110" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="931" pin="3"/><net_sink comp="1159" pin=2"/></net>

<net id="1167"><net_src comp="1159" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="1173"><net_src comp="862" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="114" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="952" pin="3"/><net_sink comp="1168" pin=2"/></net>

<net id="1176"><net_src comp="1168" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="1182"><net_src comp="939" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="122" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1037" pin="3"/><net_sink comp="1177" pin=2"/></net>

<net id="1185"><net_src comp="1177" pin="3"/><net_sink comp="1045" pin=1"/></net>

<net id="1191"><net_src comp="960" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="124" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="1054" pin="3"/><net_sink comp="1186" pin=2"/></net>

<net id="1194"><net_src comp="1186" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1195"><net_src comp="1186" pin="3"/><net_sink comp="1071" pin=1"/></net>

<net id="1199"><net_src comp="142" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1202"><net_src comp="1196" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1206"><net_src comp="325" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1210"><net_src comp="1203" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1211"><net_src comp="1203" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1212"><net_src comp="1203" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1213"><net_src comp="1203" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1214"><net_src comp="1203" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1215"><net_src comp="1203" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1216"><net_src comp="1203" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1217"><net_src comp="1203" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1218"><net_src comp="1203" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1219"><net_src comp="1203" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1220"><net_src comp="1203" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1224"><net_src comp="328" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="340" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1233"><net_src comp="146" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1238"><net_src comp="163" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1243"><net_src comp="171" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1248"><net_src comp="179" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1253"><net_src comp="375" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1258"><net_src comp="187" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1263"><net_src comp="195" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1268"><net_src comp="399" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1273"><net_src comp="203" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1278"><net_src comp="211" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1283"><net_src comp="423" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1288"><net_src comp="219" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1293"><net_src comp="227" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1298"><net_src comp="464" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1303"><net_src comp="468" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1308"><net_src comp="235" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1313"><net_src comp="243" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1318"><net_src comp="501" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1323"><net_src comp="509" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1328"><net_src comp="251" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1333"><net_src comp="259" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1338"><net_src comp="670" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1343"><net_src comp="678" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1348"><net_src comp="267" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1353"><net_src comp="275" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1358"><net_src comp="769" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1363"><net_src comp="777" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1368"><net_src comp="854" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1373"><net_src comp="862" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1378"><net_src comp="931" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1383"><net_src comp="939" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1388"><net_src comp="952" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1393"><net_src comp="960" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1398"><net_src comp="1037" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1403"><net_src comp="1054" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
 - Input state : 
	Port: conv1d_0 : input_r | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln14 : 1
		i_5 : 1
		icmp_ln14 : 2
		add_ln1271 : 2
		br_ln14 : 3
		trunc_ln18_cast : 2
		input_r_addr : 3
		input_r_load : 4
		zext_ln1271_1 : 3
		input_r_addr_1 : 4
		input_r_load_1 : 5
		store_ln14 : 3
	State 2
		zext_ln1271_2 : 1
		input_r_addr_2 : 2
		input_r_load_2 : 3
		zext_ln1271_5 : 1
		input_r_addr_5 : 2
		input_r_load_5 : 3
		sext_ln1273 : 1
		mul_ln1273 : 2
	State 3
		zext_ln1271_3 : 1
		input_r_addr_3 : 2
		input_r_load_3 : 3
		zext_ln1271_7 : 1
		input_r_addr_7 : 2
		input_r_load_7 : 3
		mul_ln813 : 1
	State 4
		zext_ln1271_4 : 1
		input_r_addr_4 : 2
		input_r_load_4 : 3
		zext_ln1271_9 : 1
		input_r_addr_9 : 2
		input_r_load_9 : 3
		mul_ln1273_1 : 1
	State 5
		zext_ln1271_6 : 1
		input_r_addr_6 : 2
		input_r_load_6 : 3
		zext_ln1271_11 : 1
		input_r_addr_11 : 2
		input_r_load_11 : 3
		trunc_ln : 1
		tmp : 2
		sext_ln838 : 3
		add_ln1347 : 4
		mul_ln813_1 : 1
	State 6
		zext_ln1271_8 : 1
		input_r_addr_8 : 2
		input_r_load_8 : 3
		zext_ln1271_12 : 1
		input_r_addr_12 : 2
		input_r_load_12 : 3
		tmp_s : 1
		and_ln : 2
		sext_ln813 : 1
		add_ln1347_16 : 3
		mul_ln1273_2 : 1
	State 7
		zext_ln1271_10 : 1
		input_r_addr_10 : 2
		input_r_load_10 : 3
		zext_ln1271_14 : 1
		input_r_addr_14 : 2
		input_r_load_14 : 3
		tmp_26 : 1
		and_ln838_s : 2
		sext_ln1273_3 : 1
		sub_ln1273 : 2
		sext_ln1273_4 : 1
		sub_ln1273_1 : 3
		sext_ln813_2 : 4
		add_ln1347_17 : 5
		tmp_27 : 6
		and_ln838_14 : 7
		sext_ln1273_5 : 1
		sub_ln1273_2 : 2
		sext_ln1273_6 : 1
		sub_ln1273_3 : 3
		sext_ln813_3 : 4
		add_ln1347_18 : 8
		tmp_28 : 9
		and_ln838_15 : 10
		add_ln1347_19 : 11
		mul_ln1273_3 : 1
	State 8
		zext_ln1271_13 : 1
		input_r_addr_13 : 2
		input_r_load_13 : 3
		zext_ln1271_15 : 1
		input_r_addr_15 : 2
		input_r_load_15 : 3
		tmp_29 : 1
		and_ln838_16 : 2
		sext_ln1273_8 : 1
		sext_ln1273_9 : 1
		add_ln1273 : 2
		sext_ln813_4 : 3
		add_ln1347_20 : 4
		tmp_30 : 5
		and_ln838_17 : 6
		sext_ln813_5 : 1
		add_ln1347_21 : 7
		mul_ln1273_4 : 1
	State 9
		tmp_31 : 1
		and_ln838_18 : 2
		sext_ln1273_11 : 1
		sub_ln1273_4 : 2
		sext_ln1273_12 : 1
		sub_ln1273_5 : 3
		sext_ln813_6 : 4
		add_ln1347_22 : 5
		tmp_32 : 6
		and_ln838_19 : 7
		sext_ln813_7 : 1
		add_ln1347_23 : 8
		mul_ln1273_5 : 1
	State 10
		tmp_33 : 1
		and_ln838_20 : 2
		sext_ln1273_15 : 1
		sub_ln1273_6 : 2
		sub_ln1273_7 : 3
		sext_ln813_8 : 4
		add_ln1347_24 : 5
		tmp_34 : 6
		and_ln838_21 : 7
		sext_ln813_9 : 1
		add_ln1347_25 : 8
		mul_ln1273_6 : 1
	State 11
		tmp_35 : 1
		and_ln838_22 : 2
		sext_ln813_10 : 1
		add_ln1347_26 : 3
		mul_ln1273_7 : 1
	State 12
		tmp_36 : 1
		and_ln838_23 : 2
		sext_ln1273_18 : 1
		sub_ln1273_8 : 2
		sext_ln1273_19 : 1
		sub_ln1273_9 : 3
		sext_ln813_11 : 4
		add_ln1347_27 : 5
		tmp_37 : 6
		and_ln838_24 : 7
		sext_ln813_12 : 1
		add_ln1347_28 : 8
	State 13
		tmp_38 : 1
		and_ln838_25 : 2
		sext_ln813_13 : 1
		add_ln1347_29 : 3
	State 14
		trunc_ln818_2 : 1
		trunc_ln3 : 1
		add_ln813 : 2
		add_ln1649 : 2
		icmp_ln1649 : 3
		select_ln9 : 4
		store_ln20 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln1271_fu_334   |    0    |    0    |    14   |
|          |   add_ln1271_1_fu_355  |    0    |    0    |    14   |
|          |   add_ln1271_4_fu_365  |    0    |    0    |    14   |
|          |   add_ln1271_2_fu_379  |    0    |    0    |    14   |
|          |   add_ln1271_6_fu_389  |    0    |    0    |    14   |
|          |   add_ln1271_3_fu_403  |    0    |    0    |    14   |
|          |   add_ln1271_8_fu_413  |    0    |    0    |    14   |
|          |   add_ln1271_5_fu_427  |    0    |    0    |    14   |
|          |  add_ln1271_10_fu_437  |    0    |    0    |    14   |
|          |   add_ln1271_7_fu_472  |    0    |    0    |    14   |
|          |  add_ln1271_11_fu_482  |    0    |    0    |    14   |
|    add   |   add_ln1271_9_fu_513  |    0    |    0    |    14   |
|          |  add_ln1271_13_fu_523  |    0    |    0    |    14   |
|          |  add_ln1347_17_fu_590  |    0    |    0    |    31   |
|          |  add_ln1347_18_fu_654  |    0    |    0    |    31   |
|          |  add_ln1271_12_fu_682  |    0    |    0    |    14   |
|          |  add_ln1271_14_fu_692  |    0    |    0    |    14   |
|          |    add_ln1273_fu_743   |    0    |    0    |    27   |
|          |  add_ln1347_20_fu_753  |    0    |    0    |    31   |
|          |  add_ln1347_22_fu_838  |    0    |    0    |    31   |
|          |  add_ln1347_24_fu_915  |    0    |    0    |    31   |
|          |  add_ln1347_27_fu_1021 |    0    |    0    |    31   |
|          |    add_ln813_fu_1080   |    0    |    0    |    23   |
|          |   add_ln1649_fu_1086   |    0    |    0    |    22   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln1273_fu_562   |    0    |    0    |    22   |
|          |   sub_ln1273_1_fu_580  |    0    |    0    |    23   |
|          |   sub_ln1273_2_fu_626  |    0    |    0    |    21   |
|          |   sub_ln1273_3_fu_644  |    0    |    0    |    22   |
|    sub   |   sub_ln1273_4_fu_810  |    0    |    0    |    20   |
|          |   sub_ln1273_5_fu_828  |    0    |    0    |    21   |
|          |   sub_ln1273_6_fu_899  |    0    |    0    |    19   |
|          |   sub_ln1273_7_fu_905  |    0    |    0    |    20   |
|          |   sub_ln1273_8_fu_993  |    0    |    0    |    21   |
|          |  sub_ln1273_9_fu_1011  |    0    |    0    |    22   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln14_fu_328    |    0    |    0    |    10   |
|          |   icmp_ln1649_fu_1092  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln9_fu_1098   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_1114      |    1    |    0    |    0    |
|          |       grp_fu_1123      |    1    |    0    |    0    |
|          |       grp_fu_1132      |    1    |    0    |    0    |
|          |       grp_fu_1141      |    1    |    0    |    0    |
|  muladd  |       grp_fu_1150      |    1    |    0    |    0    |
|          |       grp_fu_1159      |    1    |    0    |    0    |
|          |       grp_fu_1168      |    1    |    0    |    0    |
|          |       grp_fu_1177      |    1    |    0    |    0    |
|          |       grp_fu_1186      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_1107      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | trunc_ln18_cast_fu_340 |    0    |    0    |    0    |
|          |  zext_ln1271_1_fu_345  |    0    |    0    |    0    |
|          |  zext_ln1271_2_fu_360  |    0    |    0    |    0    |
|          |  zext_ln1271_5_fu_370  |    0    |    0    |    0    |
|          |  zext_ln1271_3_fu_384  |    0    |    0    |    0    |
|          |  zext_ln1271_7_fu_394  |    0    |    0    |    0    |
|          |  zext_ln1271_4_fu_408  |    0    |    0    |    0    |
|   zext   |  zext_ln1271_9_fu_418  |    0    |    0    |    0    |
|          |  zext_ln1271_6_fu_432  |    0    |    0    |    0    |
|          |  zext_ln1271_11_fu_442 |    0    |    0    |    0    |
|          |  zext_ln1271_8_fu_477  |    0    |    0    |    0    |
|          |  zext_ln1271_12_fu_487 |    0    |    0    |    0    |
|          |  zext_ln1271_10_fu_518 |    0    |    0    |    0    |
|          |  zext_ln1271_14_fu_528 |    0    |    0    |    0    |
|          |  zext_ln1271_13_fu_687 |    0    |    0    |    0    |
|          |  zext_ln1271_15_fu_697 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1273_fu_375   |    0    |    0    |    0    |
|          |  sext_ln1273_1_fu_399  |    0    |    0    |    0    |
|          |  sext_ln1273_2_fu_423  |    0    |    0    |    0    |
|          |    sext_ln838_fu_464   |    0    |    0    |    0    |
|          |  sext_ln1273_7_fu_468  |    0    |    0    |    0    |
|          |  sext_ln1273_10_fu_509 |    0    |    0    |    0    |
|          |  sext_ln1273_3_fu_558  |    0    |    0    |    0    |
|          |  sext_ln1273_4_fu_576  |    0    |    0    |    0    |
|          |   sext_ln813_2_fu_586  |    0    |    0    |    0    |
|          |  sext_ln1273_5_fu_622  |    0    |    0    |    0    |
|          |  sext_ln1273_6_fu_640  |    0    |    0    |    0    |
|          |   sext_ln813_3_fu_650  |    0    |    0    |    0    |
|          |  sext_ln1273_13_fu_678 |    0    |    0    |    0    |
|          |  sext_ln1273_8_fu_727  |    0    |    0    |    0    |
|   sext   |  sext_ln1273_9_fu_739  |    0    |    0    |    0    |
|          |   sext_ln813_4_fu_749  |    0    |    0    |    0    |
|          |  sext_ln1273_16_fu_777 |    0    |    0    |    0    |
|          |  sext_ln1273_11_fu_806 |    0    |    0    |    0    |
|          |  sext_ln1273_12_fu_824 |    0    |    0    |    0    |
|          |   sext_ln813_6_fu_834  |    0    |    0    |    0    |
|          |  sext_ln1273_17_fu_862 |    0    |    0    |    0    |
|          |  sext_ln1273_14_fu_883 |    0    |    0    |    0    |
|          |  sext_ln1273_15_fu_895 |    0    |    0    |    0    |
|          |   sext_ln813_8_fu_911  |    0    |    0    |    0    |
|          |  sext_ln1273_20_fu_939 |    0    |    0    |    0    |
|          |  sext_ln1273_21_fu_960 |    0    |    0    |    0    |
|          |  sext_ln1273_18_fu_989 |    0    |    0    |    0    |
|          | sext_ln1273_19_fu_1007 |    0    |    0    |    0    |
|          |  sext_ln813_11_fu_1017 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     trunc_ln_fu_447    |    0    |    0    |    0    |
|          |      tmp_s_fu_492      |    0    |    0    |    0    |
|          |      tmp_26_fu_533     |    0    |    0    |    0    |
|          |      tmp_27_fu_596     |    0    |    0    |    0    |
|          |      tmp_28_fu_660     |    0    |    0    |    0    |
|          |      tmp_29_fu_702     |    0    |    0    |    0    |
|          |      tmp_30_fu_759     |    0    |    0    |    0    |
|          |      tmp_31_fu_781     |    0    |    0    |    0    |
|partselect|      tmp_32_fu_844     |    0    |    0    |    0    |
|          |      tmp_33_fu_866     |    0    |    0    |    0    |
|          |      tmp_34_fu_921     |    0    |    0    |    0    |
|          |      tmp_35_fu_943     |    0    |    0    |    0    |
|          |      tmp_36_fu_964     |    0    |    0    |    0    |
|          |     tmp_37_fu_1027     |    0    |    0    |    0    |
|          |     tmp_38_fu_1045     |    0    |    0    |    0    |
|          |  trunc_ln818_2_fu_1062 |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1071   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_456       |    0    |    0    |    0    |
|          |      and_ln_fu_501     |    0    |    0    |    0    |
|          |   and_ln838_s_fu_542   |    0    |    0    |    0    |
|          |      shl_ln_fu_550     |    0    |    0    |    0    |
|          |   shl_ln1273_1_fu_568  |    0    |    0    |    0    |
|          |   and_ln838_14_fu_606  |    0    |    0    |    0    |
|          |   shl_ln1273_2_fu_614  |    0    |    0    |    0    |
|          |   shl_ln1273_3_fu_632  |    0    |    0    |    0    |
|          |   and_ln838_15_fu_670  |    0    |    0    |    0    |
|          |   and_ln838_16_fu_711  |    0    |    0    |    0    |
|          |   shl_ln1273_4_fu_719  |    0    |    0    |    0    |
|          |   shl_ln1273_5_fu_731  |    0    |    0    |    0    |
|bitconcatenate|   and_ln838_17_fu_769  |    0    |    0    |    0    |
|          |   and_ln838_18_fu_790  |    0    |    0    |    0    |
|          |   shl_ln1273_6_fu_798  |    0    |    0    |    0    |
|          |   shl_ln1273_7_fu_816  |    0    |    0    |    0    |
|          |   and_ln838_19_fu_854  |    0    |    0    |    0    |
|          |   and_ln838_20_fu_875  |    0    |    0    |    0    |
|          |   shl_ln1273_8_fu_887  |    0    |    0    |    0    |
|          |   and_ln838_21_fu_931  |    0    |    0    |    0    |
|          |   and_ln838_22_fu_952  |    0    |    0    |    0    |
|          |   and_ln838_23_fu_973  |    0    |    0    |    0    |
|          |   shl_ln1273_9_fu_981  |    0    |    0    |    0    |
|          |   shl_ln1273_s_fu_999  |    0    |    0    |    0    |
|          |  and_ln838_24_fu_1037  |    0    |    0    |    0    |
|          |  and_ln838_25_fu_1054  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    10   |    0    |   717   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  and_ln838_15_reg_1335 |   24   |
|  and_ln838_17_reg_1355 |   24   |
|  and_ln838_19_reg_1365 |   24   |
|  and_ln838_21_reg_1375 |   24   |
|  and_ln838_22_reg_1385 |   24   |
|  and_ln838_24_reg_1395 |   24   |
|  and_ln838_25_reg_1400 |   24   |
|     and_ln_reg_1315    |   24   |
|      i_5_reg_1203      |    7   |
|       i_reg_1196       |    7   |
|   icmp_ln14_reg_1221   |    1   |
|input_r_addr_10_reg_1325|    7   |
|input_r_addr_11_reg_1290|    7   |
|input_r_addr_12_reg_1310|    7   |
|input_r_addr_13_reg_1345|    7   |
|input_r_addr_14_reg_1330|    7   |
|input_r_addr_15_reg_1350|    7   |
| input_r_addr_1_reg_1235|    7   |
| input_r_addr_2_reg_1240|    7   |
| input_r_addr_3_reg_1255|    7   |
| input_r_addr_4_reg_1270|    7   |
| input_r_addr_5_reg_1245|    7   |
| input_r_addr_6_reg_1285|    7   |
| input_r_addr_7_reg_1260|    7   |
| input_r_addr_8_reg_1305|    7   |
| input_r_addr_9_reg_1275|    7   |
|  input_r_addr_reg_1230 |    7   |
|         reg_296        |   16   |
|         reg_301        |   16   |
|         reg_306        |   16   |
|         reg_311        |   16   |
|         reg_315        |   16   |
| sext_ln1273_10_reg_1320|   22   |
| sext_ln1273_13_reg_1340|   23   |
| sext_ln1273_16_reg_1360|   23   |
| sext_ln1273_17_reg_1370|   23   |
| sext_ln1273_1_reg_1265 |   24   |
| sext_ln1273_20_reg_1380|   23   |
| sext_ln1273_21_reg_1390|   23   |
| sext_ln1273_2_reg_1280 |   23   |
| sext_ln1273_7_reg_1300 |   24   |
|  sext_ln1273_reg_1250  |   22   |
|   sext_ln838_reg_1295  |   24   |
|trunc_ln18_cast_reg_1225|   64   |
+------------------------+--------+
|          Total         |   717  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |  16  |   7  |   112  ||    65   |
| grp_access_fu_153 |  p2  |  16  |   0  |    0   ||    65   |
|      reg_296      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_301      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_306      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_315      |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1107    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1114    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1114    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_1123    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1132    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1132    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1141    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1150    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1159    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1168    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1177    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1186    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   702  ||  8.153  ||   309   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   717  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   309  |
|  Register |    -   |    -   |   717  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    8   |   717  |  1026  |
+-----------+--------+--------+--------+--------+
