#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 21 09:18:40 2020
# Process ID: 5652
# Current directory: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11940 C:\Users\marku\Documents\EE2026\Lab\Post_Lab_3_Assignment\Post_Lab_3_Assignment.xpr
# Log file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/vivado.log
# Journal file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marku/Documents/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 778.824 ; gain = 90.113
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: Post_Lab_3_Assignment
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 862.273 ; gain = 72.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Post_Lab_3_Assignment' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.srcs/sources_1/new/Post_Lab_3_Assignment.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_Blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.srcs/sources_1/new/sub_task_2_F_Blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_Blink' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.srcs/sources_1/new/sub_task_2_F_Blink.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.srcs/sources_1/new/Post_Lab_3_Assignment.v:58]
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.srcs/sources_1/new/Post_Lab_3_Assignment.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Post_Lab_3_Assignment' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.srcs/sources_1/new/Post_Lab_3_Assignment.v:23]
WARNING: [Synth 8-3917] design Post_Lab_3_Assignment has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design Post_Lab_3_Assignment has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design Post_Lab_3_Assignment has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design Post_Lab_3_Assignment has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 898.477 ; gain = 109.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 898.477 ; gain = 109.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 898.477 ; gain = 109.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pSignal'. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pSignal'. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1258.422 ; gain = 469.078
10 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1259.762 ; gain = 470.418
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 09:21:07 2020...
