<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'spio_timers'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>spio_timers.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>spio_DW_apb_timers</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers</csr:referenceName>
       <csr:identifier>spio_DW_apb_timers</csr:identifier>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1971</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_timers</csr:typeName>
        <csr:description>
         <csr:p>DW_apb_timers memory map</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER1LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER1CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER1CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER1EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER1INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER2LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER2CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER2CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER2EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER2INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER3LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER3CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER3CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER3EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER3INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER4LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER4CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER4CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER4EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER4INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER5LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER5CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER5CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER5EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER5INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER6LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER6CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER6CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER6EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER6INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER7LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER7CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER7CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER7EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER7INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER8LOADCOUNT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER8CURRENTVAL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER8CONTROLREG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER8EOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER8INTSTAT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TimersIntStatus</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TimersEOI</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TimersRawIntStatus</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMERS_COMP_VERSION</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER1LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER2LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER3LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER4LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER5LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER6LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER7LOADCOUNT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_timers.TIMER8LOADCOUNT2</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0xCF</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER1LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER1LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER1CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER1CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER1CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER1CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER1EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER1EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER1INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER1INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER2LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER2LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER2CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER2CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER2CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER2CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER2EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER2EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x24</csr:addressLow>
         <csr:addressHigh>0x24</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER2INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER2INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x28</csr:addressLow>
         <csr:addressHigh>0x28</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER3LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER3LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C</csr:addressLow>
         <csr:addressHigh>0x2C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER3CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER3CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30</csr:addressLow>
         <csr:addressHigh>0x30</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER3CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER3CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x34</csr:addressLow>
         <csr:addressHigh>0x34</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER3EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER3EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x38</csr:addressLow>
         <csr:addressHigh>0x38</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER3INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER3INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3C</csr:addressLow>
         <csr:addressHigh>0x3C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER4LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER4LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x40</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER4CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER4CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x44</csr:addressLow>
         <csr:addressHigh>0x44</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER4CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER4CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x48</csr:addressLow>
         <csr:addressHigh>0x48</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER4EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER4EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4C</csr:addressLow>
         <csr:addressHigh>0x4C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER4INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER4INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50</csr:addressLow>
         <csr:addressHigh>0x50</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER5LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER5LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x54</csr:addressLow>
         <csr:addressHigh>0x54</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER5CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER5CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x58</csr:addressLow>
         <csr:addressHigh>0x58</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER5CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER5CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5C</csr:addressLow>
         <csr:addressHigh>0x5C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER5EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER5EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x60</csr:addressLow>
         <csr:addressHigh>0x60</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER5INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER5INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x64</csr:addressLow>
         <csr:addressHigh>0x64</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER6LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER6LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x68</csr:addressLow>
         <csr:addressHigh>0x68</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER6CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER6CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6C</csr:addressLow>
         <csr:addressHigh>0x6C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER6CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER6CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x70</csr:addressLow>
         <csr:addressHigh>0x70</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER6EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER6EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x74</csr:addressLow>
         <csr:addressHigh>0x74</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER6INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER6INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x78</csr:addressLow>
         <csr:addressHigh>0x78</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER7LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER7LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7C</csr:addressLow>
         <csr:addressHigh>0x7C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER7CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER7CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80</csr:addressLow>
         <csr:addressHigh>0x80</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER7CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER7CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84</csr:addressLow>
         <csr:addressHigh>0x84</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER7EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER7EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88</csr:addressLow>
         <csr:addressHigh>0x88</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER7INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER7INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C</csr:addressLow>
         <csr:addressHigh>0x8C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER8LOADCOUNT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER8LOADCOUNT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x90</csr:addressLow>
         <csr:addressHigh>0x90</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER8CURRENTVAL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER8CURRENTVAL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94</csr:addressLow>
         <csr:addressHigh>0x94</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER8CONTROLREG</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER8CONTROLREG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x98</csr:addressLow>
         <csr:addressHigh>0x98</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER8EOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER8EOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9C</csr:addressLow>
         <csr:addressHigh>0x9C</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER8INTSTAT</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER8INTSTAT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA0</csr:addressLow>
         <csr:addressHigh>0xA0</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TimersIntStatus</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TimersIntStatus</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA4</csr:addressLow>
         <csr:addressHigh>0xA4</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TimersEOI</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TimersEOI</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA8</csr:addressLow>
         <csr:addressHigh>0xA8</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TimersRawIntStatus</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TimersRawIntStatus</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xAC</csr:addressLow>
         <csr:addressHigh>0xAC</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMERS_COMP_VERSION</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMERS_COMP_VERSION</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0</csr:addressLow>
         <csr:addressHigh>0xB0</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER1LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER1LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB4</csr:addressLow>
         <csr:addressHigh>0xB4</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER2LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER2LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB8</csr:addressLow>
         <csr:addressHigh>0xB8</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER3LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER3LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xBC</csr:addressLow>
         <csr:addressHigh>0xBC</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER4LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER4LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0</csr:addressLow>
         <csr:addressHigh>0xC0</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER5LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER5LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC4</csr:addressLow>
         <csr:addressHigh>0xC4</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER6LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER6LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC8</csr:addressLow>
         <csr:addressHigh>0xC8</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER7LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER7LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCC</csr:addressLow>
         <csr:addressHigh>0xCC</csr:addressHigh>
         <csr:instanceName>spio_DW_apb_timers.TIMER8LOADCOUNT2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_timers.TIMER8LOADCOUNT2</csr:referenceName>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER1LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER1LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>37</csr:linenumber>
       <csr:title>Timer N Load Count Register</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER1LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Value to be loaded into Timer N</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TimerNLoadCount</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>36</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer N. This is the value from which counting commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER1CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER1CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>53</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER1CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Current value of Timer N</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TimerNCurrentValue</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>52</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer N. When TIM_NEWMODE=0, This register is supported only when timer_N_clk is synchronous to pclk. Reading this register when using independent clocks results in an undefined value. When TIM_NEWMODE=1, no restrictions apply.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER1CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER1CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>154</csr:linenumber>
       <csr:title>Timer N Control Register</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER1CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Control Register for Timer N. This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of Timer N. You can program each Timer1ControlReg to enable or disable a specific timer and to control its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>80</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer N.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer N is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer N is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>100</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer N. </csr:p>
         <csr:p>Note: You must set the Timer1LoadCount register to all 1s before enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>118</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer N.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer N interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer N interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>137</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_N_toggle output. This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_N_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_N_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>145</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TimerNControlReg</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>153</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER1EOI</csr:referenceName>
       <csr:identifier>TIMER1EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>176</csr:linenumber>
       <csr:title>Timer N End-of-Interrupt Register</csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER1EOI</csr:typeName>
        <csr:description>
         <csr:p>Clears the interrupt from Timer N</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TimerNEOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>168</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register returns all zeroes (0) and clears the interrupt from Timer N.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TimerNEOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>175</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER1INTSTAT</csr:referenceName>
       <csr:identifier>TIMER1INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>208</csr:linenumber>
       <csr:title>Timer N Interrupt Status Register</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER1INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer N</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TimerNIntStatus</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>200</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer N.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer N Interrupt is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer N Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TimerNIntStatus</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER2LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER2LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>227</csr:linenumber>
       <csr:title>Timer2 Load Count Register</csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER2LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer2 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 20</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER2LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>226</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer2. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER2CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER2CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>247</csr:linenumber>
       <csr:title>Timer2 Current Value</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER2CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer2 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 24</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER2CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>246</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer2. This register is supported only</csr:p>
         <csr:p>  when timer_2_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER2CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER2CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>361</csr:linenumber>
       <csr:title>Timer2 Control Register</csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER2CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer2 Control Register</csr:p>
         <csr:p>  Size: 3 bits</csr:p>
         <csr:p>  Address Offset: 28</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer2. You can program each Timer2ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>280</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer2.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer2 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer2 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>303</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer2.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer2LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>323</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer2.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer2 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer2 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>344</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_2_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_2_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_2_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>352</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER2CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER2EOI</csr:referenceName>
       <csr:identifier>TIMER2EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>387</csr:linenumber>
       <csr:title>Timer2 End-of-Interrupt Register</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER2EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer2 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 32</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER2EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>379</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer2.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER2EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER2INTSTAT</csr:referenceName>
       <csr:identifier>TIMER2INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>422</csr:linenumber>
       <csr:title>Timer2 Interrupt Status Register</csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER2INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer2 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 36</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER2INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>414</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer2.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer2 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer2 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER2INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>421</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER3LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER3LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>441</csr:linenumber>
       <csr:title>Timer1 Load Count Register</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER3LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer3 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 40</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER3LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>440</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer3. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER3CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER3CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>461</csr:linenumber>
       <csr:title>Timer3 Current Value</csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER3CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer3 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 44</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER3CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>460</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer3. This register is supported only</csr:p>
         <csr:p>  when timer_3_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER3CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER3CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>575</csr:linenumber>
       <csr:title>Timer3 Control Register</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER3CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer3 Control Register</csr:p>
         <csr:p>  Size: 4 bits</csr:p>
         <csr:p>  Address Offset: 48</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer3. You can program each Timer3ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>494</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer3.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer3 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer3 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>517</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer3.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer3LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>537</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer3.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer3 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer3 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>558</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_3_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_3_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_3_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>566</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER3CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>574</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER3EOI</csr:referenceName>
       <csr:identifier>TIMER3EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>601</csr:linenumber>
       <csr:title>Timer3 End-of-Interrupt Register</csr:title>
       <csr:offset>0x34</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER3EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer3 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 52</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER3EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>593</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer3.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER3EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>600</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER3INTSTAT</csr:referenceName>
       <csr:identifier>TIMER3INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>636</csr:linenumber>
       <csr:title>Timer3 Interrupt Status Register</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER3INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer3 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 56</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER3INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer3.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer3 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer3 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER3INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>635</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER4LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER4LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>655</csr:linenumber>
       <csr:title>Timer4 Load Count Register</csr:title>
       <csr:offset>0x3C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER4LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer4 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 60</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER4LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>654</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer4. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER4CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER4CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>675</csr:linenumber>
       <csr:title>Timer4 Current Value Register</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER4CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer4 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 64</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER4CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>674</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer4. This register is supported only</csr:p>
         <csr:p>  when timer_4_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER4CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER4CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>789</csr:linenumber>
       <csr:title>Timer4 Control Register</csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER4CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer4 Control Register</csr:p>
         <csr:p>  Size: 4 bits</csr:p>
         <csr:p>  Address Offset: 68</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer4. You can program each Timer4ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>708</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer4.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer4 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer4 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>731</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer4.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer4LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>751</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer4.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer4 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer4 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>772</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_4_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_4_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_4_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>780</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER4CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>788</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER4EOI</csr:referenceName>
       <csr:identifier>TIMER4EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>815</csr:linenumber>
       <csr:title>Timer4 End-of-Interrupt Register</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER4EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer4 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 72</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER4EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>807</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer4.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER4EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>814</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER4INTSTAT</csr:referenceName>
       <csr:identifier>TIMER4INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>850</csr:linenumber>
       <csr:title>Timer4 Interrupt Status Register</csr:title>
       <csr:offset>0x4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER4INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer4 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 76</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER4INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>842</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer4.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer4 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer4 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER4INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>849</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER5LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER5LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>869</csr:linenumber>
       <csr:title>Timer5 Load Count Register</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER5LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer5 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 80</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER5LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>868</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer5. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER5CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER5CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>889</csr:linenumber>
       <csr:title>Timer5 Current Value</csr:title>
       <csr:offset>0x54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER5CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer5 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 84</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER5CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>888</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer5. This register is supported only</csr:p>
         <csr:p>  when timer_5_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER5CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER5CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1003</csr:linenumber>
       <csr:title>Timer5 Control Register</csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER5CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer5 Control Register</csr:p>
         <csr:p>  Size: 4 bits</csr:p>
         <csr:p>  Address Offset: 88</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer5. You can program each Timer5ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>922</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer5.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer5 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer5 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>945</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer5.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer5LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>965</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer5.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer5 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer5 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>986</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_5_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_5_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_5_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>994</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER5CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1002</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER5EOI</csr:referenceName>
       <csr:identifier>TIMER5EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1029</csr:linenumber>
       <csr:title>Timer5 End-of-Interrupt Register</csr:title>
       <csr:offset>0x5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER5EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer5 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 92</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER5EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1021</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer5.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER5EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1028</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER5INTSTAT</csr:referenceName>
       <csr:identifier>TIMER5INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1064</csr:linenumber>
       <csr:title>Timer5 Interrupt Status Register</csr:title>
       <csr:offset>0x60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER5INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer5 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 96</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER5INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1056</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer5.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer5 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer5 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER5INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1063</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER6LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER6LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1083</csr:linenumber>
       <csr:title>Timer6 Load Count Register</csr:title>
       <csr:offset>0x64</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER6LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer6 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 100</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER6LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1082</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer6. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER6CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER6CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1103</csr:linenumber>
       <csr:title>Timer6 Current Value Register</csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER6CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer6 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 104</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER6CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1102</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer6. This register is supported only</csr:p>
         <csr:p>  when timer_6_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER6CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER6CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1217</csr:linenumber>
       <csr:title>Timer6 Control Register</csr:title>
       <csr:offset>0x6C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER6CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer6 Control Register</csr:p>
         <csr:p>  Size: 4 bits</csr:p>
         <csr:p>  Address Offset: 108</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer6. You can program each Timer6ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1136</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer6.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer6 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer6 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1159</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer6.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer6LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1179</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer6.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer6 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer6 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1200</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_6_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_6_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_6_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1208</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER6CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER6EOI</csr:referenceName>
       <csr:identifier>TIMER6EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1243</csr:linenumber>
       <csr:title>Timer6 End-of-Interrupt Register</csr:title>
       <csr:offset>0x70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER6EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer6 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 112</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER6EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1235</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer6.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER6EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1242</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER6INTSTAT</csr:referenceName>
       <csr:identifier>TIMER6INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1278</csr:linenumber>
       <csr:title>Timer6 Interrupt Status Register</csr:title>
       <csr:offset>0x74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER6INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer6 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 116</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER6INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1270</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer6.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer6 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer6 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER6INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1277</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER7LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER7LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1297</csr:linenumber>
       <csr:title>Timer7 Load Count Register</csr:title>
       <csr:offset>0x78</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER7LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer7 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 120</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER7LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1296</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer7. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER7CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER7CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1317</csr:linenumber>
       <csr:title>Timer7 Current Register</csr:title>
       <csr:offset>0x7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER7CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer7 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 124</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER7CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1316</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer7. This register is supported only</csr:p>
         <csr:p>  when timer_7_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER7CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER7CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1431</csr:linenumber>
       <csr:title>Timer7 Control Register</csr:title>
       <csr:offset>0x80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER7CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer7 Control Register</csr:p>
         <csr:p>  Size: 4 bits</csr:p>
         <csr:p>  Address Offset: 128</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer7. You can program each Timer7ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1350</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer7.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer7 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer7 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1373</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer7.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer7LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1393</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer7.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer7 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer7 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1414</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_7_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_7_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_7_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1422</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER7CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1430</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER7EOI</csr:referenceName>
       <csr:identifier>TIMER7EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1457</csr:linenumber>
       <csr:title>Timer7 End-of-Interrupt Register</csr:title>
       <csr:offset>0x84</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER7EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer7 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 132</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER7EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1449</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer7.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER7EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1456</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER7INTSTAT</csr:referenceName>
       <csr:identifier>TIMER7INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1492</csr:linenumber>
       <csr:title>Timer7 Interrupt Status Register</csr:title>
       <csr:offset>0x88</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER7INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer7 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 136</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER7INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1484</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer7.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer7 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer7 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER7INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1491</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER8LOADCOUNT</csr:referenceName>
       <csr:identifier>TIMER8LOADCOUNT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1511</csr:linenumber>
       <csr:title>Timer8 Load Count Register</csr:title>
       <csr:offset>0x8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER8LOADCOUNT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer8 Load Count Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 140</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER8LOADCOUNT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1510</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer8. This is the value from which counting</csr:p>
         <csr:p>  commences. Any value written to this register is loaded into the associated timer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER8CURRENTVAL</csr:referenceName>
       <csr:identifier>TIMER8CURRENTVAL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1531</csr:linenumber>
       <csr:title>Timer8 Current Value</csr:title>
       <csr:offset>0x90</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER8CURRENTVAL</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer8 Current Value</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 144</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER8CURRENTVAL</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1530</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Value of Timer8. This register is supported only</csr:p>
         <csr:p>  when timer_8_clk is synchronous to pclk. Reading this</csr:p>
         <csr:p>  register when using independent clocks results in an</csr:p>
         <csr:p>  undefined value.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x80000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER8CONTROLREG</csr:referenceName>
       <csr:identifier>TIMER8CONTROLREG</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1645</csr:linenumber>
       <csr:title>Timer8 Control Register</csr:title>
       <csr:offset>0x94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER8CONTROLREG</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer8 Control Register</csr:p>
         <csr:p>  Size: 4 bits</csr:p>
         <csr:p>  Address Offset: 148</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
         <csr:p>  This register controls enabling, operating mode (free-running or defined-count), and interrupt mask of</csr:p>
         <csr:p>  Timer8. You can program each Timer8ControlReg to enable or disable a specific timer and to control</csr:p>
         <csr:p>  its mode of operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER_ENABLE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1564</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer enable bit for Timer8.</csr:p>
         <csr:p>  0: disable</csr:p>
         <csr:p>  1: enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer8 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer8 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_MODE</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer mode for Timer8.</csr:p>
         <csr:p>  0: free-running mode</csr:p>
         <csr:p>  1: user-defined count mode</csr:p>
         <csr:p>  NOTE: You must set the Timer8LoadCount register to all 1s before</csr:p>
         <csr:p>  enabling the timer in free-running mode.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FREE_RUNNING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Free Running mode of operation</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USER_DEFINED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>User-Defined mode of operation</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_INTERRUPT_MASK</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1607</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timer interrupt mask for Timer8.</csr:p>
         <csr:p>  0: not masked</csr:p>
         <csr:p>  1: masked</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer8 interrupt is   masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer8 interrupt is unmasked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TIMER_PWM</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pulse Width Modulation of timer_8_toggle output.</csr:p>
         <csr:p>  0: Disabled</csr:p>
         <csr:p>  1: Enabled</csr:p>
         <csr:p>  This field is only present when TIM_NEWMODE is enabled</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PWM for timer_8_toggle o/p is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PWM for timer_8_toggle o/p is  enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER_0N100PWM_EN</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1636</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 4 Reserved field</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER8CONTROLREG</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1644</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNControlReg 31to5 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER8EOI</csr:referenceName>
       <csr:identifier>TIMER8EOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1671</csr:linenumber>
       <csr:title>Timer8 End-of-Interrupt Register</csr:title>
       <csr:offset>0x98</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER8EOI</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer8 End-of-Interrupt Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 152</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER8EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1663</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading from this register</csr:p>
         <csr:p>  returns all zeroes (0) and clears the interrupt from Timer8.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER8EOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1670</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNEOI 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER8INTSTAT</csr:referenceName>
       <csr:identifier>TIMER8INTSTAT</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1706</csr:linenumber>
       <csr:title>Timer8 Interrupt Status Register</csr:title>
       <csr:offset>0x9C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER8INTSTAT</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer8 Interrupt Status Register</csr:p>
         <csr:p>  Size: 1 bit</csr:p>
         <csr:p>  Address Offset: 156</csr:p>
         <csr:p>  Read/Write Access: Read</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER8INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1698</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status for Timer8.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer8 Interrupt is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer8 Interrupt is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMER8INTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1705</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimerNIntStatus 31to1 Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TimersIntStatus</csr:referenceName>
       <csr:identifier>TimersIntStatus</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1754</csr:linenumber>
       <csr:title>Timers Interrupt Status Register</csr:title>
       <csr:offset>0xA0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TimersIntStatus</csr:typeName>
        <csr:description>
         <csr:p>Contains the interrupt status of all timers in the component.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TimersIntStatus</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1746</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Contains the interrupt status of all timers in the component. If a bit of</csr:p>
         <csr:p>this register is 0, then the corresponding timer interrupt is not active</csr:p>
         <csr:p>and the corresponding interrupt could be on either the timer_intr bus</csr:p>
         <csr:p>or the timer_intr_n bus, depending on the interrupt polarity you have</csr:p>
         <csr:p>chosen. Similarly, if a bit of this register is 1, then the corresponding</csr:p>
         <csr:p>interrupt bit has been set in the relevant interrupt bus. In both cases,</csr:p>
         <csr:p>the status reported is the status after the interrupt mask has been</csr:p>
         <csr:p>applied. Reading from this register does not clear any active</csr:p>
         <csr:p>interrupts.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer_intr(_n) is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer_intr(_n) is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TimersIntStatus</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1753</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimersIntStatus 31toNUM_TIMERS Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TimersEOI</csr:referenceName>
       <csr:identifier>TimersEOI</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1777</csr:linenumber>
       <csr:title>Timers End-of-Interrupt Register</csr:title>
       <csr:offset>0xA4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TimersEOI</csr:typeName>
        <csr:description>
         <csr:p>Returns all zeroes (0) and clears all active interrupts.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMERSEOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1769</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reading this register returns all zeroes (0) and clears all active</csr:p>
         <csr:p>interrupts.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMERSEOI</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1776</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimersEOI 31toNUM_TIMERS Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TimersRawIntStatus</csr:referenceName>
       <csr:identifier>TimersRawIntStatus</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1812</csr:linenumber>
       <csr:title>Timers Raw Interrupt Status Register</csr:title>
       <csr:offset>0xA8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TimersRawIntStatus</csr:typeName>
        <csr:description>
         <csr:p>Contains the unmasked interrupt status of all timers in the component.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMERSRAWINTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1804</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The register contains the unmasked interrupt status of all timers in</csr:p>
         <csr:p>the component.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Raw Timer_intr(_n) is   active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Raw Timer_intr(_n) is inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_TIMERSRAWINTSTAT</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1811</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TimersRawIntStatus 31toNUM_TIMERS Reserved field</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMERS_COMP_VERSION</csr:referenceName>
       <csr:identifier>TIMERS_COMP_VERSION</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1828</csr:linenumber>
       <csr:title>Timers Component Version</csr:title>
       <csr:offset>0xAC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x3231322a</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMERS_COMP_VERSION</csr:typeName>
        <csr:description>
         <csr:p>Current revision number of the DW_apb_timers component.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMERSCOMPVERSION</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current revision number of the DW_apb_timers component.For the value, see the releases table in the AMBA 2 release notes</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x3231322a</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER1LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER1LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1844</csr:linenumber>
       <csr:title>Timer N Load Count2 Register</csr:title>
       <csr:offset>0xB0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER1LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Value to be loaded into Timer N when toggle output changes from 0 to 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMERNLOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1843</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer N when timer_N_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_N_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER2LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER2LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1862</csr:linenumber>
       <csr:title>Timer2 Load Count2 Register</csr:title>
       <csr:offset>0xB4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER2LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer2 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 180</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER2LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1861</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer2 when timer_2_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_2_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER3LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER3LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1880</csr:linenumber>
       <csr:title>Timer3 Load Count2 Register</csr:title>
       <csr:offset>0xB8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER3LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer3 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 184</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER3LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1879</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer3 when timer_3_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_3_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER4LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER4LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1898</csr:linenumber>
       <csr:title>Timer4 Load Count2 Register</csr:title>
       <csr:offset>0xBC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER4LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer4 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 188</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER4LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1897</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer4 when timer_4_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_4_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER5LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER5LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1916</csr:linenumber>
       <csr:title>Timer5 Load Count2 Register</csr:title>
       <csr:offset>0xC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER5LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer5 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 192</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER5LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1915</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer5 when timer_5_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_5_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER6LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER6LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1934</csr:linenumber>
       <csr:title>Timer6 Load Count2 Register</csr:title>
       <csr:offset>0xC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER6LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer6 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 196</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER6LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1933</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer6 when timer_6_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_6_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER7LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER7LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1952</csr:linenumber>
       <csr:title>Timer7 Load Count2 Register</csr:title>
       <csr:offset>0xC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER7LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer7 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 200</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER7LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1951</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer7 when timer_7_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_7_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_timers.TIMER8LOADCOUNT2</csr:referenceName>
       <csr:identifier>TIMER8LOADCOUNT2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>spio_timers.csr</csr:filename>
       <csr:linenumber>1970</csr:linenumber>
       <csr:title>Timer8 Load Count2 Register</csr:title>
       <csr:offset>0xCC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Spio_DW_apb_timers_TIMER8LOADCOUNT2</csr:typeName>
        <csr:description>
         <csr:p>Name: Timer8 Load Count2 Register</csr:p>
         <csr:p>  Size: 8-32 bits</csr:p>
         <csr:p>  Address Offset: 204</csr:p>
         <csr:p>  Read/Write Access: Read/Write</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TIMER8LOADCOUNT2</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_SET</csr:setMacro>
         <csr:filename>spio_timers.csr</csr:filename>
         <csr:linenumber>1969</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value to be loaded into Timer8 when timer_8_toggle output changes from 0 to 1. This value determines the width of the HIGH period of the timer_8_toggle output.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'spio_timers'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
