<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='772' type='unsigned int llvm::convertAddSubFlagsOpcode(unsigned int OldOpc)'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='769'>/// Map pseudo instructions that imply an &apos;S&apos; bit onto real opcodes. Whether
/// the instruction is encoded with an &apos;S&apos; bit is determined by the optional
/// CPSR def operand.</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2445' ll='2450' type='unsigned int llvm::convertAddSubFlagsOpcode(unsigned int OldOpc)'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4812' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11324' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
