CKID0001:@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_1@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:CLOCKS_AND_RESETS_inst_0.RESET_FIC_3_CLK.CORERESET_0.dff_9@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 
CKID0003:@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_14@|F:@syn_sample_clock_path2==CKID0003@|M:ClockId0003 
CKID0004:@|S:FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE@|E:FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIESS_LANE1_Pipe_AXI1@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS@|F:@syn_sample_clock_path3==CKID0005@|M:ClockId0005 
CKID0006:@|S:REF_CLK_50MHz@|E:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|F:@syn_sample_clock_path4==CKID0006@|M:ClockId0006 
CKID0007:@|S:CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160@|E:CLOCKS_AND_RESETS_inst_0.CLK_160MHz_to_CLK_80MHz.CLK_DIV_0.I_CD@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007 
