{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726860466477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726860466477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 22:27:23 2024 " "Processing started: Fri Sep 20 22:27:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726860466477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860466477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860466478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726860466873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726860466874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_TB " "Found entity 1: RISC_V_TB" {  } { { "RISC_V_TB.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RISC_V_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rics_v.v 1 1 " "Found 1 design units, including 1 entities, in source file rics_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "RICS_V.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_next.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_next.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Next " "Found entity 1: PC_Next" {  } { { "PC_Next.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/PC_Next.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474621 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX_3x1.v(17) " "Verilog HDL warning at MUX_3x1.v(17): extended using \"x\" or \"z\"" {  } { { "MUX_3x1.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/MUX_3x1.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726860474624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3x1 " "Found entity 1: MUX_3x1" {  } { { "MUX_3x1.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/MUX_3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_MUX " "Found entity 1: Imm_MUX" {  } { { "Imm_MUX.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Imm_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend_imm.v(16) " "Verilog HDL warning at Extend_imm.v(16): extended using \"x\" or \"z\"" {  } { { "Extend_imm.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Extend_imm.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726860474629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_imm " "Found entity 1: Extend_imm" {  } { { "Extend_imm.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Extend_imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc_target.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc_target.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC_Target " "Found entity 1: Add_PC_Target" {  } { { "Add_PC_Target.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Add_PC_Target.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc_plus4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc_plus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC_Plus4 " "Found entity 1: Add_PC_Plus4" {  } { { "Add_PC_Plus4.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Add_PC_Plus4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726860474637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860474637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V " "Elaborating entity \"RISC_V\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726860474698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:u_CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:u_CU\"" {  } { { "RICS_V.v" "u_CU" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Next PC_Next:u_PC_Next " "Elaborating entity \"PC_Next\" for hierarchy \"PC_Next:u_PC_Next\"" {  } { { "RICS_V.v" "u_PC_Next" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC_Target Add_PC_Target:u_PC_Target " "Elaborating entity \"Add_PC_Target\" for hierarchy \"Add_PC_Target:u_PC_Target\"" {  } { { "RICS_V.v" "u_PC_Target" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC_Plus4 Add_PC_Plus4:u_PC_Plus4 " "Elaborating entity \"Add_PC_Plus4\" for hierarchy \"Add_PC_Plus4:u_PC_Plus4\"" {  } { { "RICS_V.v" "u_PC_Plus4" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:u_PC " "Elaborating entity \"PC\" for hierarchy \"PC:u_PC\"" {  } { { "RICS_V.v" "u_PC" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:u_Ins_M " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:u_Ins_M\"" {  } { { "RICS_V.v" "u_Ins_M" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474817 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 31 Instruction_Memory.v(14) " "Verilog HDL warning at Instruction_Memory.v(14): number of words (21) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "Instruction_Memory.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Instruction_Memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726860474819 "|RISC_V|Instruction_Memory:u_Ins_M"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 Instruction_Memory.v(8) " "Net \"ROM.data_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726860474820 "|RISC_V|Instruction_Memory:u_Ins_M"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 Instruction_Memory.v(8) " "Net \"ROM.waddr_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726860474820 "|RISC_V|Instruction_Memory:u_Ins_M"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 Instruction_Memory.v(8) " "Net \"ROM.we_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726860474820 "|RISC_V|Instruction_Memory:u_Ins_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:u_Reg " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:u_Reg\"" {  } { { "RICS_V.v" "u_Reg" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend_imm Extend_imm:u_imm " "Elaborating entity \"Extend_imm\" for hierarchy \"Extend_imm:u_imm\"" {  } { { "RICS_V.v" "u_imm" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_MUX Imm_MUX:u_immMUX " "Elaborating entity \"Imm_MUX\" for hierarchy \"Imm_MUX:u_immMUX\"" {  } { { "RICS_V.v" "u_immMUX" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_ALU\"" {  } { { "RICS_V.v" "u_ALU" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:u_DM " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:u_DM\"" {  } { { "RICS_V.v" "u_DM" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3x1 MUX_3x1:u_MUX3 " "Elaborating entity \"MUX_3x1\" for hierarchy \"MUX_3x1:u_MUX3\"" {  } { { "RICS_V.v" "u_MUX3" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/RICS_V.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860474957 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA/Verilog Projects/single cycle RISC_V/db/RISC_V.ram0_Instruction_Memory_fd386be.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA/Verilog Projects/single cycle RISC_V/db/RISC_V.ram0_Instruction_Memory_fd386be.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726860475469 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Instruction_Memory:u_Ins_M\|ROM " "RAM logic \"Instruction_Memory:u_Ins_M\|ROM\" is uninferred because MIF is not supported for the selected family" {  } { { "Instruction_Memory.v" "ROM" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Instruction_Memory.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1726860475499 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:u_DM\|MEM " "RAM logic \"Data_Memory:u_DM\|MEM\" is uninferred due to asynchronous read logic" {  } { { "Data_Memory.v" "MEM" { Text "C:/intelFPGA/Verilog Projects/single cycle RISC_V/Data_Memory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726860475499 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726860475499 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA/Verilog Projects/single cycle RISC_V/db/RISC_V.ram0_Instruction_Memory_fd386be.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA/Verilog Projects/single cycle RISC_V/db/RISC_V.ram0_Instruction_Memory_fd386be.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726860475500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726860477443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/Verilog Projects/single cycle RISC_V/output_files/RISC_V.map.smsg " "Generated suppressed messages file C:/intelFPGA/Verilog Projects/single cycle RISC_V/output_files/RISC_V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860480192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726860480485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726860480485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2885 " "Implemented 2885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726860480824 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726860480824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2818 " "Implemented 2818 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726860480824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726860480824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726860480851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 22:28:00 2024 " "Processing ended: Fri Sep 20 22:28:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726860480851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726860480851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726860480851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726860480851 ""}
