
*** Running vivado
    with args -log basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source basys3.tcl -notrace
Command: synth_design -top basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.844 ; gain = 95.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/basys3.v:3]
INFO: [Synth 8-6157] synthesizing module 'tone_generator' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/tone_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tone_generator' (1#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/tone_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'inputs' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/src/inputs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'inputs' (2#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/src/inputs.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/clock.v:23]
	Parameter DIV_DISPLAY bound to: 200000 - type: integer 
	Parameter DIV_BLINK bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'seq_gen' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seq_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seq_gen' (4#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seq_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'player_seq' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/src/player_seq.v:1]
INFO: [Synth 8-6157] synthesizing module 'encoder16to4' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/src/encoder16to4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder16to4' (5#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/src/encoder16to4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'player_seq' (6#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/src/player_seq.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/counter.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'w_high_score' does not match port width (4) of module 'counter' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/basys3.v:89]
INFO: [Synth 8-6157] synthesizing module 'seg7_control' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/seg7_control.v:25]
	Parameter CLEAR bound to: 7'b1111111 
	Parameter ZERO bound to: 7'b0000001 
	Parameter ONE bound to: 7'b1001111 
	Parameter TWO bound to: 7'b0010010 
	Parameter THREE bound to: 7'b0000110 
	Parameter FOUR bound to: 7'b1001100 
	Parameter FIVE bound to: 7'b0100100 
	Parameter SIX bound to: 7'b0100000 
	Parameter SEVEN bound to: 7'b0001111 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0000100 
	Parameter L bound to: 7'b1110001 
	Parameter V bound to: 7'b1000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/seg7_control.v:75]
INFO: [Synth 8-6155] done synthesizing module 'seg7_control' (8#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/seg7_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'seg7_2_control' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seg7_2_control.v:25]
	Parameter ZERO bound to: 7'b1111110 
	Parameter ONE bound to: 7'b0110000 
	Parameter TWO bound to: 7'b1101101 
	Parameter THREE bound to: 7'b1111001 
	Parameter FOUR bound to: 7'b0110011 
	Parameter FIVE bound to: 7'b1011011 
	Parameter SIX bound to: 7'b1011111 
	Parameter SEVEN bound to: 7'b1110000 
	Parameter EIGHT bound to: 7'b1111111 
	Parameter NINE bound to: 7'b1111011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seg7_2_control.v:45]
INFO: [Synth 8-6155] done synthesizing module 'seg7_2_control' (9#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seg7_2_control.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'ones' does not match port width (4) of module 'seg7_2_control' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/basys3.v:104]
WARNING: [Synth 8-3848] Net restart_input in module/entity basys3 does not have driver. [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/basys3.v:25]
INFO: [Synth 8-6155] done synthesizing module 'basys3' (10#1) [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/basys3.v:3]
WARNING: [Synth 8-3917] design basys3 has port seg2_sel driven by constant 0
WARNING: [Synth 8-3331] design seg7_2_control has unconnected port clk
WARNING: [Synth 8-3331] design seg7_2_control has unconnected port reset
WARNING: [Synth 8-3331] design seg7_control has unconnected port clk
WARNING: [Synth 8-3331] design encoder16to4 has unconnected port in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.047 ; gain = 150.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin player_seq_:restart to constant 0 [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/basys3.v:75]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.047 ; gain = 150.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.047 ; gain = 150.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 826.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 826.355 ; gain = 486.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 826.355 ; gain = 486.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 826.355 ; gain = 486.754
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "countDisplay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_display" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "countBlink" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_blink" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sequences" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sequences" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/imports/new/seg7_control.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seg7_2_control.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 826.355 ; gain = 486.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	  14 Input      7 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module basys3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module inputs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module seq_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module encoder16to4 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
Module player_seq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module seg7_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module seg7_2_control 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'seq_gen_/index_reg[3:0]' into 'seq_gen_/index_reg[3:0]' [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seq_gen.v:51]
WARNING: [Synth 8-6014] Unused sequential element seq_gen_/index_reg was removed.  [C:/Users/Student/Desktop/nc_kc/lab4/lab4.srcs/sources_1/new/seq_gen.v:51]
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputs_/sw_debounced0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clock_/countDisplay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_/clk_display" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_/countBlink" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_/clk_blink" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design basys3 has port seg2_sel driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg7_2/seg_reg[6] )
INFO: [Synth 8-3886] merging instance 'seg7_2/seg_reg[5]' (LD) to 'seg7_2/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg7_2/seg_reg[4]' (LD) to 'seg7_2/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg7_2/seg_reg[3]' (LD) to 'seg7_2/seg_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg7_2/seg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg7_2/seg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (seg7_2/seg_reg[0]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (seg7_2/seg_reg[1]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (seg7_2/seg_reg[2]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (seg7_2/seg_reg[6]) is unused and will be removed from module basys3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 826.355 ; gain = 486.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 826.355 ; gain = 486.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 844.773 ; gain = 505.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     8|
|4     |LUT2   |    27|
|5     |LUT3   |    31|
|6     |LUT4   |    23|
|7     |LUT5   |   110|
|8     |LUT6   |    79|
|9     |FDCE   |     2|
|10    |FDRE   |   229|
|11    |FDSE   |     1|
|12    |LD     |     7|
|13    |IBUF   |    18|
|14    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |   599|
|2     |  buzzer      |tone_generator |    22|
|3     |  clock_      |clock          |   165|
|4     |  counter_    |counter        |    90|
|5     |  inputs_     |inputs         |   125|
|6     |  player_seq_ |player_seq     |    77|
|7     |  seg7_       |seg7_control   |    15|
|8     |  seq_gen_    |seq_gen        |    49|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 853.812 ; gain = 177.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 853.812 ; gain = 514.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 853.812 ; gain = 526.863
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/nc_kc/lab4/lab4.runs/synth_1/basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_utilization_synth.rpt -pb basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 853.812 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 13:48:41 2025...
