
*** Running vivado
    with args -log Machine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Machine.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Machine.tcl -notrace
Command: synth_design -top Machine -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9352 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 307.180 ; gain = 76.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Machine' [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/Machine.vhd:47]
INFO: [Synth 8-3491] module 'KYPD' declared at 'C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/KYPD.vhd:34' bound to instance 'ButtonRegister' of component 'KYPD' [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/Machine.vhd:77]
INFO: [Synth 8-638] synthesizing module 'KYPD' [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/KYPD.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element NoButton_reg was removed.  [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/KYPD.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'KYPD' (1#1) [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/KYPD.vhd:42]
INFO: [Synth 8-3491] module 'SevenSegmentDisplay' declared at 'C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:34' bound to instance 'PriceDisplay' of component 'SevenSegmentDisplay' [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/Machine.vhd:83]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay' [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:78]
INFO: [Synth 8-226] default block is never used [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:100]
INFO: [Synth 8-226] default block is never used [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:122]
INFO: [Synth 8-226] default block is never used [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay' (2#1) [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/7segmentdisplay.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/Machine.vhd:71]
WARNING: [Synth 8-3848] Net Price in module/entity Machine does not have driver. [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/Machine.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Machine' (3#1) [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/Machine.vhd:47]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[4]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[3]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[2]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[1]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 346.258 ; gain = 115.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 346.258 ; gain = 115.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 346.258 ; gain = 115.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ButtonSig" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_240" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 346.258 ; gain = 115.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KYPD 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  18 Input      4 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
Module SevenSegmentDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ButtonRegister/Button_reg was removed.  [C:/Users/jacob/VendingMachine/VendingMachine.srcs/sources_1/new/KYPD.vhd:130]
INFO: [Synth 8-5546] ROM "PriceDisplay/CLK_240" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[7]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[6]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[5]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[4]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[3]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[2]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[1]
WARNING: [Synth 8-3331] design Machine has unconnected port RowCol[0]
WARNING: [Synth 8-3331] design Machine has unconnected port Change
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[4]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[3]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[2]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[1]
WARNING: [Synth 8-3331] design Machine has unconnected port Payment[0]
INFO: [Synth 8-3886] merging instance 'PriceDisplay/Cathode_reg[1]' (FD) to 'PriceDisplay/Cathode_reg[6]'
INFO: [Synth 8-3886] merging instance 'PriceDisplay/Cathode_reg[2]' (FD) to 'PriceDisplay/Cathode_reg[6]'
INFO: [Synth 8-3886] merging instance 'PriceDisplay/Cathode_reg[3]' (FD) to 'PriceDisplay/Cathode_reg[6]'
INFO: [Synth 8-3886] merging instance 'PriceDisplay/Cathode_reg[4]' (FD) to 'PriceDisplay/Cathode_reg[6]'
INFO: [Synth 8-3886] merging instance 'PriceDisplay/Cathode_reg[5]' (FD) to 'PriceDisplay/Cathode_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PriceDisplay/Cathode_reg[6] )
WARNING: [Synth 8-3332] Sequential element (PriceDisplay/Cathode_reg[6]) is unused and will be removed from module Machine.
INFO: [Synth 8-3886] merging instance 'PriceDisplay/Anode_reg[2]' (FD) to 'PriceDisplay/DP_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 482.527 ; gain = 252.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 482.527 ; gain = 252.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PriceDisplay/Cathode_reg[0] )
WARNING: [Synth 8-3332] Sequential element (PriceDisplay/Cathode_reg[0]) is unused and will be removed from module Machine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    21|
|4     |LUT2   |     5|
|5     |LUT4   |     5|
|6     |LUT5   |     1|
|7     |LUT6   |     1|
|8     |FDRE   |    27|
|9     |IBUF   |     1|
|10    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |    79|
|2     |  PriceDisplay |SevenSegmentDisplay |    65|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 482.777 ; gain = 252.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 555.270 ; gain = 332.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacob/VendingMachine/VendingMachine.runs/synth_1/Machine.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 555.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 18:57:10 2017...
