Analysis & Synthesis report for toplevel_rv32i
Fri Dec 05 17:31:19 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated
 13. Source assignments for data_mem_rv32i:Blok_DMEM|altsyncram:ram|altsyncram_3ov:auto_generated
 14. Parameter Settings for User Entity Instance: instr_rom_rv32i:Blok_IMEM|altsyncram:rom
 15. Parameter Settings for User Entity Instance: data_mem_rv32i:Blok_DMEM|altsyncram:ram
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "mux_4to1_32bit:Blok_WBMux"
 18. Port Connectivity Checks: "brancher_rv32i:Blok_BranchComp"
 19. Port Connectivity Checks: "ctrl_unit_rv32i:Blok_CU"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Dec 05 17:31:19 2025        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; toplevel_rv32i                               ;
; Top-level Entity Name         ; toplevel_rv32i                               ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 1,509                                        ;
;     Dedicated logic registers ; 1,024                                        ;
; Total registers               ; 1024                                         ;
; Total pins                    ; 354                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 9,216                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; toplevel_rv32i     ; toplevel_rv32i     ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; toplevel_rv32i.v                 ; yes             ; User Verilog HDL File                  ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v      ;
; pc_rv32i.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/pc_rv32i.v            ;
; instr_rom_rv32i.v                ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;
; db/altsyncram_65s.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf ;
; imemory_rv32i.mif                ; yes             ; Auto-Found Memory Initialization File  ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/imemory_rv32i.mif     ;
; ctrl_unit_rv32i.v                ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/ctrl_unit_rv32i.v     ;
; reg_file_rv32i.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v      ;
; imm_select_rv32i.v               ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/imm_select_rv32i.v    ;
; brancher_rv32i.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/brancher_rv32i.v      ;
; alu_rv32i.v                      ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v           ;
; alu_adder_rv32i.v                ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_adder_rv32i.v     ;
; alu_gate_rv32i.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_gate_rv32i.v      ;
; alu_shifter_rv32i.v              ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v   ;
; alu_slt_rv32i.v                  ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_slt_rv32i.v       ;
; data_mem_rv32i.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/data_mem_rv32i.v      ;
; db/altsyncram_3ov.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_3ov.tdf ;
; loadselect_rv32i.v               ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/loadselect_rv32i.v    ;
; mux_4to1_32bit.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/mux_4to1_32bit.v      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1509  ;
; Dedicated logic registers                     ; 1024  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 210   ;
;                                               ;       ;
; Total combinational functions                 ; 1509  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 15    ;
;     -- 6 input functions                      ; 835   ;
;     -- 5 input functions                      ; 280   ;
;     -- 4 input functions                      ; 159   ;
;     -- <=3 input functions                    ; 220   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1399  ;
;     -- extended LUT mode                      ; 15    ;
;     -- arithmetic mode                        ; 95    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2466  ;
;                                               ;       ;
; Total registers                               ; 1024  ;
;     -- Dedicated logic registers              ; 1024  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,233 ;
;                                               ;       ;
; I/O pins                                      ; 354   ;
; Total block memory bits                       ; 9216  ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 1088  ;
; Total fan-out                                 ; 11880 ;
; Average fan-out                               ; 4.03  ;
+-----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |toplevel_rv32i                           ; 1509 (200)        ; 1024 (0)     ; 9216              ; 0            ; 0       ; 0         ; 0         ; 354  ; 0            ; |toplevel_rv32i                                                                        ; work         ;
;    |alu_rv32i:Blok_ALU|                   ; 372 (151)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|alu_rv32i:Blok_ALU                                                     ; work         ;
;       |alu_adder_rv32i:subblok_adder|     ; 33 (33)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_adder_rv32i:subblok_adder                       ; work         ;
;       |alu_gate_rv32i:subblok_gate|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_gate_rv32i:subblok_gate                         ; work         ;
;       |alu_shifter_rv32i:subblok_shifter| ; 144 (144)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter                   ; work         ;
;       |alu_slt_rv32i:subblok_slt|         ; 43 (43)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_slt_rv32i:subblok_slt                           ; work         ;
;    |ctrl_unit_rv32i:Blok_CU|              ; 20 (20)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|ctrl_unit_rv32i:Blok_CU                                                ; work         ;
;    |data_mem_rv32i:Blok_DMEM|             ; 38 (38)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM                                               ; work         ;
;       |altsyncram:ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|altsyncram:ram                                ; work         ;
;          |altsyncram_3ov:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|altsyncram:ram|altsyncram_3ov:auto_generated  ; work         ;
;    |imm_select_rv32i:Blok_ImmGen|         ; 27 (27)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|imm_select_rv32i:Blok_ImmGen                                           ;              ;
;    |instr_rom_rv32i:Blok_IMEM|            ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|instr_rom_rv32i:Blok_IMEM                                              ; work         ;
;       |altsyncram:rom|                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|instr_rom_rv32i:Blok_IMEM|altsyncram:rom                               ; work         ;
;          |altsyncram_65s:auto_generated|  ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated ; work         ;
;    |loadselect_rv32i:Blok_LoadSelect|     ; 28 (28)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|loadselect_rv32i:Blok_LoadSelect                                       ; work         ;
;    |mux_4to1_32bit:Blok_WBMux|            ; 45 (45)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|mux_4to1_32bit:Blok_WBMux                                              ; work         ;
;    |pc_rv32i:Blok_PC|                     ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|pc_rv32i:Blok_PC                                                       ;              ;
;    |reg_file_rv32i:Blok_RegFile|          ; 779 (779)         ; 992 (992)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel_rv32i|reg_file_rv32i:Blok_RegFile                                            ;              ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------+
; Name                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF               ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------+
; data_mem_rv32i:Blok_DMEM|altsyncram:ram|altsyncram_3ov:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; dmemory.mif       ;
; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 32           ; 32           ; --           ; --           ; 1024 ; imemory_rv32i.mif ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; reg_file_rv32i:Blok_RegFile|rf[0][0]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][1]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][2]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][3]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][4]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][5]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][6]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][7]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][8]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][9]   ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][10]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][11]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][12]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][13]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][14]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][15]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][16]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][17]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][18]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][19]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][20]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][21]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][22]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][23]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][24]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][25]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][26]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][27]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][28]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][29]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][30]  ; Stuck at GND due to stuck port data_in ;
; reg_file_rv32i:Blok_RegFile|rf[0][31]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftLeft0  ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftLeft0  ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0 ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight1 ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftLeft0  ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|Mux3                                    ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|mux_4to1_32bit:Blok_WBMux|Mux12                                  ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|imm_select_rv32i:Blok_ImmGen|Mux0                                ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |toplevel_rv32i|imm_select_rv32i:Blok_ImmGen|Mux20                               ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|loadselect_rv32i:Blok_LoadSelect|Mux13                           ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; No         ; |toplevel_rv32i|loadselect_rv32i:Blok_LoadSelect|Mux18                           ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; No         ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|Mux27                                   ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|Mux18                                   ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|Mux11                                   ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |toplevel_rv32i|data_mem_rv32i:Blok_DMEM|Mux31                                   ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 10 ALUTs             ; 10 ALUTs               ; No         ; |toplevel_rv32i|imm_select_rv32i:Blok_ImmGen|Mux15                               ;
; 33:1               ; 32 bits   ; 704 ALUTs     ; 704 ALUTs            ; 0 ALUTs                ; No         ; |toplevel_rv32i|reg_file_rv32i:Blok_RegFile|rs1[7]                               ;
; 33:1               ; 32 bits   ; 704 ALUTs     ; 704 ALUTs            ; 0 ALUTs                ; No         ; |toplevel_rv32i|reg_file_rv32i:Blok_RegFile|rs2[25]                              ;
; 14:1               ; 11 bits   ; 99 ALUTs      ; 99 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|Mux4                                          ;
; 13:1               ; 8 bits    ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|Mux23                                         ;
; 14:1               ; 4 bits    ; 36 ALUTs      ; 36 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|Mux27                                         ;
; 16:1               ; 3 bits    ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|Mux1                                          ;
; 15:1               ; 3 bits    ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |toplevel_rv32i|alu_rv32i:Blok_ALU|Mux30                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for data_mem_rv32i:Blok_DMEM|altsyncram:ram|altsyncram_3ov:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_rom_rv32i:Blok_IMEM|altsyncram:rom ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Signed Integer            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer            ;
; NUMWORDS_A                         ; 1                    ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; imemory_rv32i.mif    ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_65s       ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem_rv32i:Blok_DMEM|altsyncram:ram ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Signed Integer           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer           ;
; NUMWORDS_A                         ; 1                    ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; dmemory.mif          ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_3ov       ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 2                                        ;
; Entity Instance                           ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 1                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; data_mem_rv32i:Blok_DMEM|altsyncram:ram  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 1                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mux_4to1_32bit:Blok_WBMux" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; Z    ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "brancher_rv32i:Blok_BranchComp" ;
+-------+--------+----------+--------------------------------+
; Port  ; Type   ; Severity ; Details                        ;
+-------+--------+----------+--------------------------------+
; PC_in ; Output ; Info     ; Explicitly unconnected         ;
+-------+--------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_unit_rv32i:Blok_CU"                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; cu_ALU1src    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cu_immtype    ; Output ; Info     ; Explicitly unconnected                                                              ;
; cu_storetype  ; Output ; Info     ; Explicitly unconnected                                                              ;
; cu_branchtype ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 05 17:31:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel_rv32i -c toplevel_rv32i
Info: Found 1 design units, including 1 entities, in source file toplevel_rv32i.v
    Info: Found entity 1: toplevel_rv32i
Info: Elaborating entity "toplevel_rv32i" for the top level hierarchy
Warning (10858): Verilog HDL warning at toplevel_rv32i.v(44): object branch_taken used but never assigned
Warning (10030): Net "branch_taken" at toplevel_rv32i.v(44) has no driver or initial value, using a default initial value '0'
Warning: Using design file pc_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pc_rv32i
Info: Elaborating entity "pc_rv32i" for hierarchy "pc_rv32i:Blok_PC"
Warning: Using design file instr_rom_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: instr_rom_rv32i
Info: Elaborating entity "instr_rom_rv32i" for hierarchy "instr_rom_rv32i:Blok_IMEM"
Info: Elaborating entity "altsyncram" for hierarchy "instr_rom_rv32i:Blok_IMEM|altsyncram:rom"
Info: Elaborated megafunction instantiation "instr_rom_rv32i:Blok_IMEM|altsyncram:rom"
Info: Instantiated megafunction "instr_rom_rv32i:Blok_IMEM|altsyncram:rom" with the following parameter:
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "init_file" = "imemory_rv32i.mif"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_65s.tdf
    Info: Found entity 1: altsyncram_65s
Info: Elaborating entity "altsyncram_65s" for hierarchy "instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated"
Warning: Variable or input pin "data_a" is defined but never used
Critical Warning: Memory depth (32) in the design file differs from memory depth (256) in the Memory Initialization File "imemory_rv32i.mif" -- truncated remaining initial content value to fit RAM
Warning: Using design file ctrl_unit_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ctrl_unit_rv32i
Info: Elaborating entity "ctrl_unit_rv32i" for hierarchy "ctrl_unit_rv32i:Blok_CU"
Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(50): incomplete case statement has no default case item
Warning: Using design file reg_file_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: reg_file_rv32i
Info: Elaborating entity "reg_file_rv32i" for hierarchy "reg_file_rv32i:Blok_RegFile"
Warning: Using design file imm_select_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: imm_select_rv32i
Info: Elaborating entity "imm_select_rv32i" for hierarchy "imm_select_rv32i:Blok_ImmGen"
Warning (10230): Verilog HDL assignment warning at imm_select_rv32i.v(32): truncated value with size 33 to match size of target (32)
Warning: Using design file brancher_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: brancher_rv32i
Info: Elaborating entity "brancher_rv32i" for hierarchy "brancher_rv32i:Blok_BranchComp"
Warning: Using design file alu_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu_rv32i
Info: Elaborating entity "alu_rv32i" for hierarchy "alu_rv32i:Blok_ALU"
Warning (10463): Verilog HDL Declaration warning at alu_adder_rv32i.v(12): "type" is SystemVerilog-2005 keyword
Warning: Using design file alu_adder_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu_adder_rv32i
Info: Elaborating entity "alu_adder_rv32i" for hierarchy "alu_rv32i:Blok_ALU|alu_adder_rv32i:subblok_adder"
Warning (10463): Verilog HDL Declaration warning at alu_gate_rv32i.v(12): "type" is SystemVerilog-2005 keyword
Warning: Using design file alu_gate_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu_gate_rv32i
Info: Elaborating entity "alu_gate_rv32i" for hierarchy "alu_rv32i:Blok_ALU|alu_gate_rv32i:subblok_gate"
Warning (10463): Verilog HDL Declaration warning at alu_shifter_rv32i.v(12): "type" is SystemVerilog-2005 keyword
Warning: Using design file alu_shifter_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu_shifter_rv32i
Info: Elaborating entity "alu_shifter_rv32i" for hierarchy "alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter"
Warning (10463): Verilog HDL Declaration warning at alu_slt_rv32i.v(12): "type" is SystemVerilog-2005 keyword
Warning: Using design file alu_slt_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu_slt_rv32i
Info: Elaborating entity "alu_slt_rv32i" for hierarchy "alu_rv32i:Blok_ALU|alu_slt_rv32i:subblok_slt"
Warning: Using design file data_mem_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: data_mem_rv32i
Info: Elaborating entity "data_mem_rv32i" for hierarchy "data_mem_rv32i:Blok_DMEM"
Info: Elaborating entity "altsyncram" for hierarchy "data_mem_rv32i:Blok_DMEM|altsyncram:ram"
Info: Elaborated megafunction instantiation "data_mem_rv32i:Blok_DMEM|altsyncram:ram"
Info: Instantiated megafunction "data_mem_rv32i:Blok_DMEM|altsyncram:ram" with the following parameter:
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "init_file" = "dmemory.mif"
    Info: Parameter "width_byteena_a" = "4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ov.tdf
    Info: Found entity 1: altsyncram_3ov
Info: Elaborating entity "altsyncram_3ov" for hierarchy "data_mem_rv32i:Blok_DMEM|altsyncram:ram|altsyncram_3ov:auto_generated"
Warning (10463): Verilog HDL Declaration warning at loadselect_rv32i.v(11): "type" is SystemVerilog-2005 keyword
Warning: Using design file loadselect_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: loadselect_rv32i
Info: Elaborating entity "loadselect_rv32i" for hierarchy "loadselect_rv32i:Blok_LoadSelect"
Warning: Using design file mux_4to1_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mux_4to1_32bit
Info: Elaborating entity "mux_4to1_32bit" for hierarchy "mux_4to1_32bit:Blok_WBMux"
Info: Implemented 2951 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 352 output pins
    Info: Implemented 2533 logic cells
    Info: Implemented 64 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Fri Dec 05 17:31:19 2025
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:13


