INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn3_8/learn3_8.sim/sim_1/impl/timing/xsim/tb_learn3_8_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module learn3_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn3_8/learn3_8.srcs/sim_1/new/tb_my3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_learn3_8
