# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_benches.srcs/sources_1/new/tb_echo_processor.vhd" \

# Do not sort compile order
nosort
