#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56141ba2ec30 .scope module, "carry_bypass_adder_tb" "carry_bypass_adder_tb" 2 1;
 .timescale 0 0;
v0x56141ba5dc00_0 .var "a", 3 0;
v0x56141ba5dce0_0 .var "b", 3 0;
v0x56141ba5dda0_0 .var "c_in", 0 0;
v0x56141ba5ded0_0 .net "c_out", 0 0, L_0x56141ba60230;  1 drivers
v0x56141ba5df70_0 .net "sum", 3 0, L_0x56141ba5ffa0;  1 drivers
S_0x56141ba29530 .scope module, "u1" "carry_bypass_adder" 2 8, 3 1 0, S_0x56141ba2ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
v0x56141ba5d500_0 .net "a", 3 0, v0x56141ba5dc00_0;  1 drivers
v0x56141ba5d630_0 .net "b", 3 0, v0x56141ba5dce0_0;  1 drivers
v0x56141ba5d740_0 .net "c_in", 0 0, v0x56141ba5dda0_0;  1 drivers
v0x56141ba5d7e0_0 .net "c_internal_out", 0 0, L_0x56141ba5fbf0;  1 drivers
v0x56141ba5d880_0 .net "c_out", 0 0, L_0x56141ba60230;  alias, 1 drivers
v0x56141ba5d970_0 .net "e1", 0 0, L_0x56141ba5e2d0;  1 drivers
v0x56141ba5da60_0 .net "e2", 3 0, L_0x56141ba5e0b0;  1 drivers
v0x56141ba5db00_0 .net "sum", 3 0, L_0x56141ba5ffa0;  alias, 1 drivers
S_0x56141ba27060 .scope module, "u1" "propagate" 3 11, 3 41 0, S_0x56141ba29530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "c"
    .port_info 3 /OUTPUT 1 "P"
L_0x56141ba5e0b0 .functor XOR 4, v0x56141ba5dc00_0, v0x56141ba5dce0_0, C4<0000>, C4<0000>;
v0x56141ba2bcb0_0 .net "P", 0 0, L_0x56141ba5e2d0;  alias, 1 drivers
v0x56141ba59740_0 .net "a", 3 0, v0x56141ba5dc00_0;  alias, 1 drivers
v0x56141ba59820_0 .net "b", 3 0, v0x56141ba5dce0_0;  alias, 1 drivers
v0x56141ba598e0_0 .net "c", 3 0, L_0x56141ba5e0b0;  alias, 1 drivers
L_0x56141ba5e2d0 .reduce/and L_0x56141ba5e0b0;
S_0x56141ba59a40 .scope module, "u2" "ripple_carry_adder" 3 12, 3 16 0, S_0x56141ba29530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
v0x56141ba5c500_0 .net "a", 3 0, v0x56141ba5dc00_0;  alias, 1 drivers
v0x56141ba5c5e0_0 .net "b", 3 0, v0x56141ba5dce0_0;  alias, 1 drivers
v0x56141ba5c6b0_0 .net "c_in", 0 0, v0x56141ba5dda0_0;  alias, 1 drivers
v0x56141ba5c7b0_0 .net "c_out", 0 0, L_0x56141ba5fbf0;  alias, 1 drivers
v0x56141ba5c880_0 .net "sum", 3 0, L_0x56141ba5ffa0;  alias, 1 drivers
v0x56141ba5c920_0 .net "w1", 0 0, L_0x56141ba5e6b0;  1 drivers
v0x56141ba5ca10_0 .net "w2", 0 0, L_0x56141ba5eda0;  1 drivers
v0x56141ba5cb00_0 .net "w3", 0 0, L_0x56141ba5f4c0;  1 drivers
L_0x56141ba5e800 .part v0x56141ba5dc00_0, 0, 1;
L_0x56141ba5e930 .part v0x56141ba5dce0_0, 0, 1;
L_0x56141ba5eef0 .part v0x56141ba5dc00_0, 1, 1;
L_0x56141ba5f020 .part v0x56141ba5dce0_0, 1, 1;
L_0x56141ba5f610 .part v0x56141ba5dc00_0, 2, 1;
L_0x56141ba5f740 .part v0x56141ba5dce0_0, 2, 1;
L_0x56141ba5fd80 .part v0x56141ba5dc00_0, 3, 1;
L_0x56141ba5feb0 .part v0x56141ba5dce0_0, 3, 1;
L_0x56141ba5ffa0 .concat8 [ 1 1 1 1], L_0x56141ba5e420, L_0x56141ba5ead0, L_0x56141ba5f1f0, L_0x56141ba5f920;
S_0x56141ba59c30 .scope module, "u1" "full_adder" 3 25, 3 31 0, S_0x56141ba59a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x56141ba5e390 .functor XOR 1, L_0x56141ba5e800, L_0x56141ba5e930, C4<0>, C4<0>;
L_0x56141ba5e420 .functor XOR 1, L_0x56141ba5e390, v0x56141ba5dda0_0, C4<0>, C4<0>;
L_0x56141ba5e490 .functor XOR 1, L_0x56141ba5e800, L_0x56141ba5e930, C4<0>, C4<0>;
L_0x56141ba5e550 .functor AND 1, L_0x56141ba5e490, v0x56141ba5dda0_0, C4<1>, C4<1>;
L_0x56141ba5e640 .functor AND 1, L_0x56141ba5e800, L_0x56141ba5e930, C4<1>, C4<1>;
L_0x56141ba5e6b0 .functor OR 1, L_0x56141ba5e550, L_0x56141ba5e640, C4<0>, C4<0>;
v0x56141ba59e00_0 .net *"_s0", 0 0, L_0x56141ba5e390;  1 drivers
v0x56141ba59f00_0 .net *"_s4", 0 0, L_0x56141ba5e490;  1 drivers
v0x56141ba59fe0_0 .net *"_s6", 0 0, L_0x56141ba5e550;  1 drivers
v0x56141ba5a0d0_0 .net *"_s8", 0 0, L_0x56141ba5e640;  1 drivers
v0x56141ba5a1b0_0 .net "a", 0 0, L_0x56141ba5e800;  1 drivers
v0x56141ba5a2c0_0 .net "b", 0 0, L_0x56141ba5e930;  1 drivers
v0x56141ba5a380_0 .net "c_in", 0 0, v0x56141ba5dda0_0;  alias, 1 drivers
v0x56141ba5a440_0 .net "c_out", 0 0, L_0x56141ba5e6b0;  alias, 1 drivers
v0x56141ba5a500_0 .net "sum", 0 0, L_0x56141ba5e420;  1 drivers
S_0x56141ba5a660 .scope module, "u2" "full_adder" 3 26, 3 31 0, S_0x56141ba59a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x56141ba5ea60 .functor XOR 1, L_0x56141ba5eef0, L_0x56141ba5f020, C4<0>, C4<0>;
L_0x56141ba5ead0 .functor XOR 1, L_0x56141ba5ea60, L_0x56141ba5e6b0, C4<0>, C4<0>;
L_0x56141ba5ebd0 .functor XOR 1, L_0x56141ba5eef0, L_0x56141ba5f020, C4<0>, C4<0>;
L_0x56141ba5ec40 .functor AND 1, L_0x56141ba5ebd0, L_0x56141ba5e6b0, C4<1>, C4<1>;
L_0x56141ba5ed30 .functor AND 1, L_0x56141ba5eef0, L_0x56141ba5f020, C4<1>, C4<1>;
L_0x56141ba5eda0 .functor OR 1, L_0x56141ba5ec40, L_0x56141ba5ed30, C4<0>, C4<0>;
v0x56141ba5a800_0 .net *"_s0", 0 0, L_0x56141ba5ea60;  1 drivers
v0x56141ba5a8e0_0 .net *"_s4", 0 0, L_0x56141ba5ebd0;  1 drivers
v0x56141ba5a9c0_0 .net *"_s6", 0 0, L_0x56141ba5ec40;  1 drivers
v0x56141ba5aab0_0 .net *"_s8", 0 0, L_0x56141ba5ed30;  1 drivers
v0x56141ba5ab90_0 .net "a", 0 0, L_0x56141ba5eef0;  1 drivers
v0x56141ba5aca0_0 .net "b", 0 0, L_0x56141ba5f020;  1 drivers
v0x56141ba5ad60_0 .net "c_in", 0 0, L_0x56141ba5e6b0;  alias, 1 drivers
v0x56141ba5ae00_0 .net "c_out", 0 0, L_0x56141ba5eda0;  alias, 1 drivers
v0x56141ba5aea0_0 .net "sum", 0 0, L_0x56141ba5ead0;  1 drivers
S_0x56141ba5b030 .scope module, "u3" "full_adder" 3 27, 3 31 0, S_0x56141ba59a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x56141ba5f180 .functor XOR 1, L_0x56141ba5f610, L_0x56141ba5f740, C4<0>, C4<0>;
L_0x56141ba5f1f0 .functor XOR 1, L_0x56141ba5f180, L_0x56141ba5eda0, C4<0>, C4<0>;
L_0x56141ba5f2f0 .functor XOR 1, L_0x56141ba5f610, L_0x56141ba5f740, C4<0>, C4<0>;
L_0x56141ba5f360 .functor AND 1, L_0x56141ba5f2f0, L_0x56141ba5eda0, C4<1>, C4<1>;
L_0x56141ba5f450 .functor AND 1, L_0x56141ba5f610, L_0x56141ba5f740, C4<1>, C4<1>;
L_0x56141ba5f4c0 .functor OR 1, L_0x56141ba5f360, L_0x56141ba5f450, C4<0>, C4<0>;
v0x56141ba5b1e0_0 .net *"_s0", 0 0, L_0x56141ba5f180;  1 drivers
v0x56141ba5b2c0_0 .net *"_s4", 0 0, L_0x56141ba5f2f0;  1 drivers
v0x56141ba5b3a0_0 .net *"_s6", 0 0, L_0x56141ba5f360;  1 drivers
v0x56141ba5b490_0 .net *"_s8", 0 0, L_0x56141ba5f450;  1 drivers
v0x56141ba5b570_0 .net "a", 0 0, L_0x56141ba5f610;  1 drivers
v0x56141ba5b680_0 .net "b", 0 0, L_0x56141ba5f740;  1 drivers
v0x56141ba5b740_0 .net "c_in", 0 0, L_0x56141ba5eda0;  alias, 1 drivers
v0x56141ba5b7e0_0 .net "c_out", 0 0, L_0x56141ba5f4c0;  alias, 1 drivers
v0x56141ba5b880_0 .net "sum", 0 0, L_0x56141ba5f1f0;  1 drivers
S_0x56141ba5baa0 .scope module, "u4" "full_adder" 3 28, 3 31 0, S_0x56141ba59a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x56141ba5f8b0 .functor XOR 1, L_0x56141ba5fd80, L_0x56141ba5feb0, C4<0>, C4<0>;
L_0x56141ba5f920 .functor XOR 1, L_0x56141ba5f8b0, L_0x56141ba5f4c0, C4<0>, C4<0>;
L_0x56141ba5fa20 .functor XOR 1, L_0x56141ba5fd80, L_0x56141ba5feb0, C4<0>, C4<0>;
L_0x56141ba5fa90 .functor AND 1, L_0x56141ba5fa20, L_0x56141ba5f4c0, C4<1>, C4<1>;
L_0x56141ba5fb80 .functor AND 1, L_0x56141ba5fd80, L_0x56141ba5feb0, C4<1>, C4<1>;
L_0x56141ba5fbf0 .functor OR 1, L_0x56141ba5fa90, L_0x56141ba5fb80, C4<0>, C4<0>;
v0x56141ba5bc20_0 .net *"_s0", 0 0, L_0x56141ba5f8b0;  1 drivers
v0x56141ba5bd20_0 .net *"_s4", 0 0, L_0x56141ba5fa20;  1 drivers
v0x56141ba5be00_0 .net *"_s6", 0 0, L_0x56141ba5fa90;  1 drivers
v0x56141ba5bef0_0 .net *"_s8", 0 0, L_0x56141ba5fb80;  1 drivers
v0x56141ba5bfd0_0 .net "a", 0 0, L_0x56141ba5fd80;  1 drivers
v0x56141ba5c0e0_0 .net "b", 0 0, L_0x56141ba5feb0;  1 drivers
v0x56141ba5c1a0_0 .net "c_in", 0 0, L_0x56141ba5f4c0;  alias, 1 drivers
v0x56141ba5c240_0 .net "c_out", 0 0, L_0x56141ba5fbf0;  alias, 1 drivers
v0x56141ba5c2e0_0 .net "sum", 0 0, L_0x56141ba5f920;  1 drivers
S_0x56141ba5cc50 .scope module, "u3" "multiplex" 3 13, 3 53 0, S_0x56141ba29530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "d0"
    .port_info 2 /INPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "Y"
L_0x56141ba600e0 .functor NOT 1, L_0x56141ba5e2d0, C4<0>, C4<0>, C4<0>;
L_0x56141ba60150 .functor AND 1, L_0x56141ba600e0, L_0x56141ba5fbf0, C4<1>, C4<1>;
L_0x56141ba601c0 .functor AND 1, L_0x56141ba5e2d0, v0x56141ba5dda0_0, C4<1>, C4<1>;
L_0x56141ba60230 .functor OR 1, L_0x56141ba60150, L_0x56141ba601c0, C4<0>, C4<0>;
v0x56141ba5ce90_0 .net "Y", 0 0, L_0x56141ba60230;  alias, 1 drivers
v0x56141ba5cf50_0 .net *"_s0", 0 0, L_0x56141ba600e0;  1 drivers
v0x56141ba5d030_0 .net *"_s2", 0 0, L_0x56141ba60150;  1 drivers
v0x56141ba5d0f0_0 .net *"_s4", 0 0, L_0x56141ba601c0;  1 drivers
v0x56141ba5d1d0_0 .net "d0", 0 0, L_0x56141ba5fbf0;  alias, 1 drivers
v0x56141ba5d310_0 .net "d1", 0 0, v0x56141ba5dda0_0;  alias, 1 drivers
v0x56141ba5d400_0 .net "s", 0 0, L_0x56141ba5e2d0;  alias, 1 drivers
    .scope S_0x56141ba2ec30;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "four_bit_test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 12 "$monitor", "a=%b b=%b c_in=%b sum=%b c_out=%b", v0x56141ba5dc00_0, v0x56141ba5dce0_0, v0x56141ba5dda0_0, v0x56141ba5df70_0, v0x56141ba5ded0_0 {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x56141ba5dc00_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56141ba5dce0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56141ba5dda0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56141ba5dc00_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56141ba5dce0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56141ba5dda0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56141ba5dc00_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56141ba5dce0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56141ba5dda0_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "carry_bypass_adder_tb.v";
    "carry_bypass_adder.v";
