/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue May 12 15:31:56 2015
 *                 Full Compile MD5 Checksum  654f5b1025c3f32e1ac79a0158cb9296
 *                     (minus title and desc)
 *                 MD5 Checksum               f5dfcaebcf2741b1de57e2e58f246be2
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16053
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_TOPS_H__
#define BCHP_DS_A_TOPS_H__

/***************************************************************************
 *DS_A_TOPS - Downstream Top Level Registers
 ***************************************************************************/
#define BCHP_DS_A_TOPS_POWERUP0                  0x04300100 /* [RW] Power Control Register 0 */
#define BCHP_DS_A_TOPS_POWERUP0_SET              0x04300104 /* [WO] Power Control SET Register 0 */
#define BCHP_DS_A_TOPS_POWERUP0_CLR              0x04300108 /* [WO] Power Control CLR Register 0 */
#define BCHP_DS_A_TOPS_POWERUP1                  0x0430010c /* [RW] Power Control Register 1 */
#define BCHP_DS_A_TOPS_POWERUP1_SET              0x04300110 /* [WO] Power Control SET Register 1 */
#define BCHP_DS_A_TOPS_POWERUP1_CLR              0x04300114 /* [WO] Power Control CLR Register 1 */
#define BCHP_DS_A_TOPS_RESET0                    0x04300118 /* [RW] Reset Control Register 0 */
#define BCHP_DS_A_TOPS_RESET0_SET                0x0430011c /* [WO] Reset Control SET Register 0 */
#define BCHP_DS_A_TOPS_RESET0_CLR                0x04300120 /* [WO] Reset Control CLR Register 0 */
#define BCHP_DS_A_TOPS_RESET1                    0x04300124 /* [RW] Reset Control Register 1 */
#define BCHP_DS_A_TOPS_RESET1_SET                0x04300128 /* [WO] Reset Control SET Register 1 */
#define BCHP_DS_A_TOPS_RESET1_CLR                0x0430012c /* [WO] Reset Control CLR Register 1 */
#define BCHP_DS_A_TOPS_US_CTL                    0x04300130 /* [CFG] US Control register */
#define BCHP_DS_A_TOPS_MEM_CTL                   0x04300134 /* [CFG] Memory Control register */
#define BCHP_DS_A_TOPS_PDA_STATUS                0x04300138 /* [RO] SRAM Power Down Array Status register */
#define BCHP_DS_A_TOPS_EPOCH_COUNT               0x0430013c /* [RO] EPOCH counter status register */
#define BCHP_DS_A_TOPS_ECO_SPARE1                0x04300140 /* [CFG] Reserved for software use */
#define BCHP_DS_A_TOPS_ECO_SPARE2                0x04300144 /* [CFG] Reserved for software use */
#define BCHP_DS_A_TOPS_OI_OB_CTL                 0x04300148 /* [CFG] OI OOB Control register */

/***************************************************************************
 *POWERUP0 - Power Control Register 0
 ***************************************************************************/
/* DS_A_TOPS :: POWERUP0 :: ECO_SPARE_0 [31:16] */
#define BCHP_DS_A_TOPS_POWERUP0_ECO_SPARE_0_MASK                   0xffff0000
#define BCHP_DS_A_TOPS_POWERUP0_ECO_SPARE_0_SHIFT                  16
#define BCHP_DS_A_TOPS_POWERUP0_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_TOPS :: POWERUP0 :: DS_PWRUP [15:00] */
#define BCHP_DS_A_TOPS_POWERUP0_DS_PWRUP_MASK                      0x0000ffff
#define BCHP_DS_A_TOPS_POWERUP0_DS_PWRUP_SHIFT                     0
#define BCHP_DS_A_TOPS_POWERUP0_DS_PWRUP_DEFAULT                   0x00000000

/***************************************************************************
 *POWERUP0_SET - Power Control SET Register 0
 ***************************************************************************/
/* DS_A_TOPS :: POWERUP0_SET :: ECO_SPARE_0 [31:16] */
#define BCHP_DS_A_TOPS_POWERUP0_SET_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_DS_A_TOPS_POWERUP0_SET_ECO_SPARE_0_SHIFT              16
#define BCHP_DS_A_TOPS_POWERUP0_SET_ECO_SPARE_0_DEFAULT            0x00000000

/* DS_A_TOPS :: POWERUP0_SET :: DS_POWERUP_SET [15:00] */
#define BCHP_DS_A_TOPS_POWERUP0_SET_DS_POWERUP_SET_MASK            0x0000ffff
#define BCHP_DS_A_TOPS_POWERUP0_SET_DS_POWERUP_SET_SHIFT           0
#define BCHP_DS_A_TOPS_POWERUP0_SET_DS_POWERUP_SET_DEFAULT         0x00000000

/***************************************************************************
 *POWERUP0_CLR - Power Control CLR Register 0
 ***************************************************************************/
/* DS_A_TOPS :: POWERUP0_CLR :: ECO_SPARE_0 [31:16] */
#define BCHP_DS_A_TOPS_POWERUP0_CLR_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_DS_A_TOPS_POWERUP0_CLR_ECO_SPARE_0_SHIFT              16
#define BCHP_DS_A_TOPS_POWERUP0_CLR_ECO_SPARE_0_DEFAULT            0x00000000

/* DS_A_TOPS :: POWERUP0_CLR :: DS_POWERUP_CLR [15:00] */
#define BCHP_DS_A_TOPS_POWERUP0_CLR_DS_POWERUP_CLR_MASK            0x0000ffff
#define BCHP_DS_A_TOPS_POWERUP0_CLR_DS_POWERUP_CLR_SHIFT           0
#define BCHP_DS_A_TOPS_POWERUP0_CLR_DS_POWERUP_CLR_DEFAULT         0x00000000

/***************************************************************************
 *POWERUP1 - Power Control Register 1
 ***************************************************************************/
/* DS_A_TOPS :: POWERUP1 :: ECO_SPARE_0 [31:11] */
#define BCHP_DS_A_TOPS_POWERUP1_ECO_SPARE_0_MASK                   0xfffff800
#define BCHP_DS_A_TOPS_POWERUP1_ECO_SPARE_0_SHIFT                  11
#define BCHP_DS_A_TOPS_POWERUP1_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_TOPS :: POWERUP1 :: ECO_SPARE_1 [10:10] */
#define BCHP_DS_A_TOPS_POWERUP1_ECO_SPARE_1_MASK                   0x00000400
#define BCHP_DS_A_TOPS_POWERUP1_ECO_SPARE_1_SHIFT                  10
#define BCHP_DS_A_TOPS_POWERUP1_ECO_SPARE_1_DEFAULT                0x00000000

/* DS_A_TOPS :: POWERUP1 :: IFDAC [09:09] */
#define BCHP_DS_A_TOPS_POWERUP1_IFDAC_MASK                         0x00000200
#define BCHP_DS_A_TOPS_POWERUP1_IFDAC_SHIFT                        9
#define BCHP_DS_A_TOPS_POWERUP1_IFDAC_DEFAULT                      0x00000000

/* DS_A_TOPS :: POWERUP1 :: FEC [08:08] */
#define BCHP_DS_A_TOPS_POWERUP1_FEC_MASK                           0x00000100
#define BCHP_DS_A_TOPS_POWERUP1_FEC_SHIFT                          8
#define BCHP_DS_A_TOPS_POWERUP1_FEC_DEFAULT                        0x00000000

/* DS_A_TOPS :: POWERUP1 :: TP [07:07] */
#define BCHP_DS_A_TOPS_POWERUP1_TP_MASK                            0x00000080
#define BCHP_DS_A_TOPS_POWERUP1_TP_SHIFT                           7
#define BCHP_DS_A_TOPS_POWERUP1_TP_DEFAULT                         0x00000000

/* DS_A_TOPS :: POWERUP1 :: FFT [06:06] */
#define BCHP_DS_A_TOPS_POWERUP1_FFT_MASK                           0x00000040
#define BCHP_DS_A_TOPS_POWERUP1_FFT_SHIFT                          6
#define BCHP_DS_A_TOPS_POWERUP1_FFT_DEFAULT                        0x00000000

/* DS_A_TOPS :: POWERUP1 :: CHAN_CPPM [05:05] */
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_CPPM_MASK                     0x00000020
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_CPPM_SHIFT                    5
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_CPPM_DEFAULT                  0x00000000

/* DS_A_TOPS :: POWERUP1 :: CHAN_SPECA [04:04] */
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_SPECA_MASK                    0x00000010
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_SPECA_SHIFT                   4
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_SPECA_DEFAULT                 0x00000000

/* DS_A_TOPS :: POWERUP1 :: CHAN_IFFT [03:03] */
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_IFFT_MASK                     0x00000008
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_IFFT_SHIFT                    3
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_IFFT_DEFAULT                  0x00000000

/* DS_A_TOPS :: POWERUP1 :: CHAN_PPF [02:02] */
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_PPF_MASK                      0x00000004
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_PPF_SHIFT                     2
#define BCHP_DS_A_TOPS_POWERUP1_CHAN_PPF_DEFAULT                   0x00000000

/* DS_A_TOPS :: POWERUP1 :: OOB [01:01] */
#define BCHP_DS_A_TOPS_POWERUP1_OOB_MASK                           0x00000002
#define BCHP_DS_A_TOPS_POWERUP1_OOB_SHIFT                          1
#define BCHP_DS_A_TOPS_POWERUP1_OOB_DEFAULT                        0x00000000

/* DS_A_TOPS :: POWERUP1 :: OOB_NEW [00:00] */
#define BCHP_DS_A_TOPS_POWERUP1_OOB_NEW_MASK                       0x00000001
#define BCHP_DS_A_TOPS_POWERUP1_OOB_NEW_SHIFT                      0
#define BCHP_DS_A_TOPS_POWERUP1_OOB_NEW_DEFAULT                    0x00000000

/***************************************************************************
 *POWERUP1_SET - Power Control SET Register 1
 ***************************************************************************/
/* DS_A_TOPS :: POWERUP1_SET :: ECO_SPARE_0 [31:10] */
#define BCHP_DS_A_TOPS_POWERUP1_SET_ECO_SPARE_0_MASK               0xfffffc00
#define BCHP_DS_A_TOPS_POWERUP1_SET_ECO_SPARE_0_SHIFT              10

/* DS_A_TOPS :: POWERUP1_SET :: DS_POWERUP_SET [09:00] */
#define BCHP_DS_A_TOPS_POWERUP1_SET_DS_POWERUP_SET_MASK            0x000003ff
#define BCHP_DS_A_TOPS_POWERUP1_SET_DS_POWERUP_SET_SHIFT           0
#define BCHP_DS_A_TOPS_POWERUP1_SET_DS_POWERUP_SET_DEFAULT         0x00000000

/***************************************************************************
 *POWERUP1_CLR - Power Control CLR Register 1
 ***************************************************************************/
/* DS_A_TOPS :: POWERUP1_CLR :: ECO_SPARE_0 [31:10] */
#define BCHP_DS_A_TOPS_POWERUP1_CLR_ECO_SPARE_0_MASK               0xfffffc00
#define BCHP_DS_A_TOPS_POWERUP1_CLR_ECO_SPARE_0_SHIFT              10

/* DS_A_TOPS :: POWERUP1_CLR :: DS_POWERUP_CLR [09:00] */
#define BCHP_DS_A_TOPS_POWERUP1_CLR_DS_POWERUP_CLR_MASK            0x000003ff
#define BCHP_DS_A_TOPS_POWERUP1_CLR_DS_POWERUP_CLR_SHIFT           0
#define BCHP_DS_A_TOPS_POWERUP1_CLR_DS_POWERUP_CLR_DEFAULT         0x00000000

/***************************************************************************
 *RESET0 - Reset Control Register 0
 ***************************************************************************/
/* DS_A_TOPS :: RESET0 :: ECO_SPARE_0 [31:16] */
#define BCHP_DS_A_TOPS_RESET0_ECO_SPARE_0_MASK                     0xffff0000
#define BCHP_DS_A_TOPS_RESET0_ECO_SPARE_0_SHIFT                    16
#define BCHP_DS_A_TOPS_RESET0_ECO_SPARE_0_DEFAULT                  0x00000000

/* DS_A_TOPS :: RESET0 :: DS_RESET [15:00] */
#define BCHP_DS_A_TOPS_RESET0_DS_RESET_MASK                        0x0000ffff
#define BCHP_DS_A_TOPS_RESET0_DS_RESET_SHIFT                       0
#define BCHP_DS_A_TOPS_RESET0_DS_RESET_DEFAULT                     0x0000ffff

/***************************************************************************
 *RESET0_SET - Reset Control SET Register 0
 ***************************************************************************/
/* DS_A_TOPS :: RESET0_SET :: ECO_SPARE_0 [31:16] */
#define BCHP_DS_A_TOPS_RESET0_SET_ECO_SPARE_0_MASK                 0xffff0000
#define BCHP_DS_A_TOPS_RESET0_SET_ECO_SPARE_0_SHIFT                16
#define BCHP_DS_A_TOPS_RESET0_SET_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_TOPS :: RESET0_SET :: DS_RESET_SET [15:00] */
#define BCHP_DS_A_TOPS_RESET0_SET_DS_RESET_SET_MASK                0x0000ffff
#define BCHP_DS_A_TOPS_RESET0_SET_DS_RESET_SET_SHIFT               0
#define BCHP_DS_A_TOPS_RESET0_SET_DS_RESET_SET_DEFAULT             0x00000000

/***************************************************************************
 *RESET0_CLR - Reset Control CLR Register 0
 ***************************************************************************/
/* DS_A_TOPS :: RESET0_CLR :: ECO_SPARE_0 [31:16] */
#define BCHP_DS_A_TOPS_RESET0_CLR_ECO_SPARE_0_MASK                 0xffff0000
#define BCHP_DS_A_TOPS_RESET0_CLR_ECO_SPARE_0_SHIFT                16
#define BCHP_DS_A_TOPS_RESET0_CLR_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_TOPS :: RESET0_CLR :: DS_RESET_CLR [15:00] */
#define BCHP_DS_A_TOPS_RESET0_CLR_DS_RESET_CLR_MASK                0x0000ffff
#define BCHP_DS_A_TOPS_RESET0_CLR_DS_RESET_CLR_SHIFT               0
#define BCHP_DS_A_TOPS_RESET0_CLR_DS_RESET_CLR_DEFAULT             0x00000000

/***************************************************************************
 *RESET1 - Reset Control Register 1
 ***************************************************************************/
/* DS_A_TOPS :: RESET1 :: ECO_SPARE_0 [31:11] */
#define BCHP_DS_A_TOPS_RESET1_ECO_SPARE_0_MASK                     0xfffff800
#define BCHP_DS_A_TOPS_RESET1_ECO_SPARE_0_SHIFT                    11
#define BCHP_DS_A_TOPS_RESET1_ECO_SPARE_0_DEFAULT                  0x00000000

/* DS_A_TOPS :: RESET1 :: ECO_SPARE_1 [10:10] */
#define BCHP_DS_A_TOPS_RESET1_ECO_SPARE_1_MASK                     0x00000400
#define BCHP_DS_A_TOPS_RESET1_ECO_SPARE_1_SHIFT                    10
#define BCHP_DS_A_TOPS_RESET1_ECO_SPARE_1_DEFAULT                  0x00000000

/* DS_A_TOPS :: RESET1 :: IFDAC [09:09] */
#define BCHP_DS_A_TOPS_RESET1_IFDAC_MASK                           0x00000200
#define BCHP_DS_A_TOPS_RESET1_IFDAC_SHIFT                          9
#define BCHP_DS_A_TOPS_RESET1_IFDAC_DEFAULT                        0x00000001

/* DS_A_TOPS :: RESET1 :: FEC [08:08] */
#define BCHP_DS_A_TOPS_RESET1_FEC_MASK                             0x00000100
#define BCHP_DS_A_TOPS_RESET1_FEC_SHIFT                            8
#define BCHP_DS_A_TOPS_RESET1_FEC_DEFAULT                          0x00000001

/* DS_A_TOPS :: RESET1 :: TP [07:07] */
#define BCHP_DS_A_TOPS_RESET1_TP_MASK                              0x00000080
#define BCHP_DS_A_TOPS_RESET1_TP_SHIFT                             7
#define BCHP_DS_A_TOPS_RESET1_TP_DEFAULT                           0x00000001

/* DS_A_TOPS :: RESET1 :: FFT [06:06] */
#define BCHP_DS_A_TOPS_RESET1_FFT_MASK                             0x00000040
#define BCHP_DS_A_TOPS_RESET1_FFT_SHIFT                            6
#define BCHP_DS_A_TOPS_RESET1_FFT_DEFAULT                          0x00000001

/* DS_A_TOPS :: RESET1 :: CHAN_CPPM [05:05] */
#define BCHP_DS_A_TOPS_RESET1_CHAN_CPPM_MASK                       0x00000020
#define BCHP_DS_A_TOPS_RESET1_CHAN_CPPM_SHIFT                      5
#define BCHP_DS_A_TOPS_RESET1_CHAN_CPPM_DEFAULT                    0x00000001

/* DS_A_TOPS :: RESET1 :: CHAN_SPECA [04:04] */
#define BCHP_DS_A_TOPS_RESET1_CHAN_SPECA_MASK                      0x00000010
#define BCHP_DS_A_TOPS_RESET1_CHAN_SPECA_SHIFT                     4
#define BCHP_DS_A_TOPS_RESET1_CHAN_SPECA_DEFAULT                   0x00000001

/* DS_A_TOPS :: RESET1 :: CHAN_IFFT [03:03] */
#define BCHP_DS_A_TOPS_RESET1_CHAN_IFFT_MASK                       0x00000008
#define BCHP_DS_A_TOPS_RESET1_CHAN_IFFT_SHIFT                      3
#define BCHP_DS_A_TOPS_RESET1_CHAN_IFFT_DEFAULT                    0x00000001

/* DS_A_TOPS :: RESET1 :: CHAN_PPF [02:02] */
#define BCHP_DS_A_TOPS_RESET1_CHAN_PPF_MASK                        0x00000004
#define BCHP_DS_A_TOPS_RESET1_CHAN_PPF_SHIFT                       2
#define BCHP_DS_A_TOPS_RESET1_CHAN_PPF_DEFAULT                     0x00000001

/* DS_A_TOPS :: RESET1 :: OOB [01:01] */
#define BCHP_DS_A_TOPS_RESET1_OOB_MASK                             0x00000002
#define BCHP_DS_A_TOPS_RESET1_OOB_SHIFT                            1
#define BCHP_DS_A_TOPS_RESET1_OOB_DEFAULT                          0x00000001

/* DS_A_TOPS :: RESET1 :: OOB_NEW [00:00] */
#define BCHP_DS_A_TOPS_RESET1_OOB_NEW_MASK                         0x00000001
#define BCHP_DS_A_TOPS_RESET1_OOB_NEW_SHIFT                        0
#define BCHP_DS_A_TOPS_RESET1_OOB_NEW_DEFAULT                      0x00000001

/***************************************************************************
 *RESET1_SET - Reset Control SET Register 1
 ***************************************************************************/
/* DS_A_TOPS :: RESET1_SET :: ECO_SPARE_0 [31:11] */
#define BCHP_DS_A_TOPS_RESET1_SET_ECO_SPARE_0_MASK                 0xfffff800
#define BCHP_DS_A_TOPS_RESET1_SET_ECO_SPARE_0_SHIFT                11
#define BCHP_DS_A_TOPS_RESET1_SET_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_TOPS :: RESET1_SET :: ECO_SPARE_1 [10:10] */
#define BCHP_DS_A_TOPS_RESET1_SET_ECO_SPARE_1_MASK                 0x00000400
#define BCHP_DS_A_TOPS_RESET1_SET_ECO_SPARE_1_SHIFT                10
#define BCHP_DS_A_TOPS_RESET1_SET_ECO_SPARE_1_DEFAULT              0x00000000

/* DS_A_TOPS :: RESET1_SET :: IFDAC [09:09] */
#define BCHP_DS_A_TOPS_RESET1_SET_IFDAC_MASK                       0x00000200
#define BCHP_DS_A_TOPS_RESET1_SET_IFDAC_SHIFT                      9
#define BCHP_DS_A_TOPS_RESET1_SET_IFDAC_DEFAULT                    0x00000001

/* DS_A_TOPS :: RESET1_SET :: FEC [08:08] */
#define BCHP_DS_A_TOPS_RESET1_SET_FEC_MASK                         0x00000100
#define BCHP_DS_A_TOPS_RESET1_SET_FEC_SHIFT                        8
#define BCHP_DS_A_TOPS_RESET1_SET_FEC_DEFAULT                      0x00000001

/* DS_A_TOPS :: RESET1_SET :: TP [07:07] */
#define BCHP_DS_A_TOPS_RESET1_SET_TP_MASK                          0x00000080
#define BCHP_DS_A_TOPS_RESET1_SET_TP_SHIFT                         7
#define BCHP_DS_A_TOPS_RESET1_SET_TP_DEFAULT                       0x00000001

/* DS_A_TOPS :: RESET1_SET :: FFT [06:06] */
#define BCHP_DS_A_TOPS_RESET1_SET_FFT_MASK                         0x00000040
#define BCHP_DS_A_TOPS_RESET1_SET_FFT_SHIFT                        6
#define BCHP_DS_A_TOPS_RESET1_SET_FFT_DEFAULT                      0x00000001

/* DS_A_TOPS :: RESET1_SET :: CHAN_CPPM [05:05] */
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_CPPM_MASK                   0x00000020
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_CPPM_SHIFT                  5
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_CPPM_DEFAULT                0x00000001

/* DS_A_TOPS :: RESET1_SET :: CHAN_SPECA [04:04] */
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_SPECA_MASK                  0x00000010
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_SPECA_SHIFT                 4
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_SPECA_DEFAULT               0x00000001

/* DS_A_TOPS :: RESET1_SET :: CHAN_IFFT [03:03] */
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_IFFT_MASK                   0x00000008
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_IFFT_SHIFT                  3
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_IFFT_DEFAULT                0x00000001

/* DS_A_TOPS :: RESET1_SET :: CHAN_PPF [02:02] */
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_PPF_MASK                    0x00000004
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_PPF_SHIFT                   2
#define BCHP_DS_A_TOPS_RESET1_SET_CHAN_PPF_DEFAULT                 0x00000001

/* DS_A_TOPS :: RESET1_SET :: OOB [01:01] */
#define BCHP_DS_A_TOPS_RESET1_SET_OOB_MASK                         0x00000002
#define BCHP_DS_A_TOPS_RESET1_SET_OOB_SHIFT                        1
#define BCHP_DS_A_TOPS_RESET1_SET_OOB_DEFAULT                      0x00000001

/* DS_A_TOPS :: RESET1_SET :: OOB_NEW [00:00] */
#define BCHP_DS_A_TOPS_RESET1_SET_OOB_NEW_MASK                     0x00000001
#define BCHP_DS_A_TOPS_RESET1_SET_OOB_NEW_SHIFT                    0
#define BCHP_DS_A_TOPS_RESET1_SET_OOB_NEW_DEFAULT                  0x00000001

/***************************************************************************
 *RESET1_CLR - Reset Control CLR Register 1
 ***************************************************************************/
/* DS_A_TOPS :: RESET1_CLR :: ECO_SPARE_0 [31:11] */
#define BCHP_DS_A_TOPS_RESET1_CLR_ECO_SPARE_0_MASK                 0xfffff800
#define BCHP_DS_A_TOPS_RESET1_CLR_ECO_SPARE_0_SHIFT                11
#define BCHP_DS_A_TOPS_RESET1_CLR_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_TOPS :: RESET1_CLR :: ECO_SPARE_1 [10:10] */
#define BCHP_DS_A_TOPS_RESET1_CLR_ECO_SPARE_1_MASK                 0x00000400
#define BCHP_DS_A_TOPS_RESET1_CLR_ECO_SPARE_1_SHIFT                10
#define BCHP_DS_A_TOPS_RESET1_CLR_ECO_SPARE_1_DEFAULT              0x00000000

/* DS_A_TOPS :: RESET1_CLR :: IFDAC [09:09] */
#define BCHP_DS_A_TOPS_RESET1_CLR_IFDAC_MASK                       0x00000200
#define BCHP_DS_A_TOPS_RESET1_CLR_IFDAC_SHIFT                      9
#define BCHP_DS_A_TOPS_RESET1_CLR_IFDAC_DEFAULT                    0x00000001

/* DS_A_TOPS :: RESET1_CLR :: FEC [08:08] */
#define BCHP_DS_A_TOPS_RESET1_CLR_FEC_MASK                         0x00000100
#define BCHP_DS_A_TOPS_RESET1_CLR_FEC_SHIFT                        8
#define BCHP_DS_A_TOPS_RESET1_CLR_FEC_DEFAULT                      0x00000001

/* DS_A_TOPS :: RESET1_CLR :: TP [07:07] */
#define BCHP_DS_A_TOPS_RESET1_CLR_TP_MASK                          0x00000080
#define BCHP_DS_A_TOPS_RESET1_CLR_TP_SHIFT                         7
#define BCHP_DS_A_TOPS_RESET1_CLR_TP_DEFAULT                       0x00000001

/* DS_A_TOPS :: RESET1_CLR :: FFT [06:06] */
#define BCHP_DS_A_TOPS_RESET1_CLR_FFT_MASK                         0x00000040
#define BCHP_DS_A_TOPS_RESET1_CLR_FFT_SHIFT                        6
#define BCHP_DS_A_TOPS_RESET1_CLR_FFT_DEFAULT                      0x00000001

/* DS_A_TOPS :: RESET1_CLR :: CHAN_CPPM [05:05] */
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_CPPM_MASK                   0x00000020
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_CPPM_SHIFT                  5
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_CPPM_DEFAULT                0x00000001

/* DS_A_TOPS :: RESET1_CLR :: CHAN_SPECA [04:04] */
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_SPECA_MASK                  0x00000010
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_SPECA_SHIFT                 4
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_SPECA_DEFAULT               0x00000001

/* DS_A_TOPS :: RESET1_CLR :: CHAN_IFFT [03:03] */
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_IFFT_MASK                   0x00000008
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_IFFT_SHIFT                  3
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_IFFT_DEFAULT                0x00000001

/* DS_A_TOPS :: RESET1_CLR :: CHAN_PPF [02:02] */
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_PPF_MASK                    0x00000004
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_PPF_SHIFT                   2
#define BCHP_DS_A_TOPS_RESET1_CLR_CHAN_PPF_DEFAULT                 0x00000001

/* DS_A_TOPS :: RESET1_CLR :: OOB [01:01] */
#define BCHP_DS_A_TOPS_RESET1_CLR_OOB_MASK                         0x00000002
#define BCHP_DS_A_TOPS_RESET1_CLR_OOB_SHIFT                        1
#define BCHP_DS_A_TOPS_RESET1_CLR_OOB_DEFAULT                      0x00000001

/* DS_A_TOPS :: RESET1_CLR :: OOB_NEW [00:00] */
#define BCHP_DS_A_TOPS_RESET1_CLR_OOB_NEW_MASK                     0x00000001
#define BCHP_DS_A_TOPS_RESET1_CLR_OOB_NEW_SHIFT                    0
#define BCHP_DS_A_TOPS_RESET1_CLR_OOB_NEW_DEFAULT                  0x00000001

/***************************************************************************
 *US_CTL - US Control register
 ***************************************************************************/
/* DS_A_TOPS :: US_CTL :: ECO_SPARE_3 [31:31] */
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_3_MASK                     0x80000000
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_3_SHIFT                    31
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_3_DEFAULT                  0x00000000

/* DS_A_TOPS :: US_CTL :: BUP_FIFO_THR [30:29] */
#define BCHP_DS_A_TOPS_US_CTL_BUP_FIFO_THR_MASK                    0x60000000
#define BCHP_DS_A_TOPS_US_CTL_BUP_FIFO_THR_SHIFT                   29
#define BCHP_DS_A_TOPS_US_CTL_BUP_FIFO_THR_DEFAULT                 0x00000002

/* DS_A_TOPS :: US_CTL :: BUP_FIFO_EN [28:28] */
#define BCHP_DS_A_TOPS_US_CTL_BUP_FIFO_EN_MASK                     0x10000000
#define BCHP_DS_A_TOPS_US_CTL_BUP_FIFO_EN_SHIFT                    28
#define BCHP_DS_A_TOPS_US_CTL_BUP_FIFO_EN_DEFAULT                  0x00000000

/* DS_A_TOPS :: US_CTL :: BUP_TL_LFO_SEL [27:27] */
#define BCHP_DS_A_TOPS_US_CTL_BUP_TL_LFO_SEL_MASK                  0x08000000
#define BCHP_DS_A_TOPS_US_CTL_BUP_TL_LFO_SEL_SHIFT                 27
#define BCHP_DS_A_TOPS_US_CTL_BUP_TL_LFO_SEL_DEFAULT               0x00000000

/* DS_A_TOPS :: US_CTL :: BUP_DONT_STOP_US_DSBCLK [26:26] */
#define BCHP_DS_A_TOPS_US_CTL_BUP_DONT_STOP_US_DSBCLK_MASK         0x04000000
#define BCHP_DS_A_TOPS_US_CTL_BUP_DONT_STOP_US_DSBCLK_SHIFT        26
#define BCHP_DS_A_TOPS_US_CTL_BUP_DONT_STOP_US_DSBCLK_DEFAULT      0x00000000

/* DS_A_TOPS :: US_CTL :: BUP_US_IFC_MODE [25:24] */
#define BCHP_DS_A_TOPS_US_CTL_BUP_US_IFC_MODE_MASK                 0x03000000
#define BCHP_DS_A_TOPS_US_CTL_BUP_US_IFC_MODE_SHIFT                24
#define BCHP_DS_A_TOPS_US_CTL_BUP_US_IFC_MODE_DEFAULT              0x00000000

/* DS_A_TOPS :: US_CTL :: ECO_SPARE_2 [23:22] */
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_2_MASK                     0x00c00000
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_2_SHIFT                    22
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_2_DEFAULT                  0x00000000

/* DS_A_TOPS :: US_CTL :: BUP_CHAN_SEL [21:16] */
#define BCHP_DS_A_TOPS_US_CTL_BUP_CHAN_SEL_MASK                    0x003f0000
#define BCHP_DS_A_TOPS_US_CTL_BUP_CHAN_SEL_SHIFT                   16
#define BCHP_DS_A_TOPS_US_CTL_BUP_CHAN_SEL_DEFAULT                 0x00000000

/* DS_A_TOPS :: US_CTL :: ECO_SPARE_1 [15:15] */
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_1_MASK                     0x00008000
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_1_SHIFT                    15
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_1_DEFAULT                  0x00000000

/* DS_A_TOPS :: US_CTL :: PRI_FIFO_THR [14:13] */
#define BCHP_DS_A_TOPS_US_CTL_PRI_FIFO_THR_MASK                    0x00006000
#define BCHP_DS_A_TOPS_US_CTL_PRI_FIFO_THR_SHIFT                   13
#define BCHP_DS_A_TOPS_US_CTL_PRI_FIFO_THR_DEFAULT                 0x00000002

/* DS_A_TOPS :: US_CTL :: PRI_FIFO_EN [12:12] */
#define BCHP_DS_A_TOPS_US_CTL_PRI_FIFO_EN_MASK                     0x00001000
#define BCHP_DS_A_TOPS_US_CTL_PRI_FIFO_EN_SHIFT                    12
#define BCHP_DS_A_TOPS_US_CTL_PRI_FIFO_EN_DEFAULT                  0x00000000

/* DS_A_TOPS :: US_CTL :: PRI_TL_LFO_SEL [11:11] */
#define BCHP_DS_A_TOPS_US_CTL_PRI_TL_LFO_SEL_MASK                  0x00000800
#define BCHP_DS_A_TOPS_US_CTL_PRI_TL_LFO_SEL_SHIFT                 11
#define BCHP_DS_A_TOPS_US_CTL_PRI_TL_LFO_SEL_DEFAULT               0x00000000

/* DS_A_TOPS :: US_CTL :: PRI_DONT_STOP_US_DSBCLK [10:10] */
#define BCHP_DS_A_TOPS_US_CTL_PRI_DONT_STOP_US_DSBCLK_MASK         0x00000400
#define BCHP_DS_A_TOPS_US_CTL_PRI_DONT_STOP_US_DSBCLK_SHIFT        10
#define BCHP_DS_A_TOPS_US_CTL_PRI_DONT_STOP_US_DSBCLK_DEFAULT      0x00000000

/* DS_A_TOPS :: US_CTL :: PRI_US_IFC_MODE [09:08] */
#define BCHP_DS_A_TOPS_US_CTL_PRI_US_IFC_MODE_MASK                 0x00000300
#define BCHP_DS_A_TOPS_US_CTL_PRI_US_IFC_MODE_SHIFT                8
#define BCHP_DS_A_TOPS_US_CTL_PRI_US_IFC_MODE_DEFAULT              0x00000000

/* DS_A_TOPS :: US_CTL :: ECO_SPARE_0 [07:06] */
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_0_MASK                     0x000000c0
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_0_SHIFT                    6
#define BCHP_DS_A_TOPS_US_CTL_ECO_SPARE_0_DEFAULT                  0x00000000

/* DS_A_TOPS :: US_CTL :: PRI_CHAN_SEL [05:00] */
#define BCHP_DS_A_TOPS_US_CTL_PRI_CHAN_SEL_MASK                    0x0000003f
#define BCHP_DS_A_TOPS_US_CTL_PRI_CHAN_SEL_SHIFT                   0
#define BCHP_DS_A_TOPS_US_CTL_PRI_CHAN_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *MEM_CTL - Memory Control register
 ***************************************************************************/
/* DS_A_TOPS :: MEM_CTL :: ECO_SPARE_0 [31:15] */
#define BCHP_DS_A_TOPS_MEM_CTL_ECO_SPARE_0_MASK                    0xffff8000
#define BCHP_DS_A_TOPS_MEM_CTL_ECO_SPARE_0_SHIFT                   15
#define BCHP_DS_A_TOPS_MEM_CTL_ECO_SPARE_0_DEFAULT                 0x00000000

/* DS_A_TOPS :: MEM_CTL :: CHAN_DP_TRIM [14:13] */
#define BCHP_DS_A_TOPS_MEM_CTL_CHAN_DP_TRIM_MASK                   0x00006000
#define BCHP_DS_A_TOPS_MEM_CTL_CHAN_DP_TRIM_SHIFT                  13
#define BCHP_DS_A_TOPS_MEM_CTL_CHAN_DP_TRIM_DEFAULT                0x00000000

/* DS_A_TOPS :: MEM_CTL :: UNLOCK_CHAN_SCHEDULE [12:12] */
#define BCHP_DS_A_TOPS_MEM_CTL_UNLOCK_CHAN_SCHEDULE_MASK           0x00001000
#define BCHP_DS_A_TOPS_MEM_CTL_UNLOCK_CHAN_SCHEDULE_SHIFT          12
#define BCHP_DS_A_TOPS_MEM_CTL_UNLOCK_CHAN_SCHEDULE_DEFAULT        0x00000000

/* DS_A_TOPS :: MEM_CTL :: DEMOD_SEL [11:04] */
#define BCHP_DS_A_TOPS_MEM_CTL_DEMOD_SEL_MASK                      0x00000ff0
#define BCHP_DS_A_TOPS_MEM_CTL_DEMOD_SEL_SHIFT                     4
#define BCHP_DS_A_TOPS_MEM_CTL_DEMOD_SEL_DEFAULT                   0x00000000

/* DS_A_TOPS :: MEM_CTL :: DIS_CONTEXT_SWITCH [03:03] */
#define BCHP_DS_A_TOPS_MEM_CTL_DIS_CONTEXT_SWITCH_MASK             0x00000008
#define BCHP_DS_A_TOPS_MEM_CTL_DIS_CONTEXT_SWITCH_SHIFT            3
#define BCHP_DS_A_TOPS_MEM_CTL_DIS_CONTEXT_SWITCH_DEFAULT          0x00000000

/* DS_A_TOPS :: MEM_CTL :: FORCE_HMEM_POWERDOWN [02:02] */
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_HMEM_POWERDOWN_MASK           0x00000004
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_HMEM_POWERDOWN_SHIFT          2
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_HMEM_POWERDOWN_DEFAULT        0x00000000

/* DS_A_TOPS :: MEM_CTL :: FORCE_SRAM_POWERUP [01:01] */
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_SRAM_POWERUP_MASK             0x00000002
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_SRAM_POWERUP_SHIFT            1
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_SRAM_POWERUP_DEFAULT          0x00000000

/* DS_A_TOPS :: MEM_CTL :: FORCE_CS_EN [00:00] */
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_CS_EN_MASK                    0x00000001
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_CS_EN_SHIFT                   0
#define BCHP_DS_A_TOPS_MEM_CTL_FORCE_CS_EN_DEFAULT                 0x00000000

/***************************************************************************
 *PDA_STATUS - SRAM Power Down Array Status register
 ***************************************************************************/
/* DS_A_TOPS :: PDA_STATUS :: ECO_SPARE_0 [31:07] */
#define BCHP_DS_A_TOPS_PDA_STATUS_ECO_SPARE_0_MASK                 0xffffff80
#define BCHP_DS_A_TOPS_PDA_STATUS_ECO_SPARE_0_SHIFT                7

/* DS_A_TOPS :: PDA_STATUS :: FEC_M2 [06:06] */
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M2_MASK                      0x00000040
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M2_SHIFT                     6
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M2_DEFAULT                   0x00000000

/* DS_A_TOPS :: PDA_STATUS :: FEC_M1 [05:05] */
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M1_MASK                      0x00000020
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M1_SHIFT                     5
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M1_DEFAULT                   0x00000000

/* DS_A_TOPS :: PDA_STATUS :: FEC_M0 [04:04] */
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M0_MASK                      0x00000010
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M0_SHIFT                     4
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_M0_DEFAULT                   0x00000000

/* DS_A_TOPS :: PDA_STATUS :: CHAN_CD [03:03] */
#define BCHP_DS_A_TOPS_PDA_STATUS_CHAN_CD_MASK                     0x00000008
#define BCHP_DS_A_TOPS_PDA_STATUS_CHAN_CD_SHIFT                    3
#define BCHP_DS_A_TOPS_PDA_STATUS_CHAN_CD_DEFAULT                  0x00000000

/* DS_A_TOPS :: PDA_STATUS :: CHAN_AB [02:02] */
#define BCHP_DS_A_TOPS_PDA_STATUS_CHAN_AB_MASK                     0x00000004
#define BCHP_DS_A_TOPS_PDA_STATUS_CHAN_AB_SHIFT                    2
#define BCHP_DS_A_TOPS_PDA_STATUS_CHAN_AB_DEFAULT                  0x00000000

/* DS_A_TOPS :: PDA_STATUS :: FEC_DS [01:01] */
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_DS_MASK                      0x00000002
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_DS_SHIFT                     1
#define BCHP_DS_A_TOPS_PDA_STATUS_FEC_DS_DEFAULT                   0x00000000

/* DS_A_TOPS :: PDA_STATUS :: HMEM [00:00] */
#define BCHP_DS_A_TOPS_PDA_STATUS_HMEM_MASK                        0x00000001
#define BCHP_DS_A_TOPS_PDA_STATUS_HMEM_SHIFT                       0
#define BCHP_DS_A_TOPS_PDA_STATUS_HMEM_DEFAULT                     0x00000000

/***************************************************************************
 *EPOCH_COUNT - EPOCH counter status register
 ***************************************************************************/
/* DS_A_TOPS :: EPOCH_COUNT :: EPOCH_CNT [31:16] */
#define BCHP_DS_A_TOPS_EPOCH_COUNT_EPOCH_CNT_MASK                  0xffff0000
#define BCHP_DS_A_TOPS_EPOCH_COUNT_EPOCH_CNT_SHIFT                 16
#define BCHP_DS_A_TOPS_EPOCH_COUNT_EPOCH_CNT_DEFAULT               0x00000000

/* DS_A_TOPS :: EPOCH_COUNT :: DEMOD_CNT [15:08] */
#define BCHP_DS_A_TOPS_EPOCH_COUNT_DEMOD_CNT_MASK                  0x0000ff00
#define BCHP_DS_A_TOPS_EPOCH_COUNT_DEMOD_CNT_SHIFT                 8
#define BCHP_DS_A_TOPS_EPOCH_COUNT_DEMOD_CNT_DEFAULT               0x00000000

/* DS_A_TOPS :: EPOCH_COUNT :: CYCLE_CNT [07:00] */
#define BCHP_DS_A_TOPS_EPOCH_COUNT_CYCLE_CNT_MASK                  0x000000ff
#define BCHP_DS_A_TOPS_EPOCH_COUNT_CYCLE_CNT_SHIFT                 0
#define BCHP_DS_A_TOPS_EPOCH_COUNT_CYCLE_CNT_DEFAULT               0x00000000

/***************************************************************************
 *ECO_SPARE1 - Reserved for software use
 ***************************************************************************/
/* DS_A_TOPS :: ECO_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_A_TOPS_ECO_SPARE1_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_TOPS_ECO_SPARE1_SPARE_SHIFT                      0
#define BCHP_DS_A_TOPS_ECO_SPARE1_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *ECO_SPARE2 - Reserved for software use
 ***************************************************************************/
/* DS_A_TOPS :: ECO_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_A_TOPS_ECO_SPARE2_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_TOPS_ECO_SPARE2_SPARE_SHIFT                      0
#define BCHP_DS_A_TOPS_ECO_SPARE2_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *OI_OB_CTL - OI OOB Control register
 ***************************************************************************/
/* DS_A_TOPS :: OI_OB_CTL :: ECO_SPARE_0 [31:25] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_ECO_SPARE_0_MASK                  0xfe000000
#define BCHP_DS_A_TOPS_OI_OB_CTL_ECO_SPARE_0_SHIFT                 25
#define BCHP_DS_A_TOPS_OI_OB_CTL_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_TOPS :: OI_OB_CTL :: CH_SEL [24:19] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_CH_SEL_MASK                       0x01f80000
#define BCHP_DS_A_TOPS_OI_OB_CTL_CH_SEL_SHIFT                      19
#define BCHP_DS_A_TOPS_OI_OB_CTL_CH_SEL_DEFAULT                    0x00000020

/* DS_A_TOPS :: OI_OB_CTL :: CLK_INV [18:18] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_CLK_INV_MASK                      0x00040000
#define BCHP_DS_A_TOPS_OI_OB_CTL_CLK_INV_SHIFT                     18
#define BCHP_DS_A_TOPS_OI_OB_CTL_CLK_INV_DEFAULT                   0x00000000

/* DS_A_TOPS :: OI_OB_CTL :: F1B_FIFO_EN [17:17] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_F1B_FIFO_EN_MASK                  0x00020000
#define BCHP_DS_A_TOPS_OI_OB_CTL_F1B_FIFO_EN_SHIFT                 17
#define BCHP_DS_A_TOPS_OI_OB_CTL_F1B_FIFO_EN_DEFAULT               0x00000000

/* DS_A_TOPS :: OI_OB_CTL :: OB_FIFO_EN [16:16] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_OB_FIFO_EN_MASK                   0x00010000
#define BCHP_DS_A_TOPS_OI_OB_CTL_OB_FIFO_EN_SHIFT                  16
#define BCHP_DS_A_TOPS_OI_OB_CTL_OB_FIFO_EN_DEFAULT                0x00000000

/* DS_A_TOPS :: OI_OB_CTL :: F1B_FIFO_THR [15:08] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_F1B_FIFO_THR_MASK                 0x0000ff00
#define BCHP_DS_A_TOPS_OI_OB_CTL_F1B_FIFO_THR_SHIFT                8
#define BCHP_DS_A_TOPS_OI_OB_CTL_F1B_FIFO_THR_DEFAULT              0x00000060

/* DS_A_TOPS :: OI_OB_CTL :: OB_FIFO_THR [07:00] */
#define BCHP_DS_A_TOPS_OI_OB_CTL_OB_FIFO_THR_MASK                  0x000000ff
#define BCHP_DS_A_TOPS_OI_OB_CTL_OB_FIFO_THR_SHIFT                 0
#define BCHP_DS_A_TOPS_OI_OB_CTL_OB_FIFO_THR_DEFAULT               0x00000060

#endif /* #ifndef BCHP_DS_A_TOPS_H__ */

/* End of File */
