From 2fb23304bdfe244ed9d124cd1fa9f8bac6e64869 Mon Sep 17 00:00:00 2001
From: Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@xilinx.com>
Date: Mon, 10 Mar 2014 11:19:03 +0530
Subject: [PATCH 0256/1566] char: xdevcfg: Set PCAP_RATE_EN for encrypted mode

PCAP_RATE_EN must be set when the AES engine is being used to decrypt
configuration data for either the PS or PL.

Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/char/xilinx_devcfg.c |    7 +++++--
 1 files changed, 5 insertions(+), 2 deletions(-)

diff --git a/drivers/char/xilinx_devcfg.c b/drivers/char/xilinx_devcfg.c
index 1cbe968..7c94859 100644
--- a/drivers/char/xilinx_devcfg.c
+++ b/drivers/char/xilinx_devcfg.c
@@ -54,6 +54,7 @@ static DEFINE_MUTEX(xdevcfg_mutex);
 						    *  Reset FPGA */
 #define XDCFG_CTRL_PCAP_PR_MASK		0x08000000 /* Enable PCAP for PR */
 #define XDCFG_CTRL_PCAP_MODE_MASK	0x04000000 /* Enable PCAP */
+#define XDCFG_CTRL_PCAP_RATE_EN_MASK  0x02000000 /* Enable PCAP Quad Rate */
 #define XDCFG_CTRL_PCFG_AES_EN_MASK	0x00000E00 /* AES Enable Mask */
 #define XDCFG_CTRL_SEU_EN_MASK		0x00000100 /* SEU Enable Mask */
 #define XDCFG_CTRL_SPNIDEN_MASK		0x00000040 /* Secure Non Invasive
@@ -1151,11 +1152,13 @@ static ssize_t xdevcfg_set_aes(struct device *dev,
 	if (mask_bit)
 		xdevcfg_writereg(drvdata->base_address + XDCFG_CTRL_OFFSET,
 				(ctrl_reg_status |
-				 XDCFG_CTRL_PCFG_AES_EN_MASK));
+				 XDCFG_CTRL_PCFG_AES_EN_MASK |
+				 XDCFG_CTRL_PCAP_RATE_EN_MASK));
 	else
 		xdevcfg_writereg(drvdata->base_address + XDCFG_CTRL_OFFSET,
 				(ctrl_reg_status &
-				 (~XDCFG_CTRL_PCFG_AES_EN_MASK)));
+				 ~(XDCFG_CTRL_PCFG_AES_EN_MASK |
+				 XDCFG_CTRL_PCAP_RATE_EN_MASK)));
 
 	spin_unlock_irqrestore(&drvdata->lock, flags);
 
-- 
1.7.5.4

