<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>SBIR Phase I: Activation and Mobility Profiling for III-V Semiconductor Materials</AwardTitle>
    <AwardEffectiveDate>07/01/2015</AwardEffectiveDate>
    <AwardExpirationDate>12/31/2015</AwardExpirationDate>
    <AwardAmount>149994</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>07070000</Code>
      <Directorate>
        <LongName>Directorate For Engineering</LongName>
      </Directorate>
      <Division>
        <LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Steven Konsek</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>The broader impact/commercial potential of this Small Business Innovation Research (SBIR) Phase I project will be the development of a novel analysis tool for III-V semiconductor compounds with immediate impact in Light Emitting Diode (LED) manufacturing and high-mobility channel device industries. Currently, relatively low yields during epitaxial growth of the LED semiconductor layers cause a significant loss to the industry. High mobility integrated devices and LED epitaxial development teams have access to methods that provide partial information and metrology about the semiconductor layers. The system proposed here will provide complete electrical data on the materials and could cut significantly improve the feedback time, resulting in higher yields and lower manufacturing costs.&lt;br/&gt;&lt;br/&gt;This Small Business Innovation Research Phase I project will build a prototype system to directly measure high-resolution mobility and activation profiles for III-V semiconductors. Currently, electrical profiling methods do not measure mobility profiles of activated materials that form the basis of the III-V semiconductor device industries. Thus, researchers cannot take into account the effect of process variations on the mobility profiles of the electronic materials. This prevents the complete electrical characterization of the material, and the optimization of the material growth/implantation and activation processes. The anticipated outcome of this project is a functional system that will provide better and quicker analysis on electronic materials.</AbstractNarration>
    <MinAmdLetterDate>06/01/2015</MinAmdLetterDate>
    <MaxAmdLetterDate>06/01/2015</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>1519796</AwardID>
    <Investigator>
      <FirstName>Abhijeet</FirstName>
      <LastName>Joshi</LastName>
      <EmailAddress>ajoshi@alpinc.net</EmailAddress>
      <StartDate>06/01/2015</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Active Layer Parametrics, Inc.</Name>
      <CityName>Los Angeles</CityName>
      <ZipCode>900247106</ZipCode>
      <PhoneNumber>3105718447</PhoneNumber>
      <StreetAddress>417 and a Half Veteran Avenue</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>California</StateName>
      <StateCode>CA</StateCode>
    </Institution>
    <ProgramElement>
      <Code>5371</Code>
      <Text>SMALL BUSINESS PHASE I</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>082E</Code>
      <Text>MFG MACHINES &amp; METROLOGY</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>5371</Code>
      <Text>SMALL BUSINESS PHASE I</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>8034</Code>
      <Text>Hardware Components</Text>
    </ProgramReference>
  </Award>
</rootTag>
