// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gzipcMulticoreStreaming_huffmanProcessingUnit_22_Pipeline_hf_proc_static_main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lz77Stream_0_dout,
        lz77Stream_0_num_data_valid,
        lz77Stream_0_fifo_cap,
        lz77Stream_0_empty_n,
        lz77Stream_0_read,
        encodedOutStream_din,
        encodedOutStream_num_data_valid,
        encodedOutStream_fifo_cap,
        encodedOutStream_full_n,
        encodedOutStream_write,
        empty,
        outValue_data_91_out,
        outValue_data_91_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] lz77Stream_0_dout;
input  [2:0] lz77Stream_0_num_data_valid;
input  [2:0] lz77Stream_0_fifo_cap;
input   lz77Stream_0_empty_n;
output   lz77Stream_0_read;
output  [32:0] encodedOutStream_din;
input  [2:0] encodedOutStream_num_data_valid;
input  [2:0] encodedOutStream_fifo_cap;
input   encodedOutStream_full_n;
output   encodedOutStream_write;
input  [8:0] empty;
output  [31:0] outValue_data_91_out;
output   outValue_data_91_out_ap_vld;

reg ap_idle;
reg outValue_data_91_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] ap_phi_mux_done_phi_fu_116_p4;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [31:0] next_state_load_reg_365;
reg   [0:0] tokenFlag_reg_369;
reg    ap_predicate_op63_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    lz77Stream_0_blk_n;
wire    ap_block_pp0_stage0;
reg    encodedOutStream_blk_n;
reg   [0:0] done_reg_112;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] next_state_load_load_fu_172_p1;
wire   [0:0] tokenFlag_fu_175_p3;
wire   [31:0] outValue_data_59_fu_199_p5;
wire   [31:0] outValue_data_61_fu_251_p5;
wire   [0:0] done_240_fu_303_p2;
reg   [0:0] done_240_reg_383;
wire    ap_loop_init;
wire   [31:0] ap_phi_reg_pp0_iter0_outValue_data_62_reg_124;
reg   [31:0] ap_phi_reg_pp0_iter1_outValue_data_62_reg_124;
reg   [31:0] ap_phi_reg_pp0_iter2_outValue_data_62_reg_124;
reg   [8:0] inValue_in_in_in_fu_70;
wire   [8:0] trunc_ln242_fu_183_p1;
reg   [0:0] outValue_strobe_fu_74;
wire   [0:0] grp_fu_139_p2;
reg   [31:0] next_state_fu_78;
reg   [31:0] outValue_data_fu_82;
wire   [31:0] outValue_data_58_fu_220_p5;
wire   [31:0] outValue_data_60_fu_281_p5;
reg    lz77Stream_0_read_local;
wire   [32:0] tmp_s_fu_317_p3;
reg    ap_block_pp0_stage0_01001;
reg    encodedOutStream_write_local;
wire   [9:0] zext_ln222_fu_168_p1;
wire   [7:0] trunc_ln262_fu_195_p1;
wire   [7:0] trunc_ln257_fu_216_p1;
wire   [7:0] trunc_ln247_fu_247_p1;
wire   [15:0] tmp_fu_273_p3;
wire   [0:0] nextValue_strobe_fu_187_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_141;
reg    ap_condition_119;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 inValue_in_in_in_fu_70 = 9'd0;
#0 outValue_strobe_fu_74 = 1'd0;
#0 next_state_fu_78 = 32'd0;
#0 outValue_data_fu_82 = 32'd0;
#0 ap_done_reg = 1'b0;
end

gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_119)) begin
        if ((1'b1 == ap_condition_141)) begin
            ap_phi_reg_pp0_iter2_outValue_data_62_reg_124 <= outValue_data_61_fu_251_p5;
        end else if (((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (next_state_load_load_fu_172_p1 == 32'd3))) begin
            ap_phi_reg_pp0_iter2_outValue_data_62_reg_124 <= outValue_data_59_fu_199_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outValue_data_62_reg_124 <= ap_phi_reg_pp0_iter1_outValue_data_62_reg_124;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (done_reg_112 == 1'd0))) begin
        done_reg_112 <= done_240_reg_383;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        done_reg_112 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            inValue_in_in_in_fu_70 <= empty;
        end else if (((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            inValue_in_in_in_fu_70 <= trunc_ln242_fu_183_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tokenFlag_fu_175_p3 == 1'd1) & (next_state_load_load_fu_172_p1 == 32'd0))) begin
                next_state_fu_78[0] <= 1'b0;
        next_state_fu_78[1] <= 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (tokenFlag_fu_175_p3 == 1'd0) & (next_state_load_load_fu_172_p1 == 32'd0)) | ((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (next_state_load_load_fu_172_p1 == 32'd3)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
                next_state_fu_78[0] <= 1'b0;
        next_state_fu_78[1] <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (next_state_load_load_fu_172_p1 == 32'd2))) begin
                next_state_fu_78[0] <= 1'b1;
        next_state_fu_78[1] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tokenFlag_fu_175_p3 == 1'd1) & (next_state_load_load_fu_172_p1 == 32'd0))) begin
        outValue_data_fu_82 <= outValue_data_60_fu_281_p5;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (tokenFlag_fu_175_p3 == 1'd0) & (next_state_load_load_fu_172_p1 == 32'd0)) | ((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (next_state_load_load_fu_172_p1 == 32'd3)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        outValue_data_fu_82 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (next_state_load_load_fu_172_p1 == 32'd2))) begin
        outValue_data_fu_82 <= outValue_data_58_fu_220_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        outValue_strobe_fu_74 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (next_state_load_load_fu_172_p1 == 32'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (next_state_load_load_fu_172_p1 == 32'd3)))) begin
        outValue_strobe_fu_74 <= grp_fu_139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outValue_data_62_reg_124 <= ap_phi_reg_pp0_iter0_outValue_data_62_reg_124;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        done_240_reg_383 <= done_240_fu_303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        next_state_load_reg_365[1 : 0] <= next_state_fu_78[1 : 0];
        tokenFlag_reg_369 <= zext_ln222_fu_168_p1[32'd8];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (done_reg_112 == 1'd0))) begin
        ap_phi_mux_done_phi_fu_116_p4 = done_240_reg_383;
    end else begin
        ap_phi_mux_done_phi_fu_116_p4 = done_reg_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op63_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        encodedOutStream_blk_n = encodedOutStream_full_n;
    end else begin
        encodedOutStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op63_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        encodedOutStream_write_local = 1'b1;
    end else begin
        encodedOutStream_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lz77Stream_0_blk_n = lz77Stream_0_empty_n;
    end else begin
        lz77Stream_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lz77Stream_0_read_local = 1'b1;
    end else begin
        lz77Stream_0_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_done_phi_fu_116_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_data_91_out_ap_vld = 1'b1;
    end else begin
        outValue_data_91_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (lz77Stream_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op63_write_state3 == 1'b1) & (encodedOutStream_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_119 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_141 = ((ap_phi_mux_done_phi_fu_116_p4 == 1'd0) & (tokenFlag_fu_175_p3 == 1'd0) & (next_state_load_load_fu_172_p1 == 32'd0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_outValue_data_62_reg_124 = 'bx;

always @ (*) begin
    ap_predicate_op63_write_state3 = ((next_state_load_reg_365 == 32'd3) | ((tokenFlag_reg_369 == 1'd0) & (next_state_load_reg_365 == 32'd0)));
end

assign ap_ready = ap_ready_sig;

assign done_240_fu_303_p2 = (nextValue_strobe_fu_187_p3 ^ 1'd1);

assign encodedOutStream_din = tmp_s_fu_317_p3;

assign encodedOutStream_write = encodedOutStream_write_local;

assign grp_fu_139_p2 = (outValue_strobe_fu_74 ^ 1'd1);

assign lz77Stream_0_read = lz77Stream_0_read_local;

assign nextValue_strobe_fu_187_p3 = lz77Stream_0_dout[32'd9];

assign next_state_load_load_fu_172_p1 = next_state_fu_78;

assign outValue_data_58_fu_220_p5 = {{outValue_data_fu_82[31:24]}, {trunc_ln257_fu_216_p1}, {outValue_data_fu_82[15:0]}};

assign outValue_data_59_fu_199_p5 = {{trunc_ln262_fu_195_p1}, {outValue_data_fu_82[23:0]}};

assign outValue_data_60_fu_281_p5 = {{outValue_data_fu_82[31:16]}, {tmp_fu_273_p3}};

assign outValue_data_61_fu_251_p5 = {{outValue_data_fu_82[31:8]}, {trunc_ln247_fu_247_p1}};

assign outValue_data_91_out = outValue_data_fu_82;

assign tmp_fu_273_p3 = {{trunc_ln247_fu_247_p1}, {8'd0}};

assign tmp_s_fu_317_p3 = {{outValue_strobe_fu_74}, {ap_phi_reg_pp0_iter2_outValue_data_62_reg_124}};

assign tokenFlag_fu_175_p3 = zext_ln222_fu_168_p1[32'd8];

assign trunc_ln242_fu_183_p1 = lz77Stream_0_dout[8:0];

assign trunc_ln247_fu_247_p1 = inValue_in_in_in_fu_70[7:0];

assign trunc_ln257_fu_216_p1 = inValue_in_in_in_fu_70[7:0];

assign trunc_ln262_fu_195_p1 = inValue_in_in_in_fu_70[7:0];

assign zext_ln222_fu_168_p1 = inValue_in_in_in_fu_70;

always @ (posedge ap_clk) begin
    next_state_load_reg_365[31:2] <= 30'b000000000000000000000000000000;
    next_state_fu_78[31:2] <= 30'b000000000000000000000000000000;
end

endmodule //gzipcMulticoreStreaming_huffmanProcessingUnit_22_Pipeline_hf_proc_static_main
