DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I3"
duLibraryName "gates"
duName "bufferULogic"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3112,0
)
(Instance
name "U_1"
duLibraryName "COM_test"
duName "serialPortReceiver_tester"
elements [
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
]
mwi 0
uid 4413,0
)
(Instance
name "U_3"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 4606,0
)
(Instance
name "U_0"
duLibraryName "COM"
duName "nanoProcessor"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "ioAddressBitNb"
)
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
(GiElement
name "registerAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "programCounterBitNb"
type "positive"
value "programCounterBitNb"
)
(GiElement
name "instructionBitNb"
type "positive"
value "instructionBitNb"
)
]
mwi 0
uid 4945,0
)
(Instance
name "U_2"
duLibraryName "COM_test"
duName "rom"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "programCounterBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "instructionBitNb"
)
]
mwi 0
uid 5111,0
)
(Instance
name "U_5"
duLibraryName "COM"
duName "serialPortReceiver"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "registerBitNb"
)
(GiElement
name "baudDivideBitNb"
type "positive"
value "baudDivideBitNb"
)
]
mwi 0
uid 5223,0
)
(Instance
name "U_4"
duLibraryName "sequential"
duName "registerULogicVector"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
]
mwi 0
uid 5513,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds\\serial@port@receiver_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds\\serial@port@receiver_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds\\serial@port@receiver_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds\\serialPortReceiver_tb"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "serialPortReceiver_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:18:03"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "COM_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../COM_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Master\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/COM_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "serialPortReceiver_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds\\serial@port@receiver_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\COM_test\\hds\\serialPortReceiver_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:18:03"
)
(vvPair
variable "unit"
value "serialPortReceiver_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 265,0
optionalChildren [
*1 (Grouping
uid 222,0
optionalChildren [
*2 (CommentText
uid 224,0
shape (Rectangle
uid 225,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "183000,75000,202000,77000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 226,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "183200,75400,198600,76600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 227,0
shape (Rectangle
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "151000,75000,177000,77000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 229,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "157150,75300,170850,76700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 230,0
shape (Rectangle
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,81000,177000,83000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 232,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,81400,172400,82600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 233,0
shape (Rectangle
uid 234,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "177000,75000,183000,77000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 235,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "177200,75400,181900,76600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 236,0
shape (Rectangle
uid 237,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,77000,177000,79000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 238,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,77400,171400,78600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 239,0
shape (Rectangle
uid 240,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "151000,77000,156000,79000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 241,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "151200,77400,154600,78600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 242,0
shape (Rectangle
uid 243,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "151000,79000,156000,81000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 244,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "151200,79400,154600,80600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 245,0
shape (Rectangle
uid 246,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "177000,77000,202000,83000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 247,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "177200,77200,191300,78400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 248,0
shape (Rectangle
uid 249,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,79000,177000,81000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 250,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,79400,175200,80600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 251,0
shape (Rectangle
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "151000,81000,156000,83000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 253,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "151200,81400,155500,82600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 223,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "151000,75000,202000,83000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 2575,0
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 1,0
)
declText (MLText
uid 2576,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,12000,70500,13000"
st "SIGNAL reset       : std_ulogic"
)
)
*13 (Net
uid 2585,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 2586,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,6400,70500,7400"
st "SIGNAL clock       : std_ulogic"
)
)
*14 (Net
uid 2819,0
decl (Decl
n "IOOut"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 1
suid 11,0
)
declText (MLText
uid 2820,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,5600,80400,6600"
st "SIGNAL IOOut       : std_ulogic_vector(7 DOWNTO 0)"
)
)
*15 (Net
uid 2821,0
decl (Decl
n "portOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 7
suid 12,0
)
declText (MLText
uid 2822,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,10400,86000,11400"
st "SIGNAL portOut     : std_ulogic_vector(registerBitNb-1 DOWNTO 0)"
)
)
*16 (Net
uid 2825,0
decl (Decl
n "portIn"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 6
suid 13,0
)
declText (MLText
uid 2826,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,9600,85700,10600"
st "SIGNAL portIn      : std_ulogic_vector(registerBitNb-1 DOWNTO 0)"
)
)
*17 (Net
uid 2827,0
decl (Decl
n "serialOut"
t "std_uLogic"
o 10
suid 14,0
)
declText (MLText
uid 2828,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,12800,71000,13800"
st "SIGNAL serialOut   : std_uLogic"
)
)
*18 (Net
uid 2831,0
decl (Decl
n "writeStrobe"
t "std_uLogic"
o 11
suid 15,0
)
declText (MLText
uid 2832,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,13600,71500,14600"
st "SIGNAL writeStrobe : std_uLogic"
)
)
*19 (HdlText
uid 3095,0
optionalChildren [
*20 (EmbeddedText
uid 3100,0
commentText (CommentText
uid 3101,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3102,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "149000,25000,164000,29000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3103,0
va (VaSet
)
xt "149200,25200,163400,26400"
st "
portIn <= \"01010011\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
)
)
]
shape (Rectangle
uid 3096,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "146000,25000,149000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3097,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 3098,0
va (VaSet
font "Verdana,8,1"
)
xt "146950,25500,149250,26500"
st "eb1"
blo "146950,26300"
tm "HdlTextNameMgr"
)
*22 (Text
uid 3099,0
va (VaSet
font "Verdana,8,1"
)
xt "146950,26500,148150,27500"
st "1"
blo "146950,27300"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3385,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "146250,27250,147750,28750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*23 (SaComponent
uid 3112,0
optionalChildren [
*24 (CptPort
uid 3104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3105,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "157250,50625,158000,51375"
)
tg (CPTG
uid 3106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3107,0
va (VaSet
isHidden 1
)
xt "158000,50700,160300,51900"
st "in1"
blo "158000,51700"
)
s (Text
uid 3121,0
va (VaSet
isHidden 1
)
xt "158000,51700,158000,51700"
blo "158000,51700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*25 (CptPort
uid 3108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3109,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "163000,50625,163750,51375"
)
tg (CPTG
uid 3110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3111,0
va (VaSet
isHidden 1
)
xt "160000,50700,163000,51900"
st "out1"
ju 2
blo "163000,51700"
)
s (Text
uid 3122,0
va (VaSet
isHidden 1
)
xt "163000,51700,163000,51700"
ju 2
blo "163000,51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "158000,48000,163000,54000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3114,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 3115,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "158910,46200,162010,47200"
st "gates"
blo "158910,47000"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 3116,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "158910,47700,166010,48700"
st "bufferULogic"
blo "158910,48500"
tm "CptNameMgr"
)
*28 (Text
uid 3117,0
va (VaSet
font "Verdana,8,1"
)
xt "158910,47200,160510,48200"
st "I3"
blo "158910,48000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3118,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3119,0
text (MLText
uid 3120,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "158000,54400,169400,55400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 3386,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "158250,52250,159750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*29 (Blk
uid 4413,0
shape (Rectangle
uid 4414,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "77000,66000,201000,74000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4415,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 4416,0
va (VaSet
font "Verdana,8,1"
)
xt "77050,74500,82150,75500"
st "COM_test"
blo "77050,75300"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 4417,0
va (VaSet
font "Verdana,8,1"
)
xt "77050,75500,90450,76500"
st "serialPortReceiver_tester"
blo "77050,76300"
tm "BlkNameMgr"
)
*32 (Text
uid 4418,0
va (VaSet
font "Verdana,8,1"
)
xt "77050,76500,79550,77500"
st "U_1"
blo "77050,77300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4419,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4420,0
text (MLText
uid 4421,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "93050,79500,112850,80500"
st "registerBitNb = registerBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
]
)
viewicon (ZoomableIcon
uid 4422,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,72250,78750,73750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*33 (Net
uid 4568,0
decl (Decl
n "progCounter"
t "unsigned"
b "( programCounterBitNb-1 DOWNTO 0 )"
o 8
suid 28,0
)
declText (MLText
uid 4569,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,11200,87600,12200"
st "SIGNAL progCounter : unsigned( programCounterBitNb-1 DOWNTO 0 )"
)
)
*34 (Net
uid 4574,0
decl (Decl
n "instruction"
t "std_ulogic_vector"
b "(instructionBitNb-1 DOWNTO 0)"
o 4
suid 29,0
)
declText (MLText
uid 4575,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,8000,87000,9000"
st "SIGNAL instruction : std_ulogic_vector(instructionBitNb-1 DOWNTO 0)"
)
)
*35 (SaComponent
uid 4606,0
optionalChildren [
*36 (CptPort
uid 4602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4603,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "117625,5000,118375,5750"
)
tg (CPTG
uid 4604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4605,0
va (VaSet
isHidden 1
)
xt "119000,4000,123400,5200"
st "logic_1"
blo "119000,5000"
)
s (Text
uid 4616,0
va (VaSet
)
xt "119000,5000,119000,5000"
blo "119000,5000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 4607,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,-1000,120000,5000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 4608,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 4609,0
va (VaSet
font "Verdana,8,1"
)
xt "114910,2700,118010,3700"
st "gates"
blo "114910,3500"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 4610,0
va (VaSet
font "Verdana,8,1"
)
xt "114910,3700,118410,4700"
st "logic1"
blo "114910,4500"
tm "CptNameMgr"
)
*39 (Text
uid 4611,0
va (VaSet
font "Verdana,8,1"
)
xt "114910,4700,117410,5700"
st "U_3"
blo "114910,5500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4612,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4613,0
text (MLText
uid 4614,0
va (VaSet
font "Verdana,8,0"
)
xt "115000,7600,115000,7600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4615,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,3250,116750,4750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (Net
uid 4617,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 5
suid 32,0
)
declText (MLText
uid 4618,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,8800,70900,9800"
st "SIGNAL logic_1     : std_uLogic"
)
)
*41 (SaComponent
uid 4945,0
optionalChildren [
*42 (CptPort
uid 4909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,32625,89000,33375"
)
tg (CPTG
uid 4911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4912,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,32300,93800,33700"
st "clock"
blo "90000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*43 (CptPort
uid 4913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,34625,89000,35375"
)
tg (CPTG
uid 4915,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4916,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,34300,94100,35700"
st "reset"
blo "90000,35500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*44 (CptPort
uid 4917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,30625,106750,31375"
)
tg (CPTG
uid 4919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4920,0
va (VaSet
font "Verdana,12,0"
)
xt "96300,30300,105000,31700"
st "readStrobe"
ju 2
blo "105000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "readStrobe"
t "std_uLogic"
o 8
suid 2024,0
)
)
)
*45 (CptPort
uid 4921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,32625,106750,33375"
)
tg (CPTG
uid 4923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4924,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,32300,105000,33700"
st "writeStrobe"
ju 2
blo "105000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeStrobe"
t "std_uLogic"
o 9
suid 2026,0
)
)
)
*46 (CptPort
uid 4925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,24625,106750,25375"
)
tg (CPTG
uid 4927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4928,0
va (VaSet
font "Verdana,12,0"
)
xt "95400,24300,105000,25700"
st "dataAddress"
ju 2
blo "105000,25500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataAddress"
t "unsigned"
b "(addressBitNb-1 DOWNTO 0)"
o 5
suid 2039,0
)
)
)
*47 (CptPort
uid 4929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,28625,106750,29375"
)
tg (CPTG
uid 4931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4932,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,28300,105000,29700"
st "dataOut"
ju 2
blo "105000,29500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 6
suid 2040,0
)
)
)
*48 (CptPort
uid 4933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4934,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,26625,106750,27375"
)
tg (CPTG
uid 4935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4936,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,26300,105000,27700"
st "dataIn"
ju 2
blo "105000,27500"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 2
suid 2050,0
)
)
)
*49 (CptPort
uid 4937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4938,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,20625,106750,21375"
)
tg (CPTG
uid 4939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4940,0
va (VaSet
font "Verdana,12,0"
)
xt "96800,20300,105000,21700"
st "instruction"
ju 2
blo "105000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "instruction"
t "std_ulogic_vector"
b "(instructionBitNb-1 DOWNTO 0)"
o 3
suid 2052,0
)
)
)
*50 (CptPort
uid 4941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,18625,106750,19375"
)
tg (CPTG
uid 4943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4944,0
va (VaSet
font "Verdana,12,0"
)
xt "95400,18300,105000,19700"
st "progCounter"
ju 2
blo "105000,19500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "progCounter"
t "unsigned"
b "( programCounterBitNb-1 DOWNTO 0 )"
o 7
suid 2053,0
)
)
)
]
shape (Rectangle
uid 4946,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,15000,106000,37000"
)
oxt "47000,10000,64000,32000"
ttg (MlTextGroup
uid 4947,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 4948,0
va (VaSet
)
xt "89100,36700,92400,37900"
st "COM"
blo "89100,37700"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 4949,0
va (VaSet
)
xt "89100,37700,98000,38900"
st "nanoProcessor"
blo "89100,38700"
tm "CptNameMgr"
)
*53 (Text
uid 4950,0
va (VaSet
)
xt "89100,38700,91900,39900"
st "U_0"
blo "89100,39700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4951,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4952,0
text (MLText
uid 4953,0
va (VaSet
)
xt "89000,39400,122700,45400"
st "addressBitNb         = ioAddressBitNb          ( positive )  
registerBitNb        = registerBitNb           ( positive )  
registerAddressBitNb = registerAddressBitNb    ( positive )  
programCounterBitNb  = programCounterBitNb     ( positive )  
instructionBitNb     = instructionBitNb        ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "ioAddressBitNb"
)
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
(GiElement
name "registerAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "programCounterBitNb"
type "positive"
value "programCounterBitNb"
)
(GiElement
name "instructionBitNb"
type "positive"
value "instructionBitNb"
)
]
)
viewicon (ZoomableIcon
uid 4954,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,35250,90750,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*54 (Net
uid 4981,0
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 3
suid 33,0
)
declText (MLText
uid 4982,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,7200,86200,8200"
st "SIGNAL dataOut     : std_ulogic_vector(registerBitNb-1 DOWNTO 0)"
)
)
*55 (SaComponent
uid 5111,0
optionalChildren [
*56 (CptPort
uid 5099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,5625,122000,6375"
)
tg (CPTG
uid 5101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5102,0
va (VaSet
)
xt "123000,5500,127700,6700"
st "address"
blo "123000,6500"
)
)
thePort (LogicalPort
decl (Decl
n "address"
t "unsigned"
b "(addressBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*57 (CptPort
uid 5103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,5625,138750,6375"
)
tg (CPTG
uid 5105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5106,0
va (VaSet
)
xt "132200,5500,137000,6700"
st "dataOut"
ju 2
blo "137000,6500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "( dataBitNb-1 DOWNTO 0 )"
o 3
suid 3,0
)
)
)
*58 (CptPort
uid 5107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,9625,122000,10375"
)
tg (CPTG
uid 5109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5110,0
va (VaSet
)
xt "123000,9500,124900,10700"
st "en"
blo "123000,10500"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 4,0
)
)
)
]
shape (Rectangle
uid 5112,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "122000,2000,138000,14000"
)
oxt "25000,19000,41000,31000"
ttg (MlTextGroup
uid 5113,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 5114,0
va (VaSet
font "Verdana,8,1"
)
xt "122500,14000,127600,15000"
st "COM_test"
blo "122500,14800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 5115,0
va (VaSet
font "Verdana,8,1"
)
xt "122500,15000,124900,16000"
st "rom"
blo "122500,15800"
tm "CptNameMgr"
)
*61 (Text
uid 5116,0
va (VaSet
font "Verdana,8,1"
)
xt "122500,16000,125000,17000"
st "U_2"
blo "122500,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5117,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5118,0
text (MLText
uid 5119,0
va (VaSet
font "Verdana,8,0"
)
xt "122000,17200,145500,19200"
st "addressBitNb = programCounterBitNb    ( positive )  
dataBitNb    = instructionBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "programCounterBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "instructionBitNb"
)
]
)
viewicon (ZoomableIcon
uid 5120,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,12250,123750,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*62 (SaComponent
uid 5223,0
optionalChildren [
*63 (CptPort
uid 5207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "171250,54625,172000,55375"
)
tg (CPTG
uid 5209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5210,0
va (VaSet
font "Verdana,12,0"
)
xt "173000,54300,176800,55700"
st "clock"
blo "173000,55500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*64 (CptPort
uid 5211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "171250,56625,172000,57375"
)
tg (CPTG
uid 5213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5214,0
va (VaSet
font "Verdana,12,0"
)
xt "173000,56300,177100,57700"
st "reset"
blo "173000,57500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*65 (CptPort
uid 5215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,50625,189750,51375"
)
tg (CPTG
uid 5217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5218,0
va (VaSet
font "Verdana,12,0"
)
xt "182000,50300,188000,51700"
st "dataOut"
ju 2
blo "188000,51500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 2040,0
)
)
)
*66 (CptPort
uid 5219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "171250,50625,172000,51375"
)
tg (CPTG
uid 5221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5222,0
va (VaSet
font "Verdana,12,0"
)
xt "173000,50300,178500,51700"
st "serialIn"
blo "173000,51500"
)
)
thePort (LogicalPort
decl (Decl
n "serialIn"
t "std_ulogic"
o 3
suid 2054,0
)
)
)
]
shape (Rectangle
uid 5224,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "172000,47000,189000,59000"
)
oxt "47000,20000,64000,32000"
ttg (MlTextGroup
uid 5225,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 5226,0
va (VaSet
)
xt "172100,58700,175400,59900"
st "COM"
blo "172100,59700"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 5227,0
va (VaSet
)
xt "172100,59900,182800,61100"
st "serialPortReceiver"
blo "172100,60900"
tm "CptNameMgr"
)
*69 (Text
uid 5228,0
va (VaSet
)
xt "172100,61100,174900,62300"
st "U_5"
blo "172100,62100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5229,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5230,0
text (MLText
uid 5231,0
va (VaSet
)
xt "172000,61400,200100,63800"
st "dataBitNb       = registerBitNb      ( positive )  
baudDivideBitNb = baudDivideBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "registerBitNb"
)
(GiElement
name "baudDivideBitNb"
type "positive"
value "baudDivideBitNb"
)
]
)
viewicon (ZoomableIcon
uid 5232,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "172250,57250,173750,58750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 5513,0
optionalChildren [
*71 (CptPort
uid 5493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,40625,130000,41375"
)
tg (CPTG
uid 5495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5496,0
va (VaSet
)
xt "131000,40500,134400,41700"
st "clock"
blo "131000,41500"
)
s (Text
uid 5523,0
va (VaSet
)
xt "131000,41700,131000,41700"
blo "131000,41700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*72 (CptPort
uid 5497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,34625,130000,35375"
)
tg (CPTG
uid 5499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5500,0
va (VaSet
)
xt "131000,34400,135000,35600"
st "dataIn"
blo "131000,35400"
)
s (Text
uid 5524,0
va (VaSet
)
xt "131000,35600,131000,35600"
blo "131000,35600"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*73 (CptPort
uid 5501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146000,34625,146750,35375"
)
tg (CPTG
uid 5503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5504,0
va (VaSet
)
xt "140200,34400,145000,35600"
st "dataOut"
ju 2
blo "145000,35400"
)
s (Text
uid 5525,0
va (VaSet
)
xt "145000,35600,145000,35600"
ju 2
blo "145000,35600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*74 (CptPort
uid 5505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,38625,130000,39375"
)
tg (CPTG
uid 5507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5508,0
va (VaSet
)
xt "131000,38500,135000,39700"
st "enable"
blo "131000,39500"
)
s (Text
uid 5526,0
va (VaSet
)
xt "131000,39700,131000,39700"
blo "131000,39700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*75 (CptPort
uid 5509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,42625,130000,43375"
)
tg (CPTG
uid 5511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5512,0
va (VaSet
)
xt "131000,42500,134300,43700"
st "reset"
blo "131000,43500"
)
s (Text
uid 5527,0
va (VaSet
)
xt "131000,43700,131000,43700"
blo "131000,43700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
)
)
]
shape (Rectangle
uid 5514,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "130000,31000,146000,45000"
)
oxt "38000,4000,54000,18000"
ttg (MlTextGroup
uid 5515,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 5516,0
va (VaSet
font "Verdana,8,1"
)
xt "129910,45700,135910,46700"
st "sequential"
blo "129910,46500"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 5517,0
va (VaSet
font "Verdana,8,1"
)
xt "129910,46700,141510,47700"
st "registerULogicVector"
blo "129910,47500"
tm "CptNameMgr"
)
*78 (Text
uid 5518,0
va (VaSet
font "Verdana,8,1"
)
xt "129910,47700,132410,48700"
st "U_4"
blo "129910,48500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5519,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5520,0
text (MLText
uid 5521,0
va (VaSet
font "Verdana,8,0"
)
xt "130000,48800,149800,50800"
st "delay         = gateDelay        ( time     )  
registerBitNb = registerBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
]
)
viewicon (ZoomableIcon
uid 5522,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,43250,131750,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*79 (Wire
uid 2755,0
optionalChildren [
*80 (Ripper
uid 3135,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"149000,50000"
"150000,51000"
]
uid 3136,0
va (VaSet
vasetType 1
)
xt "149000,50000,150000,51000"
)
)
]
shape (OrthoPolyLine
uid 2756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146750,35000,149000,55000"
pts [
"146750,35000"
"149000,35000"
"149000,55000"
]
)
start &73
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2760,0
va (VaSet
font "Verdana,12,0"
)
xt "147000,33600,151600,35000"
st "IOOut"
blo "147000,34800"
tm "WireNameMgr"
)
)
on &14
)
*81 (Wire
uid 2763,0
shape (OrthoPolyLine
uid 2764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,29000,129250,35000"
pts [
"106750,29000"
"125000,29000"
"125000,35000"
"129250,35000"
]
)
start &47
end &72
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2768,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,27600,113700,29000"
st "portOut"
blo "108000,28800"
tm "WireNameMgr"
)
)
on &15
)
*82 (Wire
uid 2781,0
shape (OrthoPolyLine
uid 2782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,27000,146000,27000"
pts [
"106750,27000"
"146000,27000"
]
)
start &48
end &19
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2788,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,25600,112700,27000"
st "portIn"
blo "108000,26800"
tm "WireNameMgr"
)
)
on &16
)
*83 (Wire
uid 2791,0
optionalChildren [
*84 (BdJunction
uid 4993,0
ps "OnConnectorStrategy"
shape (Circle
uid 4994,0
va (VaSet
vasetType 1
)
xt "162600,50600,163400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2792,0
va (VaSet
vasetType 3
)
xt "163000,51000,163000,66000"
pts [
"163000,66000"
"163000,51000"
]
)
start &29
end &25
es 0
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2798,0
va (VaSet
font "Verdana,12,0"
)
xt "165000,49600,171500,51000"
st "serialOut"
blo "165000,50800"
tm "WireNameMgr"
)
)
on &17
)
*85 (Wire
uid 2809,0
shape (OrthoPolyLine
uid 2810,0
va (VaSet
vasetType 3
)
xt "106750,33000,129250,39000"
pts [
"106750,33000"
"122000,33000"
"122000,39000"
"129250,39000"
]
)
start &45
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2816,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,31600,117000,33000"
st "writeStrobe"
blo "108000,32800"
tm "WireNameMgr"
)
)
on &18
)
*86 (Wire
uid 3039,0
shape (OrthoPolyLine
uid 3040,0
va (VaSet
vasetType 3
)
xt "126000,41000,129250,41000"
pts [
"126000,41000"
"129250,41000"
]
)
end &71
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3046,0
va (VaSet
font "Verdana,12,0"
)
xt "125000,39600,128800,41000"
st "clock"
blo "125000,40800"
tm "WireNameMgr"
)
)
on &13
)
*87 (Wire
uid 3049,0
shape (OrthoPolyLine
uid 3050,0
va (VaSet
vasetType 3
)
xt "126000,43000,129250,43000"
pts [
"126000,43000"
"129250,43000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3056,0
va (VaSet
font "Verdana,12,0"
)
xt "125000,41600,129100,43000"
st "reset"
blo "125000,42800"
tm "WireNameMgr"
)
)
on &12
)
*88 (Wire
uid 3131,0
shape (OrthoPolyLine
uid 3132,0
va (VaSet
vasetType 3
)
xt "150000,51000,158000,51000"
pts [
"158000,51000"
"150000,51000"
]
)
start &24
end &80
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3134,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,49600,157400,51000"
st "IOOut(0)"
blo "151000,50800"
tm "WireNameMgr"
)
)
on &14
)
*89 (Wire
uid 4425,0
shape (OrthoPolyLine
uid 4426,0
va (VaSet
vasetType 3
)
xt "87000,35000,88250,66000"
pts [
"88250,35000"
"87000,35000"
"87000,66000"
]
)
start &43
end &29
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 4429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4430,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,33600,88100,35000"
st "reset"
blo "84000,34800"
tm "WireNameMgr"
)
)
on &12
)
*90 (Wire
uid 4433,0
shape (OrthoPolyLine
uid 4434,0
va (VaSet
vasetType 3
)
xt "85000,33000,88250,66000"
pts [
"88250,33000"
"85000,33000"
"85000,66000"
]
)
start &42
end &29
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 4437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4438,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,31600,87800,33000"
st "clock"
blo "84000,32800"
tm "WireNameMgr"
)
)
on &13
)
*91 (Wire
uid 4570,0
shape (OrthoPolyLine
uid 4571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,6000,121250,19000"
pts [
"106750,19000"
"120000,19000"
"120000,6000"
"121250,6000"
]
)
start &50
end &56
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 4572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4573,0
va (VaSet
font "Verdana,12,0"
)
xt "108750,17600,118350,19000"
st "progCounter"
blo "108750,18800"
tm "WireNameMgr"
)
)
on &33
)
*92 (Wire
uid 4576,0
shape (OrthoPolyLine
uid 4577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,6000,145000,21000"
pts [
"106750,21000"
"145000,21000"
"145000,6000"
"138750,6000"
]
)
start &49
end &57
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 4578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4579,0
va (VaSet
font "Verdana,12,0"
)
xt "108750,19600,116950,21000"
st "instruction"
blo "108750,20800"
tm "WireNameMgr"
)
)
on &34
)
*93 (Wire
uid 4619,0
shape (OrthoPolyLine
uid 4620,0
va (VaSet
vasetType 3
)
xt "118000,5000,121250,10000"
pts [
"118000,5000"
"118000,10000"
"121250,10000"
]
)
start &36
end &58
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4621,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4622,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "116600,1800,118000,7000"
st "logic_1"
blo "117800,7000"
tm "WireNameMgr"
)
s (Text
uid 4723,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "118000,7000,118000,7000"
blo "118000,7000"
tm "SignalTypeMgr"
)
)
on &40
)
*94 (Wire
uid 4983,0
shape (OrthoPolyLine
uid 4984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,51000,199000,66000"
pts [
"189750,51000"
"199000,51000"
"199000,66000"
]
)
start &65
end &29
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 4987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4988,0
va (VaSet
font "Verdana,12,0"
)
xt "191750,49600,197750,51000"
st "dataOut"
blo "191750,50800"
tm "WireNameMgr"
)
)
on &54
)
*95 (Wire
uid 4989,0
shape (OrthoPolyLine
uid 4990,0
va (VaSet
vasetType 3
)
xt "163000,51000,171250,51000"
pts [
"163000,51000"
"171250,51000"
]
)
start &84
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4992,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "162250,49600,168750,51000"
st "serialOut"
blo "162250,50800"
tm "WireNameMgr"
)
)
on &17
)
*96 (Wire
uid 4995,0
shape (OrthoPolyLine
uid 4996,0
va (VaSet
vasetType 3
)
xt "168000,57000,171250,57000"
pts [
"168000,57000"
"171250,57000"
]
)
end &64
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5002,0
va (VaSet
font "Verdana,12,0"
)
xt "167000,55600,171100,57000"
st "reset"
blo "167000,56800"
tm "WireNameMgr"
)
)
on &12
)
*97 (Wire
uid 5003,0
shape (OrthoPolyLine
uid 5004,0
va (VaSet
vasetType 3
)
xt "168000,55000,171250,55000"
pts [
"168000,55000"
"171250,55000"
]
)
end &63
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5010,0
va (VaSet
font "Verdana,12,0"
)
xt "167000,53600,170800,55000"
st "clock"
blo "167000,54800"
tm "WireNameMgr"
)
)
on &13
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *98 (PackageList
uid 254,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 2474,0
va (VaSet
font "Verdana,8,1"
)
xt "55000,-16000,61900,-15000"
st "Package List"
blo "55000,-15200"
)
*100 (MLText
uid 2475,0
va (VaSet
)
xt "55000,-15000,72500,-9000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 257,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 258,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*102 (Text
uid 259,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*103 (MLText
uid 260,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 261,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*105 (MLText
uid 262,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 263,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*107 (MLText
uid 264,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "52840,-18114,243533,85495"
cachedDiagramExtent "20000,-16000,203200,83000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "Ne00:"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "55000,-16000"
lastUid 5613,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,8,1"
)
xt "1300,1100,4100,2100"
st "Panel0"
blo "1300,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Verdana,8,1"
)
xt "1500,2550,5100,3550"
st "<library>"
blo "1500,3350"
tm "BdLibraryNameMgr"
)
*109 (Text
va (VaSet
font "Verdana,8,1"
)
xt "1500,3550,4900,4550"
st "<block>"
blo "1500,4350"
tm "BlkNameMgr"
)
*110 (Text
va (VaSet
font "Verdana,8,1"
)
xt "1500,4550,3300,5550"
st "U_0"
blo "1500,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,3000,2800,4000"
st "Library"
blo "-100,3800"
)
*112 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,4000,6800,5000"
st "MWComponent"
blo "-100,4800"
)
*113 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,5000,1700,6000"
st "U_0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-350,2550,2550,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-350,3550,5850,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*116 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-350,4550,1450,5550"
st "U_0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-850,2550,2050,3550"
st "Library"
blo "-850,3350"
)
*118 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-850,3550,6150,4550"
st "VhdlComponent"
blo "-850,4350"
)
*119 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-850,4550,950,5550"
st "U_0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-1600,2550,1300,3550"
st "Library"
blo "-1600,3350"
)
*121 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-1600,3550,6300,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*122 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-1600,4550,200,5550"
st "U_0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Verdana,8,1"
)
xt "2950,3400,4650,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*124 (Text
va (VaSet
font "Verdana,8,1"
)
xt "2950,4400,3750,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*126 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*128 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "55000,-8000,62000,-7000"
st "Declarations"
blo "55000,-7200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "55000,-7000,58400,-6000"
st "Ports:"
blo "55000,-6200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "55000,-6000,59800,-5000"
st "Pre User:"
blo "55000,-5200"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "57000,-5000,82900,4600"
st "constant baudDivideBitNb: positive := 3;

constant registerBitNb: positive := 8;
constant registerAddressBitNb: positive := 4;

constant ioAddressBitNb: positive := 8;
constant programCounterBitNb: positive := 8;
constant instructionBitNb: positive := 18;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "55000,4600,64000,5600"
st "Diagram Signals:"
blo "55000,5400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55000,-8000,61000,-7000"
st "Post User:"
blo "55000,-7200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "55000,-8000,55000,-8000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 33,0
usingSuid 1
emptyRow *129 (LEmptyRow
)
uid 3269,0
optionalChildren [
*130 (RefLabelRowHdr
)
*131 (TitleRowHdr
)
*132 (FilterRowHdr
)
*133 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*134 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*135 (GroupColHdr
tm "GroupColHdrMgr"
)
*136 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*137 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*138 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*139 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*140 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*141 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 1,0
)
)
uid 3236,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 3238,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IOOut"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 1
suid 11,0
)
)
uid 3256,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "portOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 7
suid 12,0
)
)
uid 3258,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "portIn"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 6
suid 13,0
)
)
uid 3260,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "serialOut"
t "std_uLogic"
o 10
suid 14,0
)
)
uid 3262,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "writeStrobe"
t "std_uLogic"
o 11
suid 15,0
)
)
uid 3264,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "progCounter"
t "unsigned"
b "( programCounterBitNb-1 DOWNTO 0 )"
o 8
suid 28,0
)
)
uid 4623,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "instruction"
t "std_ulogic_vector"
b "(instructionBitNb-1 DOWNTO 0)"
o 4
suid 29,0
)
)
uid 4625,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 5
suid 32,0
)
)
uid 4627,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 3
suid 33,0
)
)
uid 5011,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3282,0
optionalChildren [
*153 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *154 (MRCItem
litem &129
pos 11
dimension 20
)
uid 3284,0
optionalChildren [
*155 (MRCItem
litem &130
pos 0
dimension 20
uid 3285,0
)
*156 (MRCItem
litem &131
pos 1
dimension 23
uid 3286,0
)
*157 (MRCItem
litem &132
pos 2
hidden 1
dimension 20
uid 3287,0
)
*158 (MRCItem
litem &142
pos 0
dimension 20
uid 3237,0
)
*159 (MRCItem
litem &143
pos 1
dimension 20
uid 3239,0
)
*160 (MRCItem
litem &144
pos 2
dimension 20
uid 3257,0
)
*161 (MRCItem
litem &145
pos 3
dimension 20
uid 3259,0
)
*162 (MRCItem
litem &146
pos 4
dimension 20
uid 3261,0
)
*163 (MRCItem
litem &147
pos 5
dimension 20
uid 3263,0
)
*164 (MRCItem
litem &148
pos 6
dimension 20
uid 3265,0
)
*165 (MRCItem
litem &149
pos 7
dimension 20
uid 4624,0
)
*166 (MRCItem
litem &150
pos 8
dimension 20
uid 4626,0
)
*167 (MRCItem
litem &151
pos 9
dimension 20
uid 4628,0
)
*168 (MRCItem
litem &152
pos 10
dimension 20
uid 5012,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3288,0
optionalChildren [
*169 (MRCItem
litem &133
pos 0
dimension 20
uid 3289,0
)
*170 (MRCItem
litem &135
pos 1
dimension 50
uid 3290,0
)
*171 (MRCItem
litem &136
pos 2
dimension 100
uid 3291,0
)
*172 (MRCItem
litem &137
pos 3
dimension 50
uid 3292,0
)
*173 (MRCItem
litem &138
pos 4
dimension 100
uid 3293,0
)
*174 (MRCItem
litem &139
pos 5
dimension 100
uid 3294,0
)
*175 (MRCItem
litem &140
pos 6
dimension 50
uid 3295,0
)
*176 (MRCItem
litem &141
pos 7
dimension 80
uid 3296,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3283,0
vaOverrides [
]
)
]
)
uid 3268,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *177 (LEmptyRow
)
uid 3298,0
optionalChildren [
*178 (RefLabelRowHdr
)
*179 (TitleRowHdr
)
*180 (FilterRowHdr
)
*181 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*182 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*183 (GroupColHdr
tm "GroupColHdrMgr"
)
*184 (NameColHdr
tm "GenericNameColHdrMgr"
)
*185 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*186 (InitColHdr
tm "GenericValueColHdrMgr"
)
*187 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*188 (EolColHdr
tm "GenericEolColHdrMgr"
)
*189 (LogGeneric
generic (GiElement
name "nbBits"
type "positive"
value "4"
)
uid 3359,0
)
]
)
pdm (PhysicalDM
uid 3310,0
optionalChildren [
*190 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *191 (MRCItem
litem &177
pos 1
dimension 20
)
uid 3312,0
optionalChildren [
*192 (MRCItem
litem &178
pos 0
dimension 20
uid 3313,0
)
*193 (MRCItem
litem &179
pos 1
dimension 23
uid 3314,0
)
*194 (MRCItem
litem &180
pos 2
hidden 1
dimension 20
uid 3315,0
)
*195 (MRCItem
litem &189
pos 0
dimension 20
uid 3358,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3316,0
optionalChildren [
*196 (MRCItem
litem &181
pos 0
dimension 20
uid 3317,0
)
*197 (MRCItem
litem &183
pos 1
dimension 50
uid 3318,0
)
*198 (MRCItem
litem &184
pos 2
dimension 100
uid 3319,0
)
*199 (MRCItem
litem &185
pos 3
dimension 100
uid 3320,0
)
*200 (MRCItem
litem &186
pos 4
dimension 50
uid 3321,0
)
*201 (MRCItem
litem &187
pos 5
dimension 50
uid 3322,0
)
*202 (MRCItem
litem &188
pos 6
dimension 80
uid 3323,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3311,0
vaOverrides [
]
)
]
)
uid 3297,0
type 1
)
activeModelName "BlockDiag"
)
