
WiFi_Client_Server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c870  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd4  0800ca00  0800ca00  0000da00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7d4  0800d7d4  0000f21c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7d4  0800d7d4  0000e7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7dc  0800d7dc  0000f21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7dc  0800d7dc  0000e7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d7e0  0800d7e0  0000e7e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800d7e4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  0000f21c  2**0
                  CONTENTS
 10 .bss          00000dbc  2000021c  2000021c  0000f21c  2**2
                  ALLOC
 11 ._user_heap_stack 00017000  20000fd8  20000fd8  0000f21c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001794f  00000000  00000000  0000f24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000bb  00000000  00000000  00026b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000142d7  00000000  00000000  00026c56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002d73  00000000  00000000  0003af2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001320  00000000  00000000  0003dca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0ea9  00000000  00000000  0003efc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000ed0  00000000  00000000  0012fe69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000286dd  00000000  00000000  00130d39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00159416  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006724  00000000  00000000  0015945c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9e8 	.word	0x0800c9e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	0800c9e8 	.word	0x0800c9e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fe4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800101c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fe8:	f002 fb4c 	bl	8003684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fec:	480c      	ldr	r0, [pc, #48]	@ (8001020 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fee:	490d      	ldr	r1, [pc, #52]	@ (8001024 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8001028 <LoopForever+0xe>)
  movs r3, #0
 8000ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff4:	e002      	b.n	8000ffc <LoopCopyDataInit>

08000ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ffa:	3304      	adds	r3, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001000:	d3f9      	bcc.n	8000ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001002:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001004:	4c0a      	ldr	r4, [pc, #40]	@ (8001030 <LoopForever+0x16>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001008:	e001      	b.n	800100e <LoopFillZerobss>

0800100a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800100a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100c:	3204      	adds	r2, #4

0800100e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001010:	d3fb      	bcc.n	800100a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001012:	f008 fa13 	bl	800943c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001016:	f000 f80f 	bl	8001038 <main>

0800101a <LoopForever>:

LoopForever:
    b LoopForever
 800101a:	e7fe      	b.n	800101a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800101c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001024:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8001028:	0800d7e4 	.word	0x0800d7e4
  ldr r2, =_sbss
 800102c:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8001030:	20000fd8 	.word	0x20000fd8

08001034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001034:	e7fe      	b.n	8001034 <ADC1_2_IRQHandler>
	...

08001038 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001038:	b5b0      	push	{r4, r5, r7, lr}
 800103a:	b0a6      	sub	sp, #152	@ 0x98
 800103c:	af04      	add	r7, sp, #16
//	SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH, LSM6DSL_ACC_GYRO_INT1_CTRL, 1);

  uint8_t  MAC_Addr[6] = {0};
 800103e:	2300      	movs	r3, #0
 8001040:	677b      	str	r3, [r7, #116]	@ 0x74
 8001042:	2300      	movs	r3, #0
 8001044:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  uint8_t  IP_Addr[4] = {0};
 8001048:	2300      	movs	r3, #0
 800104a:	673b      	str	r3, [r7, #112]	@ 0x70
  int32_t Socket = -1;
 800104c:	f04f 33ff 	mov.w	r3, #4294967295
 8001050:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint16_t Datalen;
  int32_t ret;
  int16_t Trials = CONNECTION_TRIAL_MAX;
 8001054:	230a      	movs	r3, #10
 8001056:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105a:	f002 fb49 	bl	80036f0 <HAL_Init>
  BSP_ACCELERO_Init();
 800105e:	f002 f9a5 	bl	80033ac <BSP_ACCELERO_Init>
  BSP_COM_Init(COM1, &hDiscoUart);
 8001062:	49a6      	ldr	r1, [pc, #664]	@ (80012fc <main+0x2c4>)
 8001064:	2000      	movs	r0, #0
 8001066:	f001 ffe5 	bl	8003034 <BSP_COM_Init>
  /* Configure the system clock */
  SystemClock_Config();
 800106a:	f000 f981 	bl	8001370 <SystemClock_Config>
  /* Configure LED2 */
  BSP_LED_Init(LED2);
 800106e:	2000      	movs	r0, #0
 8001070:	f001 ff6e 	bl	8002f50 <BSP_LED_Init>
#if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 8001074:	4ba1      	ldr	r3, [pc, #644]	@ (80012fc <main+0x2c4>)
 8001076:	4aa2      	ldr	r2, [pc, #648]	@ (8001300 <main+0x2c8>)
 8001078:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 800107a:	4ba0      	ldr	r3, [pc, #640]	@ (80012fc <main+0x2c4>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b9e      	ldr	r3, [pc, #632]	@ (80012fc <main+0x2c4>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b9c      	ldr	r3, [pc, #624]	@ (80012fc <main+0x2c4>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 800108e:	4b9b      	ldr	r3, [pc, #620]	@ (80012fc <main+0x2c4>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b99      	ldr	r3, [pc, #612]	@ (80012fc <main+0x2c4>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b98      	ldr	r3, [pc, #608]	@ (80012fc <main+0x2c4>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b96      	ldr	r3, [pc, #600]	@ (80012fc <main+0x2c4>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010a6:	4b95      	ldr	r3, [pc, #596]	@ (80012fc <main+0x2c4>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ac:	4b93      	ldr	r3, [pc, #588]	@ (80012fc <main+0x2c4>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24

  BSP_COM_Init(COM1, &hDiscoUart);
 80010b2:	4992      	ldr	r1, [pc, #584]	@ (80012fc <main+0x2c4>)
 80010b4:	2000      	movs	r0, #0
 80010b6:	f001 ffbd 	bl	8003034 <BSP_COM_Init>
#endif /* TERMINAL_USE */

  TERMOUT("****** WIFI Module in TCP Client mode demonstration ****** \n\n");
 80010ba:	4892      	ldr	r0, [pc, #584]	@ (8001304 <main+0x2cc>)
 80010bc:	f007 ff8a 	bl	8008fd4 <puts>
  TERMOUT("TCP Client Instructions :\n");
 80010c0:	4891      	ldr	r0, [pc, #580]	@ (8001308 <main+0x2d0>)
 80010c2:	f007 ff87 	bl	8008fd4 <puts>
  TERMOUT("1- Make sure your Phone is connected to the same network that\n");
 80010c6:	4891      	ldr	r0, [pc, #580]	@ (800130c <main+0x2d4>)
 80010c8:	f007 ff84 	bl	8008fd4 <puts>
  TERMOUT("   you configured using the Configuration Access Point.\n");
 80010cc:	4890      	ldr	r0, [pc, #576]	@ (8001310 <main+0x2d8>)
 80010ce:	f007 ff81 	bl	8008fd4 <puts>
  TERMOUT("2- Create a server by using the android application TCP Server\n");
 80010d2:	4890      	ldr	r0, [pc, #576]	@ (8001314 <main+0x2dc>)
 80010d4:	f007 ff7e 	bl	8008fd4 <puts>
  TERMOUT("   with port(8002).\n");
 80010d8:	488f      	ldr	r0, [pc, #572]	@ (8001318 <main+0x2e0>)
 80010da:	f007 ff7b 	bl	8008fd4 <puts>
  TERMOUT("3- Get the Network Name or IP Address of your Android from the step 2.\n\n");
 80010de:	488f      	ldr	r0, [pc, #572]	@ (800131c <main+0x2e4>)
 80010e0:	f007 ff78 	bl	8008fd4 <puts>



  /*Initialize  WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 80010e4:	f001 fe22 	bl	8002d2c <WIFI_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f040 809d 	bne.w	800122a <main+0x1f2>
  {
    TERMOUT("> WIFI Module Initialized.\n");
 80010f0:	488b      	ldr	r0, [pc, #556]	@ (8001320 <main+0x2e8>)
 80010f2:	f007 ff6f 	bl	8008fd4 <puts>
    if(WIFI_GetMAC_Address(MAC_Addr, sizeof(MAC_Addr)) == WIFI_STATUS_OK)
 80010f6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010fa:	2106      	movs	r1, #6
 80010fc:	4618      	mov	r0, r3
 80010fe:	f001 fe63 	bl	8002dc8 <WIFI_GetMAC_Address>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d118      	bne.n	800113a <main+0x102>
    {
      TERMOUT("> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n",
 8001108:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800110c:	4618      	mov	r0, r3
 800110e:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001112:	461c      	mov	r4, r3
 8001114:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001118:	461d      	mov	r5, r3
 800111a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800111e:	f897 2078 	ldrb.w	r2, [r7, #120]	@ 0x78
 8001122:	f897 1079 	ldrb.w	r1, [r7, #121]	@ 0x79
 8001126:	9102      	str	r1, [sp, #8]
 8001128:	9201      	str	r2, [sp, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	462b      	mov	r3, r5
 800112e:	4622      	mov	r2, r4
 8001130:	4601      	mov	r1, r0
 8001132:	487c      	ldr	r0, [pc, #496]	@ (8001324 <main+0x2ec>)
 8001134:	f007 fee6 	bl	8008f04 <iprintf>
 8001138:	e005      	b.n	8001146 <main+0x10e>
               MAC_Addr[4],
               MAC_Addr[5]);
    }
    else
    {
      TERMOUT("> ERROR : CANNOT get MAC address\n");
 800113a:	487b      	ldr	r0, [pc, #492]	@ (8001328 <main+0x2f0>)
 800113c:	f007 ff4a 	bl	8008fd4 <puts>
      BSP_LED_On(LED2);
 8001140:	2000      	movs	r0, #0
 8001142:	f001 ff35 	bl	8002fb0 <BSP_LED_On>
    }

    if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK)
 8001146:	2203      	movs	r2, #3
 8001148:	4978      	ldr	r1, [pc, #480]	@ (800132c <main+0x2f4>)
 800114a:	4879      	ldr	r0, [pc, #484]	@ (8001330 <main+0x2f8>)
 800114c:	f001 fe1a 	bl	8002d84 <WIFI_Connect>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d162      	bne.n	800121c <main+0x1e4>
    {
      TERMOUT("> es-wifi module connected \n");
 8001156:	4877      	ldr	r0, [pc, #476]	@ (8001334 <main+0x2fc>)
 8001158:	f007 ff3c 	bl	8008fd4 <puts>
      if(WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr)) == WIFI_STATUS_OK)
 800115c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001160:	2104      	movs	r1, #4
 8001162:	4618      	mov	r0, r3
 8001164:	f001 fe50 	bl	8002e08 <WIFI_GetIP_Address>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d14f      	bne.n	800120e <main+0x1d6>
      {
        TERMOUT("> es-wifi module got IP Address : %d.%d.%d.%d\n",
 800116e:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001172:	4619      	mov	r1, r3
 8001174:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001178:	461a      	mov	r2, r3
 800117a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800117e:	4618      	mov	r0, r3
 8001180:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	4603      	mov	r3, r0
 8001188:	486b      	ldr	r0, [pc, #428]	@ (8001338 <main+0x300>)
 800118a:	f007 febb 	bl	8008f04 <iprintf>
               IP_Addr[0],
               IP_Addr[1],
               IP_Addr[2],
               IP_Addr[3]);

        TERMOUT("> Trying to connect to Server: %d.%d.%d.%d:%d ...\n",
 800118e:	4b6b      	ldr	r3, [pc, #428]	@ (800133c <main+0x304>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	4b69      	ldr	r3, [pc, #420]	@ (800133c <main+0x304>)
 8001196:	785b      	ldrb	r3, [r3, #1]
 8001198:	4618      	mov	r0, r3
 800119a:	4b68      	ldr	r3, [pc, #416]	@ (800133c <main+0x304>)
 800119c:	789b      	ldrb	r3, [r3, #2]
 800119e:	461c      	mov	r4, r3
 80011a0:	4b66      	ldr	r3, [pc, #408]	@ (800133c <main+0x304>)
 80011a2:	78db      	ldrb	r3, [r3, #3]
 80011a4:	461a      	mov	r2, r3
 80011a6:	f641 7342 	movw	r3, #8002	@ 0x1f42
 80011aa:	9301      	str	r3, [sp, #4]
 80011ac:	9200      	str	r2, [sp, #0]
 80011ae:	4623      	mov	r3, r4
 80011b0:	4602      	mov	r2, r0
 80011b2:	4863      	ldr	r0, [pc, #396]	@ (8001340 <main+0x308>)
 80011b4:	f007 fea6 	bl	8008f04 <iprintf>
               RemoteIP[1],
               RemoteIP[2],
               RemoteIP[3],
							 RemotePORT);

        while (Trials--)
 80011b8:	e014      	b.n	80011e4 <main+0x1ac>
        {
          if( WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, "TCP_CLIENT", RemoteIP, RemotePORT, 0) == WIFI_STATUS_OK)
 80011ba:	2300      	movs	r3, #0
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	f641 7342 	movw	r3, #8002	@ 0x1f42
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	4b5d      	ldr	r3, [pc, #372]	@ (800133c <main+0x304>)
 80011c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001344 <main+0x30c>)
 80011c8:	2100      	movs	r1, #0
 80011ca:	2000      	movs	r0, #0
 80011cc:	f001 fe40 	bl	8002e50 <WIFI_OpenClientConnection>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d106      	bne.n	80011e4 <main+0x1ac>
          {
            TERMOUT("> TCP Connection opened successfully.\n");
 80011d6:	485c      	ldr	r0, [pc, #368]	@ (8001348 <main+0x310>)
 80011d8:	f007 fefc 	bl	8008fd4 <puts>
            Socket = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            break;
 80011e2:	e008      	b.n	80011f6 <main+0x1be>
        while (Trials--)
 80011e4:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	3a01      	subs	r2, #1
 80011ec:	b292      	uxth	r2, r2
 80011ee:	f8a7 2082 	strh.w	r2, [r7, #130]	@ 0x82
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1e1      	bne.n	80011ba <main+0x182>
          }
        }
        if(Socket == -1)
 80011f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011fe:	d11a      	bne.n	8001236 <main+0x1fe>
        {
          TERMOUT("> ERROR : Cannot open Connection\n");
 8001200:	4852      	ldr	r0, [pc, #328]	@ (800134c <main+0x314>)
 8001202:	f007 fee7 	bl	8008fd4 <puts>
          BSP_LED_On(LED2);
 8001206:	2000      	movs	r0, #0
 8001208:	f001 fed2 	bl	8002fb0 <BSP_LED_On>
 800120c:	e013      	b.n	8001236 <main+0x1fe>
        }
      }
      else
      {
        TERMOUT("> ERROR : es-wifi module CANNOT get IP address\n");
 800120e:	4850      	ldr	r0, [pc, #320]	@ (8001350 <main+0x318>)
 8001210:	f007 fee0 	bl	8008fd4 <puts>
        BSP_LED_On(LED2);
 8001214:	2000      	movs	r0, #0
 8001216:	f001 fecb 	bl	8002fb0 <BSP_LED_On>
 800121a:	e00c      	b.n	8001236 <main+0x1fe>
      }
    }
    else
    {
      TERMOUT("> ERROR : es-wifi module NOT connected\n");
 800121c:	484d      	ldr	r0, [pc, #308]	@ (8001354 <main+0x31c>)
 800121e:	f007 fed9 	bl	8008fd4 <puts>
      BSP_LED_On(LED2);
 8001222:	2000      	movs	r0, #0
 8001224:	f001 fec4 	bl	8002fb0 <BSP_LED_On>
 8001228:	e005      	b.n	8001236 <main+0x1fe>
    }
  }
  else
  {
    TERMOUT("> ERROR : WIFI Module cannot be initialized.\n");
 800122a:	484b      	ldr	r0, [pc, #300]	@ (8001358 <main+0x320>)
 800122c:	f007 fed2 	bl	8008fd4 <puts>
    BSP_LED_On(LED2);
 8001230:	2000      	movs	r0, #0
 8001232:	f001 febd 	bl	8002fb0 <BSP_LED_On>
  }

  while (1)
    {
	  BSP_LED_Off(LED2);
 8001236:	2000      	movs	r0, #0
 8001238:	f001 fed0 	bl	8002fdc <BSP_LED_Off>
      if (Socket != -1)
 800123c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001244:	d0f7      	beq.n	8001236 <main+0x1fe>
      {
          // Read accelerometer data
        int16_t pDataXYZ[3];
        BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8001246:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800124a:	4618      	mov	r0, r3
 800124c:	f002 f8ec 	bl	8003428 <BSP_ACCELERO_AccGetXYZ>

        // Format data for sending (e.g., as a JSON string)
        char dataString[100];  // Make sure this buffer is large enough

        snprintf(dataString, sizeof(dataString), "{\"x\":%d,\"y\":%d,\"z\":%d}\n",
                 pDataXYZ[0], pDataXYZ[1], pDataXYZ[2]);
 8001250:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
        snprintf(dataString, sizeof(dataString), "{\"x\":%d,\"y\":%d,\"z\":%d}\n",
 8001254:	4619      	mov	r1, r3
                 pDataXYZ[0], pDataXYZ[1], pDataXYZ[2]);
 8001256:	f9b7 306a 	ldrsh.w	r3, [r7, #106]	@ 0x6a
 800125a:	f9b7 206c 	ldrsh.w	r2, [r7, #108]	@ 0x6c
        snprintf(dataString, sizeof(dataString), "{\"x\":%d,\"y\":%d,\"z\":%d}\n",
 800125e:	1d38      	adds	r0, r7, #4
 8001260:	9201      	str	r2, [sp, #4]
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	460b      	mov	r3, r1
 8001266:	4a3d      	ldr	r2, [pc, #244]	@ (800135c <main+0x324>)
 8001268:	2164      	movs	r1, #100	@ 0x64
 800126a:	f007 febb 	bl	8008fe4 <sniprintf>

        // Send the accelerometer data
        ret = WIFI_SendData(Socket, (uint8_t*)dataString, strlen(dataString), &Datalen, WIFI_WRITE_TIMEOUT);
 800126e:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4618      	mov	r0, r3
 8001276:	f7fe fffb 	bl	8000270 <strlen>
 800127a:	4603      	mov	r3, r0
 800127c:	b29a      	uxth	r2, r3
 800127e:	f107 036e 	add.w	r3, r7, #110	@ 0x6e
 8001282:	1d39      	adds	r1, r7, #4
 8001284:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001288:	9000      	str	r0, [sp, #0]
 800128a:	4620      	mov	r0, r4
 800128c:	f001 fe1c 	bl	8002ec8 <WIFI_SendData>
 8001290:	4603      	mov	r3, r0
 8001292:	67fb      	str	r3, [r7, #124]	@ 0x7c


        if (ret != WIFI_STATUS_OK)
 8001294:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <main+0x26a>
        {
          TERMOUT("> ERROR : Failed to Send Data, connection closed\n");
 800129a:	4831      	ldr	r0, [pc, #196]	@ (8001360 <main+0x328>)
 800129c:	f007 fe9a 	bl	8008fd4 <puts>
          break;
 80012a0:	e027      	b.n	80012f2 <main+0x2ba>
        }

        // Receive data from the server (if needed)
        ret = WIFI_ReceiveData(Socket, RxData, sizeof(RxData) - 1, &Datalen, WIFI_READ_TIMEOUT);
 80012a2:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80012a6:	f107 036e 	add.w	r3, r7, #110	@ 0x6e
 80012aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80012ae:	9200      	str	r2, [sp, #0]
 80012b0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80012b4:	492b      	ldr	r1, [pc, #172]	@ (8001364 <main+0x32c>)
 80012b6:	f001 fe29 	bl	8002f0c <WIFI_ReceiveData>
 80012ba:	4603      	mov	r3, r0
 80012bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (ret == WIFI_STATUS_OK)
 80012be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10e      	bne.n	80012e2 <main+0x2aa>
        {
          if (Datalen > 0)
 80012c4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00e      	beq.n	80012ea <main+0x2b2>
          {
            RxData[Datalen] = 0;
 80012cc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b24      	ldr	r3, [pc, #144]	@ (8001364 <main+0x32c>)
 80012d4:	2100      	movs	r1, #0
 80012d6:	5499      	strb	r1, [r3, r2]
            TERMOUT("Received: %s\n", RxData);
 80012d8:	4922      	ldr	r1, [pc, #136]	@ (8001364 <main+0x32c>)
 80012da:	4823      	ldr	r0, [pc, #140]	@ (8001368 <main+0x330>)
 80012dc:	f007 fe12 	bl	8008f04 <iprintf>
 80012e0:	e003      	b.n	80012ea <main+0x2b2>
          }
        }
        else
        {
          TERMOUT("> ERROR : Failed to Receive Data, connection closed\n");
 80012e2:	4822      	ldr	r0, [pc, #136]	@ (800136c <main+0x334>)
 80012e4:	f007 fe76 	bl	8008fd4 <puts>
          break;
 80012e8:	e003      	b.n	80012f2 <main+0x2ba>
        }

        HAL_Delay(100); // Adjust delay as needed
 80012ea:	2064      	movs	r0, #100	@ 0x64
 80012ec:	f002 fa7c 	bl	80037e8 <HAL_Delay>
 80012f0:	e7a1      	b.n	8001236 <main+0x1fe>
 80012f2:	2300      	movs	r3, #0
      }
    }
  }
 80012f4:	4618      	mov	r0, r3
 80012f6:	3788      	adds	r7, #136	@ 0x88
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bdb0      	pop	{r4, r5, r7, pc}
 80012fc:	20000dfc 	.word	0x20000dfc
 8001300:	40013800 	.word	0x40013800
 8001304:	0800ca00 	.word	0x0800ca00
 8001308:	0800ca40 	.word	0x0800ca40
 800130c:	0800ca5c 	.word	0x0800ca5c
 8001310:	0800ca9c 	.word	0x0800ca9c
 8001314:	0800cad4 	.word	0x0800cad4
 8001318:	0800cb14 	.word	0x0800cb14
 800131c:	0800cb28 	.word	0x0800cb28
 8001320:	0800cb70 	.word	0x0800cb70
 8001324:	0800cb8c 	.word	0x0800cb8c
 8001328:	0800cbc0 	.word	0x0800cbc0
 800132c:	0800cbe4 	.word	0x0800cbe4
 8001330:	0800cbf0 	.word	0x0800cbf0
 8001334:	0800cbf8 	.word	0x0800cbf8
 8001338:	0800cc14 	.word	0x0800cc14
 800133c:	20000000 	.word	0x20000000
 8001340:	0800cc44 	.word	0x0800cc44
 8001344:	0800cc78 	.word	0x0800cc78
 8001348:	0800cc84 	.word	0x0800cc84
 800134c:	0800ccac 	.word	0x0800ccac
 8001350:	0800ccd0 	.word	0x0800ccd0
 8001354:	0800cd00 	.word	0x0800cd00
 8001358:	0800cd28 	.word	0x0800cd28
 800135c:	0800cd58 	.word	0x0800cd58
 8001360:	0800cd70 	.word	0x0800cd70
 8001364:	20000238 	.word	0x20000238
 8001368:	0800cda4 	.word	0x0800cda4
 800136c:	0800cdb4 	.word	0x0800cdb4

08001370 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b096      	sub	sp, #88	@ 0x58
 8001374:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001376:	2310      	movs	r3, #16
 8001378:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800137a:	2301      	movs	r3, #1
 800137c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800137e:	2360      	movs	r3, #96	@ 0x60
 8001380:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001386:	2302      	movs	r3, #2
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800138a:	2301      	movs	r3, #1
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800138e:	2301      	movs	r3, #1
 8001390:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001392:	2328      	movs	r3, #40	@ 0x28
 8001394:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001396:	2302      	movs	r3, #2
 8001398:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 800139a:	2307      	movs	r3, #7
 800139c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800139e:	2304      	movs	r3, #4
 80013a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a2:	463b      	mov	r3, r7
 80013a4:	4618      	mov	r0, r3
 80013a6:	f003 fbc9 	bl	8004b3c <HAL_RCC_OscConfig>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <SystemClock_Config+0x44>
  {
    /* Initialization Error */
    while(1);
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <SystemClock_Config+0x40>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80013b4:	230f      	movs	r3, #15
 80013b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b8:	2303      	movs	r3, #3
 80013ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c0:	2300      	movs	r3, #0
 80013c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	657b      	str	r3, [r7, #84]	@ 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013c8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80013cc:	2104      	movs	r1, #4
 80013ce:	4618      	mov	r0, r3
 80013d0:	f003 ff90 	bl	80052f4 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x6e>
  {
    /* Initialization Error */
    while(1);
 80013da:	bf00      	nop
 80013dc:	e7fd      	b.n	80013da <SystemClock_Config+0x6a>
  }
}
 80013de:	bf00      	nop
 80013e0:	3758      	adds	r7, #88	@ 0x58
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <__io_putchar>:
  * @brief  Retargets the C library TERMOUT function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 80013f0:	1d39      	adds	r1, r7, #4
 80013f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013f6:	2201      	movs	r2, #1
 80013f8:	4803      	ldr	r0, [pc, #12]	@ (8001408 <__io_putchar+0x20>)
 80013fa:	f006 f8fa 	bl	80075f2 <HAL_UART_Transmit>

  return ch;
 80013fe:	687b      	ldr	r3, [r7, #4]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000dfc 	.word	0x20000dfc

0800140c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001416:	88fb      	ldrh	r3, [r7, #6]
 8001418:	2b02      	cmp	r3, #2
 800141a:	d105      	bne.n	8001428 <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case (GPIO_PIN_1):
    {
    	BSP_LED_Toggle(LED2);
 800141c:	2000      	movs	r0, #0
 800141e:	f001 fdf3 	bl	8003008 <BSP_LED_Toggle>
      SPI_WIFI_ISR();
 8001422:	f001 fc73 	bl	8002d0c <SPI_WIFI_ISR>
      break;
 8001426:	e000      	b.n	800142a <HAL_GPIO_EXTI_Callback+0x1e>
    }
    default:
    {
      break;
 8001428:	bf00      	nop
    }
  }
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <SPI3_IRQHandler>:

void SPI3_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001438:	4802      	ldr	r0, [pc, #8]	@ (8001444 <SPI3_IRQHandler+0x10>)
 800143a:	f005 fa0b 	bl	8006854 <HAL_SPI_IRQHandler>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000434 	.word	0x20000434

08001448 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800145a:	bf00      	nop
 800145c:	e7fd      	b.n	800145a <HardFault_Handler+0x4>

0800145e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001462:	bf00      	nop
 8001464:	e7fd      	b.n	8001462 <MemManage_Handler+0x4>

08001466 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800146a:	bf00      	nop
 800146c:	e7fd      	b.n	800146a <BusFault_Handler+0x4>

0800146e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001472:	bf00      	nop
 8001474:	e7fd      	b.n	8001472 <UsageFault_Handler+0x4>

08001476 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80014a4:	f002 f980 	bl	80037a8 <HAL_IncTick>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80014b0:	2002      	movs	r0, #2
 80014b2:	f002 fd03 	bl	8003ebc <HAL_GPIO_EXTI_IRQHandler>
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}

080014ba <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
  return 1;
 80014be:	2301      	movs	r3, #1
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <_kill>:

int _kill(int pid, int sig)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014d4:	f007 ffac 	bl	8009430 <__errno>
 80014d8:	4603      	mov	r3, r0
 80014da:	2216      	movs	r2, #22
 80014dc:	601a      	str	r2, [r3, #0]
  return -1;
 80014de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <_exit>:

void _exit (int status)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014f2:	f04f 31ff 	mov.w	r1, #4294967295
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff ffe7 	bl	80014ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <_exit+0x12>

08001500 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	e00a      	b.n	8001528 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001512:	f3af 8000 	nop.w
 8001516:	4601      	mov	r1, r0
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	60ba      	str	r2, [r7, #8]
 800151e:	b2ca      	uxtb	r2, r1
 8001520:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	429a      	cmp	r2, r3
 800152e:	dbf0      	blt.n	8001512 <_read+0x12>
  }

  return len;
 8001530:	687b      	ldr	r3, [r7, #4]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b086      	sub	sp, #24
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
 800154a:	e009      	b.n	8001560 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	60ba      	str	r2, [r7, #8]
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ff47 	bl	80013e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	3301      	adds	r3, #1
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	429a      	cmp	r2, r3
 8001566:	dbf1      	blt.n	800154c <_write+0x12>
  }
  return len;
 8001568:	687b      	ldr	r3, [r7, #4]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <_close>:

int _close(int file)
{
 8001572:	b480      	push	{r7}
 8001574:	b083      	sub	sp, #12
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800157a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
 8001592:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800159a:	605a      	str	r2, [r3, #4]
  return 0;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <_isatty>:

int _isatty(int file)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b2:	2301      	movs	r3, #1
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e4:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <_sbrk+0x5c>)
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <_sbrk+0x60>)
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <_sbrk+0x64>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f8:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <_sbrk+0x64>)
 80015fa:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <_sbrk+0x68>)
 80015fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	429a      	cmp	r2, r3
 800160a:	d207      	bcs.n	800161c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800160c:	f007 ff10 	bl	8009430 <__errno>
 8001610:	4603      	mov	r3, r0
 8001612:	220c      	movs	r2, #12
 8001614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
 800161a:	e009      	b.n	8001630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800161c:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001622:	4b07      	ldr	r3, [pc, #28]	@ (8001640 <_sbrk+0x64>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	4a05      	ldr	r2, [pc, #20]	@ (8001640 <_sbrk+0x64>)
 800162c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800162e:	68fb      	ldr	r3, [r7, #12]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20018000 	.word	0x20018000
 800163c:	00007000 	.word	0x00007000
 8001640:	2000042c 	.word	0x2000042c
 8001644:	20000fd8 	.word	0x20000fd8

08001648 <Hex2Num>:
  * @brief  Convert char in Hex format to integer.
  * @param  a: character to convert
  * @retval integer value.
  */
static  uint8_t Hex2Num(char a)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	2b2f      	cmp	r3, #47	@ 0x2f
 8001656:	d906      	bls.n	8001666 <Hex2Num+0x1e>
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	2b39      	cmp	r3, #57	@ 0x39
 800165c:	d803      	bhi.n	8001666 <Hex2Num+0x1e>
        return a - '0';
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	3b30      	subs	r3, #48	@ 0x30
 8001662:	b2db      	uxtb	r3, r3
 8001664:	e014      	b.n	8001690 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	2b60      	cmp	r3, #96	@ 0x60
 800166a:	d906      	bls.n	800167a <Hex2Num+0x32>
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	2b66      	cmp	r3, #102	@ 0x66
 8001670:	d803      	bhi.n	800167a <Hex2Num+0x32>
        return (a - 'a') + 10;
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	3b57      	subs	r3, #87	@ 0x57
 8001676:	b2db      	uxtb	r3, r3
 8001678:	e00a      	b.n	8001690 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	2b40      	cmp	r3, #64	@ 0x40
 800167e:	d906      	bls.n	800168e <Hex2Num+0x46>
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	2b46      	cmp	r3, #70	@ 0x46
 8001684:	d803      	bhi.n	800168e <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	3b37      	subs	r3, #55	@ 0x37
 800168a:	b2db      	uxtb	r3, r3
 800168c:	e000      	b.n	8001690 <Hex2Num+0x48>
    }

    return 0;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint8_t ParseHexNumber(const char *ptr, uint8_t *cnt)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
    uint8_t sum = 0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	73bb      	strb	r3, [r7, #14]

    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 80016ae:	e012      	b.n	80016d6 <ParseHexNumber+0x3a>
        sum <<= 4;
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	011b      	lsls	r3, r3, #4
 80016b4:	73fb      	strb	r3, [r7, #15]
        sum += Hex2Num(*ptr);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffc4 	bl	8001648 <Hex2Num>
 80016c0:	4603      	mov	r3, r0
 80016c2:	461a      	mov	r2, r3
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	4413      	add	r3, r2
 80016c8:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3301      	adds	r3, #1
 80016ce:	607b      	str	r3, [r7, #4]
        done_count++;
 80016d0:	7bbb      	ldrb	r3, [r7, #14]
 80016d2:	3301      	adds	r3, #1
 80016d4:	73bb      	strb	r3, [r7, #14]
    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b2f      	cmp	r3, #47	@ 0x2f
 80016dc:	d903      	bls.n	80016e6 <ParseHexNumber+0x4a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b39      	cmp	r3, #57	@ 0x39
 80016e4:	d90f      	bls.n	8001706 <ParseHexNumber+0x6a>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b60      	cmp	r3, #96	@ 0x60
 80016ec:	d903      	bls.n	80016f6 <ParseHexNumber+0x5a>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b66      	cmp	r3, #102	@ 0x66
 80016f4:	d907      	bls.n	8001706 <ParseHexNumber+0x6a>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b40      	cmp	r3, #64	@ 0x40
 80016fc:	d906      	bls.n	800170c <ParseHexNumber+0x70>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b46      	cmp	r3, #70	@ 0x46
 8001704:	d802      	bhi.n	800170c <ParseHexNumber+0x70>
 8001706:	7bbb      	ldrb	r3, [r7, #14]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d9d1      	bls.n	80016b0 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                                      /* Save number of characters used for number */
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d002      	beq.n	8001718 <ParseHexNumber+0x7c>
        *cnt = done_count;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	7bba      	ldrb	r2, [r7, #14]
 8001716:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                             /* Return number */
 8001718:	7bfb      	ldrb	r3, [r7, #15]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 8001722:	b480      	push	{r7}
 8001724:	b085      	sub	sp, #20
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b2d      	cmp	r3, #45	@ 0x2d
 800173e:	d119      	bne.n	8001774 <ParseNumber+0x52>
        minus = 1;
 8001740:	2301      	movs	r3, #1
 8001742:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3301      	adds	r3, #1
 8001748:	607b      	str	r3, [r7, #4]
        done_count++;
 800174a:	7bbb      	ldrb	r3, [r7, #14]
 800174c:	3301      	adds	r3, #1
 800174e:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8001750:	e010      	b.n	8001774 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	4613      	mov	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	461a      	mov	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	3b30      	subs	r3, #48	@ 0x30
 8001764:	4413      	add	r3, r2
 8001766:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3301      	adds	r3, #1
 800176c:	607b      	str	r3, [r7, #4]
        done_count++;
 800176e:	7bbb      	ldrb	r3, [r7, #14]
 8001770:	3301      	adds	r3, #1
 8001772:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b2f      	cmp	r3, #47	@ 0x2f
 800177a:	d903      	bls.n	8001784 <ParseNumber+0x62>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b39      	cmp	r3, #57	@ 0x39
 8001782:	d9e6      	bls.n	8001752 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d002      	beq.n	8001790 <ParseNumber+0x6e>
        *cnt = done_count;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	7bba      	ldrb	r2, [r7, #14]
 800178e:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d002      	beq.n	800179c <ParseNumber+0x7a>
        return 0 - sum;
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	425b      	negs	r3, r3
 800179a:	e000      	b.n	800179e <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 800179c:	68bb      	ldr	r3, [r7, #8]
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <ParseMAC>:
  * @param  Mac: pointer to MAC-48 array
  * @param  MacSize: the size of the MAC array
  * @retval None.
  */
static void ParseMAC(const char *ptr, uint8_t Mac[], size_t MacSize)
{
 80017aa:	b590      	push	{r4, r7, lr}
 80017ac:	b087      	sub	sp, #28
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 80017b6:	2300      	movs	r3, #0
 80017b8:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (Mac != NULL))
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d027      	beq.n	8001810 <ParseMAC+0x66>
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d024      	beq.n	8001810 <ParseMAC+0x66>
  {
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80017c6:	e018      	b.n	80017fa <ParseMAC+0x50>
    uint8_t done_count = 1;
 80017c8:	2301      	movs	r3, #1
 80017ca:	75bb      	strb	r3, [r7, #22]
    if (*ptr != ':')
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b3a      	cmp	r3, #58	@ 0x3a
 80017d2:	d00d      	beq.n	80017f0 <ParseMAC+0x46>
    {
      Mac[hex_8bits_count++] = ParseHexNumber(ptr, &done_count);
 80017d4:	7dfb      	ldrb	r3, [r7, #23]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	75fa      	strb	r2, [r7, #23]
 80017da:	461a      	mov	r2, r3
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	189c      	adds	r4, r3, r2
 80017e0:	f107 0316 	add.w	r3, r7, #22
 80017e4:	4619      	mov	r1, r3
 80017e6:	68f8      	ldr	r0, [r7, #12]
 80017e8:	f7ff ff58 	bl	800169c <ParseHexNumber>
 80017ec:	4603      	mov	r3, r0
 80017ee:	7023      	strb	r3, [r4, #0]
    }
    ptr = ptr + done_count;
 80017f0:	7dbb      	ldrb	r3, [r7, #22]
 80017f2:	461a      	mov	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4413      	add	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80017fa:	7dfb      	ldrb	r3, [r7, #23]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d906      	bls.n	8001810 <ParseMAC+0x66>
 8001802:	7dfb      	ldrb	r3, [r7, #23]
 8001804:	2b05      	cmp	r3, #5
 8001806:	d803      	bhi.n	8001810 <ParseMAC+0x66>
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d1db      	bne.n	80017c8 <ParseMAC+0x1e>
   }
  }
}
 8001810:	bf00      	nop
 8001812:	371c      	adds	r7, #28
 8001814:	46bd      	mov	sp, r7
 8001816:	bd90      	pop	{r4, r7, pc}

08001818 <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 8001824:	2300      	movs	r3, #0
 8001826:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d027      	beq.n	800187e <ParseIP+0x66>
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d024      	beq.n	800187e <ParseIP+0x66>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b03      	cmp	r3, #3
 8001838:	d921      	bls.n	800187e <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 800183a:	e019      	b.n	8001870 <ParseIP+0x58>
    uint8_t done_count = 1;
 800183c:	2301      	movs	r3, #1
 800183e:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b2e      	cmp	r3, #46	@ 0x2e
 8001846:	d00e      	beq.n	8001866 <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 8001848:	f107 0316 	add.w	r3, r7, #22
 800184c:	4619      	mov	r1, r3
 800184e:	68f8      	ldr	r0, [r7, #12]
 8001850:	f7ff ff67 	bl	8001722 <ParseNumber>
 8001854:	4601      	mov	r1, r0
 8001856:	7dfb      	ldrb	r3, [r7, #23]
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	75fa      	strb	r2, [r7, #23]
 800185c:	461a      	mov	r2, r3
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	4413      	add	r3, r2
 8001862:	b2ca      	uxtb	r2, r1
 8001864:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 8001866:	7dbb      	ldrb	r3, [r7, #22]
 8001868:	461a      	mov	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	4413      	add	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 8001870:	7dfb      	ldrb	r3, [r7, #23]
 8001872:	2b03      	cmp	r3, #3
 8001874:	d803      	bhi.n	800187e <ParseIP+0x66>
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1de      	bne.n	800183c <ParseIP+0x24>
   }
  }
}
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	3302      	adds	r3, #2
 800189a:	4940      	ldr	r1, [pc, #256]	@ (800199c <AT_ParseInfo+0x114>)
 800189c:	4618      	mov	r0, r3
 800189e:	f007 fd0b 	bl	80092b8 <strtok>
 80018a2:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80018a4:	e071      	b.n	800198a <AT_ParseInfo+0x102>
    switch (num++) {
 80018a6:	7afb      	ldrb	r3, [r7, #11]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	72fa      	strb	r2, [r7, #11]
 80018ac:	2b06      	cmp	r3, #6
 80018ae:	d866      	bhi.n	800197e <AT_ParseInfo+0xf6>
 80018b0:	a201      	add	r2, pc, #4	@ (adr r2, 80018b8 <AT_ParseInfo+0x30>)
 80018b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b6:	bf00      	nop
 80018b8:	080018d5 	.word	0x080018d5
 80018bc:	080018e9 	.word	0x080018e9
 80018c0:	08001901 	.word	0x08001901
 80018c4:	08001919 	.word	0x08001919
 80018c8:	08001931 	.word	0x08001931
 80018cc:	08001949 	.word	0x08001949
 80018d0:	0800195d 	.word	0x0800195d
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	221f      	movs	r2, #31
 80018d8:	68f9      	ldr	r1, [r7, #12]
 80018da:	4618      	mov	r0, r3
 80018dc:	f007 fcd8 	bl	8009290 <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	77da      	strb	r2, [r3, #31]
      break;
 80018e6:	e04b      	b.n	8001980 <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3320      	adds	r3, #32
 80018ec:	2217      	movs	r2, #23
 80018ee:	68f9      	ldr	r1, [r7, #12]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f007 fccd 	bl	8009290 <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 80018fe:	e03f      	b.n	8001980 <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3338      	adds	r3, #56	@ 0x38
 8001904:	220f      	movs	r2, #15
 8001906:	68f9      	ldr	r1, [r7, #12]
 8001908:	4618      	mov	r0, r3
 800190a:	f007 fcc1 	bl	8009290 <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8001916:	e033      	b.n	8001980 <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3348      	adds	r3, #72	@ 0x48
 800191c:	220f      	movs	r2, #15
 800191e:	68f9      	ldr	r1, [r7, #12]
 8001920:	4618      	mov	r0, r3
 8001922:	f007 fcb5 	bl	8009290 <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 800192e:	e027      	b.n	8001980 <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3358      	adds	r3, #88	@ 0x58
 8001934:	220f      	movs	r2, #15
 8001936:	68f9      	ldr	r1, [r7, #12]
 8001938:	4618      	mov	r0, r3
 800193a:	f007 fca9 	bl	8009290 <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8001946:	e01b      	b.n	8001980 <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8001948:	2100      	movs	r1, #0
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f7ff fee9 	bl	8001722 <ParseNumber>
 8001950:	4603      	mov	r3, r0
 8001952:	461a      	mov	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 800195a:	e011      	b.n	8001980 <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 800195c:	4910      	ldr	r1, [pc, #64]	@ (80019a0 <AT_ParseInfo+0x118>)
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f007 fcaa 	bl	80092b8 <strtok>
 8001964:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3368      	adds	r3, #104	@ 0x68
 800196a:	221f      	movs	r2, #31
 800196c:	68f9      	ldr	r1, [r7, #12]
 800196e:	4618      	mov	r0, r3
 8001970:	f007 fc8e 	bl	8009290 <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 800197c:	e000      	b.n	8001980 <AT_ParseInfo+0xf8>

    default: break;
 800197e:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <AT_ParseInfo+0x114>)
 8001982:	2000      	movs	r0, #0
 8001984:	f007 fc98 	bl	80092b8 <strtok>
 8001988:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d18a      	bne.n	80018a6 <AT_ParseInfo+0x1e>
  }
}
 8001990:	bf00      	nop
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	0800ce18 	.word	0x0800ce18
 80019a0:	0800ce1c 	.word	0x0800ce1c

080019a4 <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	3302      	adds	r3, #2
 80019b6:	4959      	ldr	r1, [pc, #356]	@ (8001b1c <AT_ParseConnSettings+0x178>)
 80019b8:	4618      	mov	r0, r3
 80019ba:	f007 fc7d 	bl	80092b8 <strtok>
 80019be:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80019c0:	e0a2      	b.n	8001b08 <AT_ParseConnSettings+0x164>
    switch (num++) {
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	73fa      	strb	r2, [r7, #15]
 80019c8:	2b0b      	cmp	r3, #11
 80019ca:	f200 808c 	bhi.w	8001ae6 <AT_ParseConnSettings+0x142>
 80019ce:	a201      	add	r2, pc, #4	@ (adr r2, 80019d4 <AT_ParseConnSettings+0x30>)
 80019d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d4:	08001a05 	.word	0x08001a05
 80019d8:	08001a1b 	.word	0x08001a1b
 80019dc:	08001a33 	.word	0x08001a33
 80019e0:	08001a47 	.word	0x08001a47
 80019e4:	08001a5b 	.word	0x08001a5b
 80019e8:	08001a6f 	.word	0x08001a6f
 80019ec:	08001a7f 	.word	0x08001a7f
 80019f0:	08001a8f 	.word	0x08001a8f
 80019f4:	08001a9f 	.word	0x08001a9f
 80019f8:	08001aaf 	.word	0x08001aaf
 80019fc:	08001abf 	.word	0x08001abf
 8001a00:	08001ad3 	.word	0x08001ad3
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	2220      	movs	r2, #32
 8001a08:	68b9      	ldr	r1, [r7, #8]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f007 fc40 	bl	8009290 <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 8001a18:	e066      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	3321      	adds	r3, #33	@ 0x21
 8001a1e:	2220      	movs	r2, #32
 8001a20:	68b9      	ldr	r1, [r7, #8]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f007 fc34 	bl	8009290 <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      break;
 8001a30:	e05a      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8001a32:	2100      	movs	r1, #0
 8001a34:	68b8      	ldr	r0, [r7, #8]
 8001a36:	f7ff fe74 	bl	8001722 <ParseNumber>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8001a44:	e050      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 8001a46:	2100      	movs	r1, #0
 8001a48:	68b8      	ldr	r0, [r7, #8]
 8001a4a:	f7ff fe6a 	bl	8001722 <ParseNumber>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8001a58:	e046      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	68b8      	ldr	r0, [r7, #8]
 8001a5e:	f7ff fe60 	bl	8001722 <ParseNumber>
 8001a62:	4603      	mov	r3, r0
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8001a6c:	e03c      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	3348      	adds	r3, #72	@ 0x48
 8001a72:	2204      	movs	r2, #4
 8001a74:	4619      	mov	r1, r3
 8001a76:	68b8      	ldr	r0, [r7, #8]
 8001a78:	f7ff fece 	bl	8001818 <ParseIP>
      break;
 8001a7c:	e034      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	334c      	adds	r3, #76	@ 0x4c
 8001a82:	2204      	movs	r2, #4
 8001a84:	4619      	mov	r1, r3
 8001a86:	68b8      	ldr	r0, [r7, #8]
 8001a88:	f7ff fec6 	bl	8001818 <ParseIP>
      break;
 8001a8c:	e02c      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	3350      	adds	r3, #80	@ 0x50
 8001a92:	2204      	movs	r2, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	68b8      	ldr	r0, [r7, #8]
 8001a98:	f7ff febe 	bl	8001818 <ParseIP>
      break;
 8001a9c:	e024      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	3354      	adds	r3, #84	@ 0x54
 8001aa2:	2204      	movs	r2, #4
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	68b8      	ldr	r0, [r7, #8]
 8001aa8:	f7ff feb6 	bl	8001818 <ParseIP>
      break;
 8001aac:	e01c      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	3358      	adds	r3, #88	@ 0x58
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	68b8      	ldr	r0, [r7, #8]
 8001ab8:	f7ff feae 	bl	8001818 <ParseIP>
      break;
 8001abc:	e014      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 8001abe:	2100      	movs	r1, #0
 8001ac0:	68b8      	ldr	r0, [r7, #8]
 8001ac2:	f7ff fe2e 	bl	8001722 <ParseNumber>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8001ad0:	e00a      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	68b8      	ldr	r0, [r7, #8]
 8001ad6:	f7ff fe24 	bl	8001722 <ParseNumber>
 8001ada:	4603      	mov	r3, r0
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8001ae4:	e000      	b.n	8001ae8 <AT_ParseConnSettings+0x144>

    default:
      break;
 8001ae6:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001ae8:	490c      	ldr	r1, [pc, #48]	@ (8001b1c <AT_ParseConnSettings+0x178>)
 8001aea:	2000      	movs	r0, #0
 8001aec:	f007 fbe4 	bl	80092b8 <strtok>
 8001af0:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d007      	beq.n	8001b08 <AT_ParseConnSettings+0x164>
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b2c      	cmp	r3, #44	@ 0x2c
 8001b00:	d102      	bne.n	8001b08 <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
 8001b04:	3301      	adds	r3, #1
 8001b06:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f47f af59 	bne.w	80019c2 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8001b10:	bf00      	nop
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	0800ce18 	.word	0x0800ce18

08001b20 <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8001b20:	b590      	push	{r4, r7, lr}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	82fb      	strh	r3, [r7, #22]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d056      	beq.n	8001bec <AT_ExecuteCommand+0xcc>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d051      	beq.n	8001bec <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8001b4e:	68b8      	ldr	r0, [r7, #8]
 8001b50:	f7fe fb8e 	bl	8000270 <strlen>
 8001b54:	4603      	mov	r3, r0
 8001b56:	b299      	uxth	r1, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68b8      	ldr	r0, [r7, #8]
 8001b62:	47a0      	blx	r4
 8001b64:	4603      	mov	r3, r0
 8001b66:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	dd3e      	ble.n	8001bec <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001b7a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	4798      	blx	r3
 8001b82:	4603      	mov	r3, r0
 8001b84:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8001b86:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	dd27      	ble.n	8001bde <AT_ExecuteCommand+0xbe>
 8001b8e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b92:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b96:	dc22      	bgt.n	8001bde <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001b98:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b9c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ba0:	d105      	bne.n	8001bae <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8001ba2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001bae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]

      if (strstr((char *)pdata, AT_OK_STRING))
 8001bba:	490f      	ldr	r1, [pc, #60]	@ (8001bf8 <AT_ExecuteCommand+0xd8>)
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f007 fbd7 	bl	8009370 <strstr>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <AT_ExecuteCommand+0xac>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e010      	b.n	8001bee <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 8001bcc:	490b      	ldr	r1, [pc, #44]	@ (8001bfc <AT_ExecuteCommand+0xdc>)
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f007 fbce 	bl	8009370 <strstr>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <AT_ExecuteCommand+0xbe>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001bda:	2305      	movs	r3, #5
 8001bdc:	e007      	b.n	8001bee <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8001bde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001be2:	f113 0f04 	cmn.w	r3, #4
 8001be6:	d101      	bne.n	8001bec <AT_ExecuteCommand+0xcc>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001be8:	2306      	movs	r3, #6
 8001bea:	e000      	b.n	8001bee <AT_ExecuteCommand+0xce>
    }
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001bec:	2304      	movs	r3, #4
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	371c      	adds	r7, #28
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd90      	pop	{r4, r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	0800ce30 	.word	0x0800ce30
 8001bfc:	0800ce3c 	.word	0x0800ce3c

08001c00 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
 8001c0c:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  LOCK_WIFI();

  cmd_len = strlen((char*)cmd);
 8001c1a:	68b8      	ldr	r0, [r7, #8]
 8001c1c:	f7fe fb28 	bl	8000270 <strlen>
 8001c20:	4603      	mov	r3, r0
 8001c22:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8001c24:	8a7b      	ldrh	r3, [r7, #18]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <AT_RequestSendData+0x32>
 8001c2e:	2302      	movs	r3, #2
 8001c30:	e05d      	b.n	8001cee <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d057      	beq.n	8001cec <AT_RequestSendData+0xec>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d052      	beq.n	8001cec <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c4c:	68fa      	ldr	r2, [r7, #12]
 8001c4e:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c52:	8a79      	ldrh	r1, [r7, #18]
 8001c54:	68b8      	ldr	r0, [r7, #8]
 8001c56:	4798      	blx	r3
 8001c58:	4603      	mov	r3, r0
 8001c5a:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8001c5c:	8a3a      	ldrh	r2, [r7, #16]
 8001c5e:	8a7b      	ldrh	r3, [r7, #18]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d143      	bne.n	8001cec <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c70:	8879      	ldrh	r1, [r7, #2]
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	4798      	blx	r3
 8001c76:	4603      	mov	r3, r0
 8001c78:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8001c7a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001c7e:	887b      	ldrh	r3, [r7, #2]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d131      	bne.n	8001ce8 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c90:	2100      	movs	r1, #0
 8001c92:	6a38      	ldr	r0, [r7, #32]
 8001c94:	4798      	blx	r3
 8001c96:	4603      	mov	r3, r0
 8001c98:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8001c9a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	dd19      	ble.n	8001cd6 <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8001ca2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ca6:	6a3a      	ldr	r2, [r7, #32]
 8001ca8:	4413      	add	r3, r2
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8001cae:	4912      	ldr	r1, [pc, #72]	@ (8001cf8 <AT_RequestSendData+0xf8>)
 8001cb0:	6a38      	ldr	r0, [r7, #32]
 8001cb2:	f007 fb5d 	bl	8009370 <strstr>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <AT_RequestSendData+0xc0>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	e016      	b.n	8001cee <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001cc0:	490e      	ldr	r1, [pc, #56]	@ (8001cfc <AT_RequestSendData+0xfc>)
 8001cc2:	6a38      	ldr	r0, [r7, #32]
 8001cc4:	f007 fb54 	bl	8009370 <strstr>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <AT_RequestSendData+0xd2>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	e00d      	b.n	8001cee <AT_RequestSendData+0xee>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	e00b      	b.n	8001cee <AT_RequestSendData+0xee>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8001cd6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001cda:	f113 0f04 	cmn.w	r3, #4
 8001cde:	d101      	bne.n	8001ce4 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8001ce0:	2306      	movs	r3, #6
 8001ce2:	e004      	b.n	8001cee <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	e002      	b.n	8001cee <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e000      	b.n	8001cee <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8001cec:	2304      	movs	r3, #4
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	0800ce30 	.word	0x0800ce30
 8001cfc:	0800ce3c 	.word	0x0800ce3c

08001d00 <AT_RequestReceiveData>:
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t *cmd,
                                              char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b087      	sub	sp, #28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001d14:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 8087 	beq.w	8001e30 <AT_RequestReceiveData+0x130>
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 8081 	beq.w	8001e30 <AT_RequestReceiveData+0x130>

  if (Obj->fops.IO_Send(cmd, (uint16_t)strlen((char *)cmd), Obj->Timeout) > 0)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8001d34:	68b8      	ldr	r0, [r7, #8]
 8001d36:	f7fe fa9b 	bl	8000270 <strlen>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	b299      	uxth	r1, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8001d44:	461a      	mov	r2, r3
 8001d46:	68b8      	ldr	r0, [r7, #8]
 8001d48:	47a0      	blx	r4
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	dd6f      	ble.n	8001e30 <AT_RequestReceiveData+0x130>
  {
    len = Obj->fops.IO_Receive(p, 0, Obj->Timeout);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	6938      	ldr	r0, [r7, #16]
 8001d60:	4798      	blx	r3
 8001d62:	4603      	mov	r3, r0
 8001d64:	617b      	str	r3, [r7, #20]

    /* Check if start at "\r\n". */
    if ((p[0] != '\r') || (p[1] != '\n'))
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b0d      	cmp	r3, #13
 8001d6c:	d104      	bne.n	8001d78 <AT_RequestReceiveData+0x78>
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	3301      	adds	r3, #1
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b0a      	cmp	r3, #10
 8001d76:	d001      	beq.n	8001d7c <AT_RequestReceiveData+0x7c>
    {
      return ES_WIFI_STATUS_IO_ERROR;
 8001d78:	2304      	movs	r3, #4
 8001d7a:	e05a      	b.n	8001e32 <AT_RequestReceiveData+0x132>
    }
    len -= 2;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3b02      	subs	r3, #2
 8001d80:	617b      	str	r3, [r7, #20]
    p += 2;
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	3302      	adds	r3, #2
 8001d86:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	2b07      	cmp	r3, #7
 8001d8c:	d94a      	bls.n	8001e24 <AT_RequestReceiveData+0x124>
    {
     while(len && (p[len - 1] == 0x15)) len--;
 8001d8e:	e002      	b.n	8001d96 <AT_RequestReceiveData+0x96>
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d006      	beq.n	8001daa <AT_RequestReceiveData+0xaa>
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4413      	add	r3, r2
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b15      	cmp	r3, #21
 8001da8:	d0f2      	beq.n	8001d90 <AT_RequestReceiveData+0x90>
     p[len] = '\0';
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4413      	add	r3, r2
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]

     if (strstr((char *) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	3b08      	subs	r3, #8
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4413      	add	r3, r2
 8001dbc:	491f      	ldr	r1, [pc, #124]	@ (8001e3c <AT_RequestReceiveData+0x13c>)
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f007 fad6 	bl	8009370 <strstr>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d016      	beq.n	8001df8 <AT_RequestReceiveData+0xf8>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	3b08      	subs	r3, #8
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd4:	801a      	strh	r2, [r3, #0]
       if (*ReadData > Reqlen)
 8001dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	887a      	ldrh	r2, [r7, #2]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d202      	bcs.n	8001de6 <AT_RequestReceiveData+0xe6>
       {
         *ReadData = Reqlen;
 8001de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001de2:	887a      	ldrh	r2, [r7, #2]
 8001de4:	801a      	strh	r2, [r3, #0]
       }

       memcpy(pdata, p, *ReadData);
 8001de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	461a      	mov	r2, r3
 8001dec:	6939      	ldr	r1, [r7, #16]
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f007 fb4b 	bl	800948a <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8001df4:	2300      	movs	r3, #0
 8001df6:	e01c      	b.n	8001e32 <AT_RequestReceiveData+0x132>
     }
     else if (memcmp((char *)p + len - AT_DELIMETER_LEN, AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	3b04      	subs	r3, #4
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4413      	add	r3, r2
 8001e00:	2204      	movs	r2, #4
 8001e02:	490f      	ldr	r1, [pc, #60]	@ (8001e40 <AT_RequestReceiveData+0x140>)
 8001e04:	4618      	mov	r0, r3
 8001e06:	f007 fa19 	bl	800923c <memcmp>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d104      	bne.n	8001e1a <AT_RequestReceiveData+0x11a>
     {
       *ReadData = 0;
 8001e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e12:	2200      	movs	r2, #0
 8001e14:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001e16:	2305      	movs	r3, #5
 8001e18:	e00b      	b.n	8001e32 <AT_RequestReceiveData+0x132>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8001e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001e20:	2305      	movs	r3, #5
 8001e22:	e006      	b.n	8001e32 <AT_RequestReceiveData+0x132>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f113 0f04 	cmn.w	r3, #4
 8001e2a:	d101      	bne.n	8001e30 <AT_RequestReceiveData+0x130>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8001e2c:	2306      	movs	r3, #6
 8001e2e:	e000      	b.n	8001e32 <AT_RequestReceiveData+0x132>
   }
  }
 }

  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001e30:	2304      	movs	r3, #4
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	371c      	adds	r7, #28
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd90      	pop	{r4, r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	0800ce30 	.word	0x0800ce30
 8001e40:	0800ce44 	.word	0x0800ce44

08001e44 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001e56:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01b      	beq.n	8001e9c <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	4798      	blx	r3
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d113      	bne.n	8001e9c <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	490a      	ldr	r1, [pc, #40]	@ (8001ea8 <ES_WIFI_Init+0x64>)
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff fe4e 	bl	8001b20 <AT_ExecuteCommand>
 8001e84:	4603      	mov	r3, r0
 8001e86:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8001e88:	7bfb      	ldrb	r3, [r7, #15]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d106      	bne.n	8001e9c <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e94:	4619      	mov	r1, r3
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff fcf6 	bl	8001888 <AT_ParseInfo>
    }
   }
  }

  UNLOCK_WIFI();
  return ret;
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	0800ce4c 	.word	0x0800ce4c

08001eac <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00b      	beq.n	8001ed8 <ES_WIFI_RegisterBusIO+0x2c>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d008      	beq.n	8001ed8 <ES_WIFI_RegisterBusIO+0x2c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <ES_WIFI_RegisterBusIO+0x2c>
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d002      	beq.n	8001ed8 <ES_WIFI_RegisterBusIO+0x2c>
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	e014      	b.n	8001f06 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
 8001f20:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f28:	68ba      	ldr	r2, [r7, #8]
 8001f2a:	4932      	ldr	r1, [pc, #200]	@ (8001ff4 <ES_WIFI_Connect+0xe0>)
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f007 f88d 	bl	800904c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f3e:	461a      	mov	r2, r3
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f7ff fded 	bl	8001b20 <AT_ExecuteCommand>
 8001f46:	4603      	mov	r3, r0
 8001f48:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001f4a:	7dfb      	ldrb	r3, [r7, #23]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d14b      	bne.n	8001fe8 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	4927      	ldr	r1, [pc, #156]	@ (8001ff8 <ES_WIFI_Connect+0xe4>)
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f007 f876 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f7ff fdd6 	bl	8001b20 <AT_ExecuteCommand>
 8001f74:	4603      	mov	r3, r0
 8001f76:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d134      	bne.n	8001fe8 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	78fa      	ldrb	r2, [r7, #3]
 8001f82:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f8c:	78fa      	ldrb	r2, [r7, #3]
 8001f8e:	491b      	ldr	r1, [pc, #108]	@ (8001ffc <ES_WIFI_Connect+0xe8>)
 8001f90:	4618      	mov	r0, r3
 8001f92:	f007 f85b 	bl	800904c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f7ff fdbb 	bl	8001b20 <AT_ExecuteCommand>
 8001faa:	4603      	mov	r3, r0
 8001fac:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8001fae:	7dfb      	ldrb	r3, [r7, #23]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d119      	bne.n	8001fe8 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fba:	4911      	ldr	r1, [pc, #68]	@ (8002000 <ES_WIFI_Connect+0xec>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f007 f845 	bl	800904c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fce:	461a      	mov	r2, r3
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f7ff fda5 	bl	8001b20 <AT_ExecuteCommand>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d103      	bne.n	8001fe8 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	0800ce64 	.word	0x0800ce64
 8001ff8:	0800ce6c 	.word	0x0800ce6c
 8001ffc:	0800ce74 	.word	0x0800ce74
 8002000:	0800ce7c 	.word	0x0800ce7c

08002004 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002012:	4913      	ldr	r1, [pc, #76]	@ (8002060 <ES_WIFI_IsConnected+0x5c>)
 8002014:	4618      	mov	r0, r3
 8002016:	f007 f819 	bl	800904c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002026:	461a      	mov	r2, r3
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff fd79 	bl	8001b20 <AT_ExecuteCommand>
 800202e:	4603      	mov	r3, r0
 8002030:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10b      	bne.n	8002050 <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800203e:	2b31      	cmp	r3, #49	@ 0x31
 8002040:	bf0c      	ite	eq
 8002042:	2301      	moveq	r3, #1
 8002044:	2300      	movne	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	461a      	mov	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	0800ce80 	.word	0x0800ce80

08002064 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002072:	4910      	ldr	r1, [pc, #64]	@ (80020b4 <ES_WIFI_GetNetworkSettings+0x50>)
 8002074:	4618      	mov	r0, r3
 8002076:	f006 ffe9 	bl	800904c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002086:	461a      	mov	r2, r3
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff fd49 	bl	8001b20 <AT_ExecuteCommand>
 800208e:	4603      	mov	r3, r0
 8002090:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d108      	bne.n	80020aa <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	338d      	adds	r3, #141	@ 0x8d
 80020a2:	4619      	mov	r1, r3
 80020a4:	4610      	mov	r0, r2
 80020a6:	f7ff fc7d 	bl	80019a4 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	0800ce88 	.word	0x0800ce88

080020b8 <ES_WIFI_GetMACAddress>:
  * @param  mac: pointer to the MAC address array.
  * @param  MacLength: length of the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac, uint8_t MacLength)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	4613      	mov	r3, r2
 80020c4:	71fb      	strb	r3, [r7, #7]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "Z5\r");
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020cc:	4913      	ldr	r1, [pc, #76]	@ (800211c <ES_WIFI_GetMACAddress+0x64>)
 80020ce:	4618      	mov	r0, r3
 80020d0:	f006 ffbc 	bl	800904c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020e0:	461a      	mov	r2, r3
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f7ff fd1c 	bl	8001b20 <AT_ExecuteCommand>
 80020e8:	4603      	mov	r3, r0
 80020ea:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80020ec:	7dfb      	ldrb	r3, [r7, #23]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10e      	bne.n	8002110 <ES_WIFI_GetMACAddress+0x58>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020f8:	3302      	adds	r3, #2
 80020fa:	4909      	ldr	r1, [pc, #36]	@ (8002120 <ES_WIFI_GetMACAddress+0x68>)
 80020fc:	4618      	mov	r0, r3
 80020fe:	f007 f8db 	bl	80092b8 <strtok>
 8002102:	6138      	str	r0, [r7, #16]
    ParseMAC(ptr, mac, MacLength);
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	461a      	mov	r2, r3
 8002108:	68b9      	ldr	r1, [r7, #8]
 800210a:	6938      	ldr	r0, [r7, #16]
 800210c:	f7ff fb4d 	bl	80017aa <ParseMAC>
  }

  UNLOCK_WIFI();

  return ret;
 8002110:	7dfb      	ldrb	r3, [r7, #23]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	0800ced8 	.word	0x0800ced8
 8002120:	0800cedc 	.word	0x0800cedc

08002124 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b087      	sub	sp, #28
 8002128:	af02      	add	r7, sp, #8
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800212e:	2300      	movs	r3, #0
 8002130:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <ES_WIFI_StartClientConnection+0x1e>
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	2b03      	cmp	r3, #3
 8002140:	d105      	bne.n	800214e <ES_WIFI_StartClientConnection+0x2a>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	885b      	ldrh	r3, [r3, #2]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <ES_WIFI_StartClientConnection+0x2a>
 800214a:	2302      	movs	r3, #2
 800214c:	e0c1      	b.n	80022d2 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	785b      	ldrb	r3, [r3, #1]
 8002158:	461a      	mov	r2, r3
 800215a:	4960      	ldr	r1, [pc, #384]	@ (80022dc <ES_WIFI_StartClientConnection+0x1b8>)
 800215c:	f006 ff76 	bl	800904c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800216c:	461a      	mov	r2, r3
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff fcd6 	bl	8001b20 <AT_ExecuteCommand>
 8002174:	4603      	mov	r3, r0
 8002176:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002178:	7bfb      	ldrb	r3, [r7, #15]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d114      	bne.n	80021a8 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	461a      	mov	r2, r3
 800218a:	4955      	ldr	r1, [pc, #340]	@ (80022e0 <ES_WIFI_StartClientConnection+0x1bc>)
 800218c:	f006 ff5e 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800219c:	461a      	mov	r2, r3
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7ff fcbe 	bl	8001b20 <AT_ExecuteCommand>
 80021a4:	4603      	mov	r3, r0
 80021a6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d114      	bne.n	80021d8 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	889b      	ldrh	r3, [r3, #4]
 80021b8:	461a      	mov	r2, r3
 80021ba:	494a      	ldr	r1, [pc, #296]	@ (80022e4 <ES_WIFI_StartClientConnection+0x1c0>)
 80021bc:	f006 ff46 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021cc:	461a      	mov	r2, r3
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7ff fca6 	bl	8001b20 <AT_ExecuteCommand>
 80021d4:	4603      	mov	r3, r0
 80021d6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80021d8:	7bfb      	ldrb	r3, [r7, #15]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d11c      	bne.n	8002218 <ES_WIFI_StartClientConnection+0xf4>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <ES_WIFI_StartClientConnection+0xca>
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d114      	bne.n	8002218 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	885b      	ldrh	r3, [r3, #2]
 80021f8:	461a      	mov	r2, r3
 80021fa:	493b      	ldr	r1, [pc, #236]	@ (80022e8 <ES_WIFI_StartClientConnection+0x1c4>)
 80021fc:	f006 ff26 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800220c:	461a      	mov	r2, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff fc86 	bl	8001b20 <AT_ExecuteCommand>
 8002214:	4603      	mov	r3, r0
 8002216:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d128      	bne.n	8002270 <ES_WIFI_StartClientConnection+0x14c>
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <ES_WIFI_StartClientConnection+0x10a>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b03      	cmp	r3, #3
 800222c:	d120      	bne.n	8002270 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	799b      	ldrb	r3, [r3, #6]
 8002238:	4619      	mov	r1, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	79db      	ldrb	r3, [r3, #7]
 800223e:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002244:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	9200      	str	r2, [sp, #0]
 800224e:	4623      	mov	r3, r4
 8002250:	460a      	mov	r2, r1
 8002252:	4926      	ldr	r1, [pc, #152]	@ (80022ec <ES_WIFI_StartClientConnection+0x1c8>)
 8002254:	f006 fefa 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002264:	461a      	mov	r2, r3
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7ff fc5a 	bl	8001b20 <AT_ExecuteCommand>
 800226c:	4603      	mov	r3, r0
 800226e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d116      	bne.n	80022a4 <ES_WIFI_StartClientConnection+0x180>
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	2b03      	cmp	r3, #3
 800227c:	d112      	bne.n	80022a4 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002284:	491a      	ldr	r1, [pc, #104]	@ (80022f0 <ES_WIFI_StartClientConnection+0x1cc>)
 8002286:	4618      	mov	r0, r3
 8002288:	f006 fee0 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002298:	461a      	mov	r2, r3
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff fc40 	bl	8001b20 <AT_ExecuteCommand>
 80022a0:	4603      	mov	r3, r0
 80022a2:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d112      	bne.n	80022d0 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80022b0:	4910      	ldr	r1, [pc, #64]	@ (80022f4 <ES_WIFI_StartClientConnection+0x1d0>)
 80022b2:	4618      	mov	r0, r3
 80022b4:	f006 feca 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80022c4:	461a      	mov	r2, r3
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff fc2a 	bl	8001b20 <AT_ExecuteCommand>
 80022cc:	4603      	mov	r3, r0
 80022ce:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd90      	pop	{r4, r7, pc}
 80022da:	bf00      	nop
 80022dc:	0800cf40 	.word	0x0800cf40
 80022e0:	0800cf48 	.word	0x0800cf48
 80022e4:	0800cf50 	.word	0x0800cf50
 80022e8:	0800cf58 	.word	0x0800cf58
 80022ec:	0800cf60 	.word	0x0800cf60
 80022f0:	0800cf70 	.word	0x0800cf70
 80022f4:	0800cf78 	.word	0x0800cf78

080022f8 <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b088      	sub	sp, #32
 80022fc:	af02      	add	r7, sp, #8
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	461a      	mov	r2, r3
 8002304:	460b      	mov	r3, r1
 8002306:	72fb      	strb	r3, [r7, #11]
 8002308:	4613      	mov	r3, r2
 800230a:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800230c:	2302      	movs	r3, #2
 800230e:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002312:	2b00      	cmp	r3, #0
 8002314:	d102      	bne.n	800231c <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002316:	2301      	movs	r3, #1
 8002318:	617b      	str	r3, [r7, #20]
 800231a:	e001      	b.n	8002320 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 8002320:	893b      	ldrh	r3, [r7, #8]
 8002322:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002326:	d302      	bcc.n	800232e <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 8002328:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800232c:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 800232e:	6a3b      	ldr	r3, [r7, #32]
 8002330:	893a      	ldrh	r2, [r7, #8]
 8002332:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800233a:	7afa      	ldrb	r2, [r7, #11]
 800233c:	4942      	ldr	r1, [pc, #264]	@ (8002448 <ES_WIFI_SendData+0x150>)
 800233e:	4618      	mov	r0, r3
 8002340:	f006 fe84 	bl	800904c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002350:	461a      	mov	r2, r3
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f7ff fbe4 	bl	8001b20 <AT_ExecuteCommand>
 8002358:	4603      	mov	r3, r0
 800235a:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d15e      	bne.n	8002420 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	4938      	ldr	r1, [pc, #224]	@ (800244c <ES_WIFI_SendData+0x154>)
 800236c:	4618      	mov	r0, r3
 800236e:	f006 fe6d 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800237e:	461a      	mov	r2, r3
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f7ff fbcd 	bl	8001b20 <AT_ExecuteCommand>
 8002386:	4603      	mov	r3, r0
 8002388:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d13d      	bne.n	800240c <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002396:	893a      	ldrh	r2, [r7, #8]
 8002398:	492d      	ldr	r1, [pc, #180]	@ (8002450 <ES_WIFI_SendData+0x158>)
 800239a:	4618      	mov	r0, r3
 800239c:	f006 fe56 	bl	800904c <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80023ac:	893a      	ldrh	r2, [r7, #8]
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	4613      	mov	r3, r2
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff fc23 	bl	8001c00 <AT_RequestSendData>
 80023ba:	4603      	mov	r3, r0
 80023bc:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 80023be:	7cfb      	ldrb	r3, [r7, #19]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d119      	bne.n	80023f8 <ES_WIFI_SendData+0x100>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80023ca:	4922      	ldr	r1, [pc, #136]	@ (8002454 <ES_WIFI_SendData+0x15c>)
 80023cc:	4618      	mov	r0, r3
 80023ce:	f006 ffcf 	bl	8009370 <strstr>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d02c      	beq.n	8002432 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 80023d8:	f640 1201 	movw	r2, #2305	@ 0x901
 80023dc:	491e      	ldr	r1, [pc, #120]	@ (8002458 <ES_WIFI_SendData+0x160>)
 80023de:	481f      	ldr	r0, [pc, #124]	@ (800245c <ES_WIFI_SendData+0x164>)
 80023e0:	f006 fd90 	bl	8008f04 <iprintf>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80023ea:	4619      	mov	r1, r3
 80023ec:	481c      	ldr	r0, [pc, #112]	@ (8002460 <ES_WIFI_SendData+0x168>)
 80023ee:	f006 fd89 	bl	8008f04 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 80023f2:	2302      	movs	r3, #2
 80023f4:	74fb      	strb	r3, [r7, #19]
 80023f6:	e01c      	b.n	8002432 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 80023f8:	f640 1207 	movw	r2, #2311	@ 0x907
 80023fc:	4916      	ldr	r1, [pc, #88]	@ (8002458 <ES_WIFI_SendData+0x160>)
 80023fe:	4817      	ldr	r0, [pc, #92]	@ (800245c <ES_WIFI_SendData+0x164>)
 8002400:	f006 fd80 	bl	8008f04 <iprintf>
 8002404:	4817      	ldr	r0, [pc, #92]	@ (8002464 <ES_WIFI_SendData+0x16c>)
 8002406:	f006 fde5 	bl	8008fd4 <puts>
 800240a:	e012      	b.n	8002432 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 800240c:	f640 120c 	movw	r2, #2316	@ 0x90c
 8002410:	4911      	ldr	r1, [pc, #68]	@ (8002458 <ES_WIFI_SendData+0x160>)
 8002412:	4812      	ldr	r0, [pc, #72]	@ (800245c <ES_WIFI_SendData+0x164>)
 8002414:	f006 fd76 	bl	8008f04 <iprintf>
 8002418:	4813      	ldr	r0, [pc, #76]	@ (8002468 <ES_WIFI_SendData+0x170>)
 800241a:	f006 fddb 	bl	8008fd4 <puts>
 800241e:	e008      	b.n	8002432 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002420:	f640 1211 	movw	r2, #2321	@ 0x911
 8002424:	490c      	ldr	r1, [pc, #48]	@ (8002458 <ES_WIFI_SendData+0x160>)
 8002426:	480d      	ldr	r0, [pc, #52]	@ (800245c <ES_WIFI_SendData+0x164>)
 8002428:	f006 fd6c 	bl	8008f04 <iprintf>
 800242c:	480f      	ldr	r0, [pc, #60]	@ (800246c <ES_WIFI_SendData+0x174>)
 800242e:	f006 fdd1 	bl	8008fd4 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8002432:	7cfb      	ldrb	r3, [r7, #19]
 8002434:	2b02      	cmp	r3, #2
 8002436:	d102      	bne.n	800243e <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	2200      	movs	r2, #0
 800243c:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 800243e:	7cfb      	ldrb	r3, [r7, #19]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	0800cf40 	.word	0x0800cf40
 800244c:	0800d158 	.word	0x0800d158
 8002450:	0800d160 	.word	0x0800d160
 8002454:	0800d16c 	.word	0x0800d16c
 8002458:	0800cfd0 	.word	0x0800cfd0
 800245c:	0800d04c 	.word	0x0800d04c
 8002460:	0800d174 	.word	0x0800d174
 8002464:	0800d190 	.word	0x0800d190
 8002468:	0800d1ac 	.word	0x0800d1ac
 800246c:	0800d1c0 	.word	0x0800d1c0

08002470 <ES_WIFI_ReceiveData>:
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen,
                                     uint16_t *Receivedlen, uint32_t Timeout)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af02      	add	r7, sp, #8
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	607a      	str	r2, [r7, #4]
 800247a:	461a      	mov	r2, r3
 800247c:	460b      	mov	r3, r1
 800247e:	72fb      	strb	r3, [r7, #11]
 8002480:	4613      	mov	r3, r2
 8002482:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002484:	2302      	movs	r3, #2
 8002486:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	2b00      	cmp	r3, #0
 800248c:	d102      	bne.n	8002494 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800248e:	2301      	movs	r3, #1
 8002490:	617b      	str	r3, [r7, #20]
 8002492:	e001      	b.n	8002498 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002496:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen <= ES_WIFI_PAYLOAD_SIZE)
 8002498:	893b      	ldrh	r3, [r7, #8]
 800249a:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800249e:	f200 808b 	bhi.w	80025b8 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024a8:	7afa      	ldrb	r2, [r7, #11]
 80024aa:	4946      	ldr	r1, [pc, #280]	@ (80025c4 <ES_WIFI_ReceiveData+0x154>)
 80024ac:	4618      	mov	r0, r3
 80024ae:	f006 fdcd 	bl	800904c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024be:	461a      	mov	r2, r3
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f7ff fb2d 	bl	8001b20 <AT_ExecuteCommand>
 80024c6:	4603      	mov	r3, r0
 80024c8:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 80024ca:	7cfb      	ldrb	r3, [r7, #19]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d165      	bne.n	800259c <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024d6:	893a      	ldrh	r2, [r7, #8]
 80024d8:	493b      	ldr	r1, [pc, #236]	@ (80025c8 <ES_WIFI_ReceiveData+0x158>)
 80024da:	4618      	mov	r0, r3
 80024dc:	f006 fdb6 	bl	800904c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024ec:	461a      	mov	r2, r3
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f7ff fb16 	bl	8001b20 <AT_ExecuteCommand>
 80024f4:	4603      	mov	r3, r0
 80024f6:	74fb      	strb	r3, [r7, #19]
      if (ret == ES_WIFI_STATUS_OK)
 80024f8:	7cfb      	ldrb	r3, [r7, #19]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d141      	bne.n	8002582 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	4931      	ldr	r1, [pc, #196]	@ (80025cc <ES_WIFI_ReceiveData+0x15c>)
 8002508:	4618      	mov	r0, r3
 800250a:	f006 fd9f 	bl	800904c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800251a:	461a      	mov	r2, r3
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f7ff faff 	bl	8001b20 <AT_ExecuteCommand>
 8002522:	4603      	mov	r3, r0
 8002524:	74fb      	strb	r3, [r7, #19]
        if (ret == ES_WIFI_STATUS_OK)
 8002526:	7cfb      	ldrb	r3, [r7, #19]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d120      	bne.n	800256e <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002532:	4927      	ldr	r1, [pc, #156]	@ (80025d0 <ES_WIFI_ReceiveData+0x160>)
 8002534:	4618      	mov	r0, r3
 8002536:	f006 fd89 	bl	800904c <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002540:	893a      	ldrh	r2, [r7, #8]
 8002542:	6a3b      	ldr	r3, [r7, #32]
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	4613      	mov	r3, r2
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f7ff fbd8 	bl	8001d00 <AT_RequestReceiveData>
 8002550:	4603      	mov	r3, r0
 8002552:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8002554:	7cfb      	ldrb	r3, [r7, #19]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d02e      	beq.n	80025b8 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData failed\n");
 800255a:	f640 12a9 	movw	r2, #2473	@ 0x9a9
 800255e:	491d      	ldr	r1, [pc, #116]	@ (80025d4 <ES_WIFI_ReceiveData+0x164>)
 8002560:	481d      	ldr	r0, [pc, #116]	@ (80025d8 <ES_WIFI_ReceiveData+0x168>)
 8002562:	f006 fccf 	bl	8008f04 <iprintf>
 8002566:	481d      	ldr	r0, [pc, #116]	@ (80025dc <ES_WIFI_ReceiveData+0x16c>)
 8002568:	f006 fd34 	bl	8008fd4 <puts>
 800256c:	e024      	b.n	80025b8 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("Setting timeout failed\n");
 800256e:	f640 12ae 	movw	r2, #2478	@ 0x9ae
 8002572:	4918      	ldr	r1, [pc, #96]	@ (80025d4 <ES_WIFI_ReceiveData+0x164>)
 8002574:	4818      	ldr	r0, [pc, #96]	@ (80025d8 <ES_WIFI_ReceiveData+0x168>)
 8002576:	f006 fcc5 	bl	8008f04 <iprintf>
 800257a:	4819      	ldr	r0, [pc, #100]	@ (80025e0 <ES_WIFI_ReceiveData+0x170>)
 800257c:	f006 fd2a 	bl	8008fd4 <puts>
 8002580:	e01a      	b.n	80025b8 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("Setting requested len failed\n");
 8002582:	f640 12b3 	movw	r2, #2483	@ 0x9b3
 8002586:	4913      	ldr	r1, [pc, #76]	@ (80025d4 <ES_WIFI_ReceiveData+0x164>)
 8002588:	4813      	ldr	r0, [pc, #76]	@ (80025d8 <ES_WIFI_ReceiveData+0x168>)
 800258a:	f006 fcbb 	bl	8008f04 <iprintf>
 800258e:	4815      	ldr	r0, [pc, #84]	@ (80025e4 <ES_WIFI_ReceiveData+0x174>)
 8002590:	f006 fd20 	bl	8008fd4 <puts>
        *Receivedlen = 0;
 8002594:	6a3b      	ldr	r3, [r7, #32]
 8002596:	2200      	movs	r2, #0
 8002598:	801a      	strh	r2, [r3, #0]
 800259a:	e00d      	b.n	80025b8 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("Setting socket for read failed\n");
 800259c:	f640 12b9 	movw	r2, #2489	@ 0x9b9
 80025a0:	490c      	ldr	r1, [pc, #48]	@ (80025d4 <ES_WIFI_ReceiveData+0x164>)
 80025a2:	480d      	ldr	r0, [pc, #52]	@ (80025d8 <ES_WIFI_ReceiveData+0x168>)
 80025a4:	f006 fcae 	bl	8008f04 <iprintf>
 80025a8:	480f      	ldr	r0, [pc, #60]	@ (80025e8 <ES_WIFI_ReceiveData+0x178>)
 80025aa:	f006 fd13 	bl	8008fd4 <puts>
      issue15++;
 80025ae:	4b0f      	ldr	r3, [pc, #60]	@ (80025ec <ES_WIFI_ReceiveData+0x17c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	3301      	adds	r3, #1
 80025b4:	4a0d      	ldr	r2, [pc, #52]	@ (80025ec <ES_WIFI_ReceiveData+0x17c>)
 80025b6:	6013      	str	r3, [r2, #0]
    }
  }

  UNLOCK_WIFI();

  return ret;
 80025b8:	7cfb      	ldrb	r3, [r7, #19]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	0800cf40 	.word	0x0800cf40
 80025c8:	0800d1e4 	.word	0x0800d1e4
 80025cc:	0800d1ec 	.word	0x0800d1ec
 80025d0:	0800d1f4 	.word	0x0800d1f4
 80025d4:	0800cfd0 	.word	0x0800cfd0
 80025d8:	0800d04c 	.word	0x0800d04c
 80025dc:	0800d1f8 	.word	0x0800d1f8
 80025e0:	0800d218 	.word	0x0800d218
 80025e4:	0800d230 	.word	0x0800d230
 80025e8:	0800d250 	.word	0x0800d250
 80025ec:	20000430 	.word	0x20000430

080025f0 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08c      	sub	sp, #48	@ 0x30
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 80025f8:	4b57      	ldr	r3, [pc, #348]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 80025fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fc:	4a56      	ldr	r2, [pc, #344]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 80025fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002602:	6593      	str	r3, [r2, #88]	@ 0x58
 8002604:	4b54      	ldr	r3, [pc, #336]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 8002606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002608:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800260c:	61bb      	str	r3, [r7, #24]
 800260e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002610:	4b51      	ldr	r3, [pc, #324]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 8002612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002614:	4a50      	ldr	r2, [pc, #320]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 8002616:	f043 0302 	orr.w	r3, r3, #2
 800261a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800261c:	4b4e      	ldr	r3, [pc, #312]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 800261e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002628:	4b4b      	ldr	r3, [pc, #300]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 800262a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262c:	4a4a      	ldr	r2, [pc, #296]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 800262e:	f043 0304 	orr.w	r3, r3, #4
 8002632:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002634:	4b48      	ldr	r3, [pc, #288]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 8002636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002640:	4b45      	ldr	r3, [pc, #276]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 8002642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002644:	4a44      	ldr	r2, [pc, #272]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 8002646:	f043 0310 	orr.w	r3, r3, #16
 800264a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800264c:	4b42      	ldr	r3, [pc, #264]	@ (8002758 <SPI_WIFI_MspInit+0x168>)
 800264e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002650:	f003 0310 	and.w	r3, r3, #16
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8002658:	2200      	movs	r2, #0
 800265a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800265e:	483f      	ldr	r0, [pc, #252]	@ (800275c <SPI_WIFI_MspInit+0x16c>)
 8002660:	f001 fbfa 	bl	8003e58 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8002664:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002668:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800266a:	2301      	movs	r3, #1
 800266c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002672:	2300      	movs	r3, #0
 8002674:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8002676:	f107 031c 	add.w	r3, r7, #28
 800267a:	4619      	mov	r1, r3
 800267c:	4837      	ldr	r0, [pc, #220]	@ (800275c <SPI_WIFI_MspInit+0x16c>)
 800267e:	f001 fa29 	bl	8003ad4 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8002682:	2302      	movs	r3, #2
 8002684:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8002686:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800268a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002694:	f107 031c 	add.w	r3, r7, #28
 8002698:	4619      	mov	r1, r3
 800269a:	4831      	ldr	r0, [pc, #196]	@ (8002760 <SPI_WIFI_MspInit+0x170>)
 800269c:	f001 fa1a 	bl	8003ad4 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 80026a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026a4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80026a6:	2301      	movs	r3, #1
 80026a8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80026aa:	2300      	movs	r3, #0
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80026ae:	2300      	movs	r3, #0
 80026b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80026b6:	f107 031c 	add.w	r3, r7, #28
 80026ba:	4619      	mov	r1, r3
 80026bc:	4828      	ldr	r0, [pc, #160]	@ (8002760 <SPI_WIFI_MspInit+0x170>)
 80026be:	f001 fa09 	bl	8003ad4 <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 80026c2:	2201      	movs	r2, #1
 80026c4:	2101      	movs	r1, #1
 80026c6:	4826      	ldr	r0, [pc, #152]	@ (8002760 <SPI_WIFI_MspInit+0x170>)
 80026c8:	f001 fbc6 	bl	8003e58 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 80026cc:	2301      	movs	r3, #1
 80026ce:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80026d0:	2301      	movs	r3, #1
 80026d2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80026d8:	2301      	movs	r3, #1
 80026da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	4619      	mov	r1, r3
 80026e2:	481f      	ldr	r0, [pc, #124]	@ (8002760 <SPI_WIFI_MspInit+0x170>)
 80026e4:	f001 f9f6 	bl	8003ad4 <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 80026e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026ec:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80026ee:	2302      	movs	r3, #2
 80026f0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80026f6:	2301      	movs	r3, #1
 80026f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80026fa:	2306      	movs	r3, #6
 80026fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 80026fe:	f107 031c 	add.w	r3, r7, #28
 8002702:	4619      	mov	r1, r3
 8002704:	4817      	ldr	r0, [pc, #92]	@ (8002764 <SPI_WIFI_MspInit+0x174>)
 8002706:	f001 f9e5 	bl	8003ad4 <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 800270a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800270e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002710:	2302      	movs	r3, #2
 8002712:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002714:	2300      	movs	r3, #0
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002718:	2301      	movs	r3, #1
 800271a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800271c:	2306      	movs	r3, #6
 800271e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8002720:	f107 031c 	add.w	r3, r7, #28
 8002724:	4619      	mov	r1, r3
 8002726:	480f      	ldr	r0, [pc, #60]	@ (8002764 <SPI_WIFI_MspInit+0x174>)
 8002728:	f001 f9d4 	bl	8003ad4 <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 800272c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002730:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002732:	2302      	movs	r3, #2
 8002734:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002736:	2301      	movs	r3, #1
 8002738:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800273a:	2301      	movs	r3, #1
 800273c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800273e:	2306      	movs	r3, #6
 8002740:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8002742:	f107 031c 	add.w	r3, r7, #28
 8002746:	4619      	mov	r1, r3
 8002748:	4806      	ldr	r0, [pc, #24]	@ (8002764 <SPI_WIFI_MspInit+0x174>)
 800274a:	f001 f9c3 	bl	8003ad4 <HAL_GPIO_Init>
}
 800274e:	bf00      	nop
 8002750:	3730      	adds	r7, #48	@ 0x30
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000
 800275c:	48000400 	.word	0x48000400
 8002760:	48001000 	.word	0x48001000
 8002764:	48000800 	.word	0x48000800

08002768 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8002772:	2300      	movs	r3, #0
 8002774:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d145      	bne.n	8002808 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 800277c:	4b27      	ldr	r3, [pc, #156]	@ (800281c <SPI_WIFI_Init+0xb4>)
 800277e:	4a28      	ldr	r2, [pc, #160]	@ (8002820 <SPI_WIFI_Init+0xb8>)
 8002780:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8002782:	4826      	ldr	r0, [pc, #152]	@ (800281c <SPI_WIFI_Init+0xb4>)
 8002784:	f7ff ff34 	bl	80025f0 <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 8002788:	4b24      	ldr	r3, [pc, #144]	@ (800281c <SPI_WIFI_Init+0xb4>)
 800278a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800278e:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8002790:	4b22      	ldr	r3, [pc, #136]	@ (800281c <SPI_WIFI_Init+0xb4>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8002796:	4b21      	ldr	r3, [pc, #132]	@ (800281c <SPI_WIFI_Init+0xb4>)
 8002798:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800279c:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800279e:	4b1f      	ldr	r3, [pc, #124]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80027a4:	4b1d      	ldr	r3, [pc, #116]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 80027aa:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027b0:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 80027b2:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027b4:	2210      	movs	r2, #16
 80027b6:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80027b8:	4b18      	ldr	r3, [pc, #96]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 80027be:	4b17      	ldr	r3, [pc, #92]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80027c4:	4b15      	ldr	r3, [pc, #84]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 80027ca:	4b14      	ldr	r3, [pc, #80]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 80027d0:	4812      	ldr	r0, [pc, #72]	@ (800281c <SPI_WIFI_Init+0xb4>)
 80027d2:	f002 ffb3 	bl	800573c <HAL_SPI_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 80027dc:	f04f 33ff 	mov.w	r3, #4294967295
 80027e0:	e018      	b.n	8002814 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 80027e2:	2200      	movs	r2, #0
 80027e4:	2100      	movs	r1, #0
 80027e6:	2007      	movs	r0, #7
 80027e8:	f001 f8fd 	bl	80039e6 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 80027ec:	2007      	movs	r0, #7
 80027ee:	f001 f916 	bl	8003a1e <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 80027f2:	2200      	movs	r2, #0
 80027f4:	2100      	movs	r1, #0
 80027f6:	2033      	movs	r0, #51	@ 0x33
 80027f8:	f001 f8f5 	bl	80039e6 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 80027fc:	2033      	movs	r0, #51	@ 0x33
 80027fe:	f001 f90e 	bl	8003a1e <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8002802:	200a      	movs	r0, #10
 8002804:	f000 fa08 	bl	8002c18 <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 8002808:	f000 f80c 	bl	8002824 <SPI_WIFI_ResetModule>
 800280c:	4603      	mov	r3, r0
 800280e:	73fb      	strb	r3, [r7, #15]

  return rc;
 8002810:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000434 	.word	0x20000434
 8002820:	40003c00 	.word	0x40003c00

08002824 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 800282a:	f000 ffd1 	bl	80037d0 <HAL_GetTick>
 800282e:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 8002834:	2200      	movs	r2, #0
 8002836:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800283a:	4835      	ldr	r0, [pc, #212]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 800283c:	f001 fb0c 	bl	8003e58 <HAL_GPIO_WritePin>
 8002840:	200a      	movs	r0, #10
 8002842:	f000 ffd1 	bl	80037e8 <HAL_Delay>
 8002846:	2201      	movs	r2, #1
 8002848:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800284c:	4830      	ldr	r0, [pc, #192]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 800284e:	f001 fb03 	bl	8003e58 <HAL_GPIO_WritePin>
 8002852:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002856:	f000 ffc7 	bl	80037e8 <HAL_Delay>
  WIFI_ENABLE_NSS();
 800285a:	2200      	movs	r2, #0
 800285c:	2101      	movs	r1, #1
 800285e:	482c      	ldr	r0, [pc, #176]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 8002860:	f001 fafa 	bl	8003e58 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002864:	200f      	movs	r0, #15
 8002866:	f000 f9d7 	bl	8002c18 <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 800286a:	e02b      	b.n	80028c4 <SPI_WIFI_ResetModule+0xa0>
  {
    if (count > 4)
 800286c:	7bfb      	ldrb	r3, [r7, #15]
 800286e:	2b04      	cmp	r3, #4
 8002870:	d907      	bls.n	8002882 <SPI_WIFI_ResetModule+0x5e>
    {
      WIFI_DISABLE_NSS();
 8002872:	2201      	movs	r2, #1
 8002874:	2101      	movs	r1, #1
 8002876:	4826      	ldr	r0, [pc, #152]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 8002878:	f001 faee 	bl	8003e58 <HAL_GPIO_WritePin>
      return -1;
 800287c:	f04f 33ff 	mov.w	r3, #4294967295
 8002880:	e042      	b.n	8002908 <SPI_WIFI_ResetModule+0xe4>
    }
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8002882:	7bfb      	ldrb	r3, [r7, #15]
 8002884:	463a      	mov	r2, r7
 8002886:	18d1      	adds	r1, r2, r3
 8002888:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800288c:	2201      	movs	r2, #1
 800288e:	4821      	ldr	r0, [pc, #132]	@ (8002914 <SPI_WIFI_ResetModule+0xf0>)
 8002890:	f003 f85c 	bl	800594c <HAL_SPI_Receive>
 8002894:	4603      	mov	r3, r0
 8002896:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	3302      	adds	r3, #2
 800289c:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 800289e:	f000 ff97 	bl	80037d0 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ac:	d202      	bcs.n	80028b4 <SPI_WIFI_ResetModule+0x90>
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d007      	beq.n	80028c4 <SPI_WIFI_ResetModule+0xa0>
    {
      WIFI_DISABLE_NSS();
 80028b4:	2201      	movs	r2, #1
 80028b6:	2101      	movs	r1, #1
 80028b8:	4815      	ldr	r0, [pc, #84]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 80028ba:	f001 facd 	bl	8003e58 <HAL_GPIO_WritePin>
      return -1;
 80028be:	f04f 33ff 	mov.w	r3, #4294967295
 80028c2:	e021      	b.n	8002908 <SPI_WIFI_ResetModule+0xe4>
  while (WIFI_IS_CMDDATA_READY())
 80028c4:	2102      	movs	r1, #2
 80028c6:	4812      	ldr	r0, [pc, #72]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 80028c8:	f001 faae 	bl	8003e28 <HAL_GPIO_ReadPin>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d0cc      	beq.n	800286c <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 80028d2:	2201      	movs	r2, #1
 80028d4:	2101      	movs	r1, #1
 80028d6:	480e      	ldr	r0, [pc, #56]	@ (8002910 <SPI_WIFI_ResetModule+0xec>)
 80028d8:	f001 fabe 	bl	8003e58 <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 80028dc:	783b      	ldrb	r3, [r7, #0]
 80028de:	2b15      	cmp	r3, #21
 80028e0:	d10e      	bne.n	8002900 <SPI_WIFI_ResetModule+0xdc>
 80028e2:	787b      	ldrb	r3, [r7, #1]
 80028e4:	2b15      	cmp	r3, #21
 80028e6:	d10b      	bne.n	8002900 <SPI_WIFI_ResetModule+0xdc>
 80028e8:	78bb      	ldrb	r3, [r7, #2]
 80028ea:	2b0d      	cmp	r3, #13
 80028ec:	d108      	bne.n	8002900 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 80028ee:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 80028f0:	2b0a      	cmp	r3, #10
 80028f2:	d105      	bne.n	8002900 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 80028f4:	793b      	ldrb	r3, [r7, #4]
 80028f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80028f8:	d102      	bne.n	8002900 <SPI_WIFI_ResetModule+0xdc>
 80028fa:	797b      	ldrb	r3, [r7, #5]
 80028fc:	2b20      	cmp	r3, #32
 80028fe:	d002      	beq.n	8002906 <SPI_WIFI_ResetModule+0xe2>
  {
    return -1;
 8002900:	f04f 33ff 	mov.w	r3, #4294967295
 8002904:	e000      	b.n	8002908 <SPI_WIFI_ResetModule+0xe4>
  }
  return 0;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	48001000 	.word	0x48001000
 8002914:	20000434 	.word	0x20000434

08002918 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 800291c:	4802      	ldr	r0, [pc, #8]	@ (8002928 <SPI_WIFI_DeInit+0x10>)
 800291e:	f002 ffd9 	bl	80058d4 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000434 	.word	0x20000434

0800292c <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8002934:	f000 ff4c 	bl	80037d0 <HAL_GetTick>
 8002938:	4603      	mov	r3, r0
 800293a:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 800293c:	e00a      	b.n	8002954 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800293e:	f000 ff47 	bl	80037d0 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	1ad2      	subs	r2, r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	429a      	cmp	r2, r3
 800294c:	d902      	bls.n	8002954 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 800294e:	f04f 33ff 	mov.w	r3, #4294967295
 8002952:	e007      	b.n	8002964 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8002954:	2102      	movs	r1, #2
 8002956:	4805      	ldr	r0, [pc, #20]	@ (800296c <wait_cmddata_rdy_high+0x40>)
 8002958:	f001 fa66 	bl	8003e28 <HAL_GPIO_ReadPin>
 800295c:	4603      	mov	r3, r0
 800295e:	2b01      	cmp	r3, #1
 8002960:	d1ed      	bne.n	800293e <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	48001000 	.word	0x48001000

08002970 <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002978:	f000 ff2a 	bl	80037d0 <HAL_GetTick>
 800297c:	4603      	mov	r3, r0
 800297e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 8002980:	e00a      	b.n	8002998 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002982:	f000 ff25 	bl	80037d0 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1ad2      	subs	r2, r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	429a      	cmp	r2, r3
 8002990:	d902      	bls.n	8002998 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8002992:	f04f 33ff 	mov.w	r3, #4294967295
 8002996:	e004      	b.n	80029a2 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 8002998:	4b04      	ldr	r3, [pc, #16]	@ (80029ac <wait_cmddata_rdy_rising_event+0x3c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d0f0      	beq.n	8002982 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 80029a0:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200004a0 	.word	0x200004a0

080029b0 <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80029b8:	f000 ff0a 	bl	80037d0 <HAL_GetTick>
 80029bc:	4603      	mov	r3, r0
 80029be:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 80029c0:	e00a      	b.n	80029d8 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80029c2:	f000 ff05 	bl	80037d0 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	1ad2      	subs	r2, r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d902      	bls.n	80029d8 <wait_spi_rx_event+0x28>
    {
      return -1;
 80029d2:	f04f 33ff 	mov.w	r3, #4294967295
 80029d6:	e004      	b.n	80029e2 <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 80029d8:	4b04      	ldr	r3, [pc, #16]	@ (80029ec <wait_spi_rx_event+0x3c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d0f0      	beq.n	80029c2 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 80029e0:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20000498 	.word	0x20000498

080029f0 <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80029f8:	f000 feea 	bl	80037d0 <HAL_GetTick>
 80029fc:	4603      	mov	r3, r0
 80029fe:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 8002a00:	e00a      	b.n	8002a18 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002a02:	f000 fee5 	bl	80037d0 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1ad2      	subs	r2, r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d902      	bls.n	8002a18 <wait_spi_tx_event+0x28>
    {
      return -1;
 8002a12:	f04f 33ff 	mov.w	r3, #4294967295
 8002a16:	e004      	b.n	8002a22 <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 8002a18:	4b04      	ldr	r3, [pc, #16]	@ (8002a2c <wait_spi_tx_event+0x3c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d0f0      	beq.n	8002a02 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8002a20:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	2000049c 	.word	0x2000049c

08002a30 <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8002a42:	2201      	movs	r2, #1
 8002a44:	2101      	movs	r1, #1
 8002a46:	4834      	ldr	r0, [pc, #208]	@ (8002b18 <SPI_WIFI_ReceiveData+0xe8>)
 8002a48:	f001 fa06 	bl	8003e58 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002a4c:	2003      	movs	r0, #3
 8002a4e:	f000 f8e3 	bl	8002c18 <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff8b 	bl	8002970 <wait_cmddata_rdy_rising_event>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	da02      	bge.n	8002a66 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002a60:	f06f 0302 	mvn.w	r3, #2
 8002a64:	e054      	b.n	8002b10 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002a66:	2200      	movs	r2, #0
 8002a68:	2101      	movs	r1, #1
 8002a6a:	482b      	ldr	r0, [pc, #172]	@ (8002b18 <SPI_WIFI_ReceiveData+0xe8>)
 8002a6c:	f001 f9f4 	bl	8003e58 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002a70:	200f      	movs	r0, #15
 8002a72:	f000 f8d1 	bl	8002c18 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8002a76:	e03d      	b.n	8002af4 <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 8002a78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002a7c:	897b      	ldrh	r3, [r7, #10]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	db02      	blt.n	8002a88 <SPI_WIFI_ReceiveData+0x58>
 8002a82:	897b      	ldrh	r3, [r7, #10]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d13c      	bne.n	8002b02 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 8002a88:	4b24      	ldr	r3, [pc, #144]	@ (8002b1c <SPI_WIFI_ReceiveData+0xec>)
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8002a8e:	f107 0314 	add.w	r3, r7, #20
 8002a92:	2201      	movs	r2, #1
 8002a94:	4619      	mov	r1, r3
 8002a96:	4822      	ldr	r0, [pc, #136]	@ (8002b20 <SPI_WIFI_ReceiveData+0xf0>)
 8002a98:	f003 fd38 	bl	800650c <HAL_SPI_Receive_IT>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	481c      	ldr	r0, [pc, #112]	@ (8002b18 <SPI_WIFI_ReceiveData+0xe8>)
 8002aa8:	f001 f9d6 	bl	8003e58 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab0:	e02e      	b.n	8002b10 <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff ff7b 	bl	80029b0 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8002aba:	7d3a      	ldrb	r2, [r7, #20]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	7d7a      	ldrb	r2, [r7, #21]
 8002ac6:	701a      	strb	r2, [r3, #0]
      length += 2;
 8002ac8:	8afb      	ldrh	r3, [r7, #22]
 8002aca:	3302      	adds	r3, #2
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	3302      	adds	r3, #2
 8002ad4:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 8002ad6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002ada:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002ade:	db09      	blt.n	8002af4 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	480c      	ldr	r0, [pc, #48]	@ (8002b18 <SPI_WIFI_ReceiveData+0xe8>)
 8002ae6:	f001 f9b7 	bl	8003e58 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8002aea:	f7ff fe9b 	bl	8002824 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8002aee:	f06f 0303 	mvn.w	r3, #3
 8002af2:	e00d      	b.n	8002b10 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002af4:	2102      	movs	r1, #2
 8002af6:	4808      	ldr	r0, [pc, #32]	@ (8002b18 <SPI_WIFI_ReceiveData+0xe8>)
 8002af8:	f001 f996 	bl	8003e28 <HAL_GPIO_ReadPin>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d0ba      	beq.n	8002a78 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8002b02:	2201      	movs	r2, #1
 8002b04:	2101      	movs	r1, #1
 8002b06:	4804      	ldr	r0, [pc, #16]	@ (8002b18 <SPI_WIFI_ReceiveData+0xe8>)
 8002b08:	f001 f9a6 	bl	8003e58 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002b0c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	48001000 	.word	0x48001000
 8002b1c:	20000498 	.word	0x20000498
 8002b20:	20000434 	.word	0x20000434

08002b24 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	607a      	str	r2, [r7, #4]
 8002b30:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff fef9 	bl	800292c <wait_cmddata_rdy_high>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	da02      	bge.n	8002b46 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002b40:	f04f 33ff 	mov.w	r3, #4294967295
 8002b44:	e04f      	b.n	8002be6 <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 8002b46:	4b2a      	ldr	r3, [pc, #168]	@ (8002bf0 <SPI_WIFI_SendData+0xcc>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4828      	ldr	r0, [pc, #160]	@ (8002bf4 <SPI_WIFI_SendData+0xd0>)
 8002b52:	f001 f981 	bl	8003e58 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002b56:	200f      	movs	r0, #15
 8002b58:	f000 f85e 	bl	8002c18 <SPI_WIFI_DelayUs>
  if (len > 1)
 8002b5c:	897b      	ldrh	r3, [r7, #10]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d919      	bls.n	8002b96 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 8002b62:	4b25      	ldr	r3, [pc, #148]	@ (8002bf8 <SPI_WIFI_SendData+0xd4>)
 8002b64:	2201      	movs	r2, #1
 8002b66:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 8002b68:	897b      	ldrh	r3, [r7, #10]
 8002b6a:	085b      	lsrs	r3, r3, #1
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	461a      	mov	r2, r3
 8002b70:	68f9      	ldr	r1, [r7, #12]
 8002b72:	4822      	ldr	r0, [pc, #136]	@ (8002bfc <SPI_WIFI_SendData+0xd8>)
 8002b74:	f003 fc2e 	bl	80063d4 <HAL_SPI_Transmit_IT>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8002b7e:	2201      	movs	r2, #1
 8002b80:	2101      	movs	r1, #1
 8002b82:	481c      	ldr	r0, [pc, #112]	@ (8002bf4 <SPI_WIFI_SendData+0xd0>)
 8002b84:	f001 f968 	bl	8003e58 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002b88:	f04f 33ff 	mov.w	r3, #4294967295
 8002b8c:	e02b      	b.n	8002be6 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ff2d 	bl	80029f0 <wait_spi_tx_event>
  }

  if (len & 1)
 8002b96:	897b      	ldrh	r3, [r7, #10]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d020      	beq.n	8002be2 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 8002ba0:	897b      	ldrh	r3, [r7, #10]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8002bac:	230a      	movs	r3, #10
 8002bae:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8002bb0:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <SPI_WIFI_SendData+0xd4>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8002bb6:	f107 0314 	add.w	r3, r7, #20
 8002bba:	2201      	movs	r2, #1
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	480f      	ldr	r0, [pc, #60]	@ (8002bfc <SPI_WIFI_SendData+0xd8>)
 8002bc0:	f003 fc08 	bl	80063d4 <HAL_SPI_Transmit_IT>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d007      	beq.n	8002bda <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8002bca:	2201      	movs	r2, #1
 8002bcc:	2101      	movs	r1, #1
 8002bce:	4809      	ldr	r0, [pc, #36]	@ (8002bf4 <SPI_WIFI_SendData+0xd0>)
 8002bd0:	f001 f942 	bl	8003e58 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd8:	e005      	b.n	8002be6 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ff07 	bl	80029f0 <wait_spi_tx_event>
  }
  return len;
 8002be2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	200004a0 	.word	0x200004a0
 8002bf4:	48001000 	.word	0x48001000
 8002bf8:	2000049c 	.word	0x2000049c
 8002bfc:	20000434 	.word	0x20000434

08002c00 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 fded 	bl	80037e8 <HAL_Delay>
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 8002c28:	4b20      	ldr	r3, [pc, #128]	@ (8002cac <SPI_WIFI_DelayUs+0x94>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d122      	bne.n	8002c76 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 8002c30:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb0 <SPI_WIFI_DelayUs+0x98>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a1f      	ldr	r2, [pc, #124]	@ (8002cb4 <SPI_WIFI_DelayUs+0x9c>)
 8002c36:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3a:	099b      	lsrs	r3, r3, #6
 8002c3c:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8002c46:	f000 fdc3 	bl	80037d0 <HAL_GetTick>
 8002c4a:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002c4c:	e002      	b.n	8002c54 <SPI_WIFI_DelayUs+0x3c>
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	3b01      	subs	r3, #1
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f9      	bne.n	8002c4e <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 8002c5a:	f000 fdb9 	bl	80037d0 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	4a11      	ldr	r2, [pc, #68]	@ (8002cac <SPI_WIFI_DelayUs+0x94>)
 8002c66:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8002c68:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <SPI_WIFI_DelayUs+0x94>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d102      	bne.n	8002c76 <SPI_WIFI_DelayUs+0x5e>
 8002c70:	4b0e      	ldr	r3, [pc, #56]	@ (8002cac <SPI_WIFI_DelayUs+0x94>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8002c76:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb0 <SPI_WIFI_DelayUs+0x98>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a0f      	ldr	r2, [pc, #60]	@ (8002cb8 <SPI_WIFI_DelayUs+0xa0>)
 8002c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c80:	0c9a      	lsrs	r2, r3, #18
 8002c82:	4b0a      	ldr	r3, [pc, #40]	@ (8002cac <SPI_WIFI_DelayUs+0x94>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	fb02 f303 	mul.w	r3, r2, r3
 8002c94:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8002c96:	e002      	b.n	8002c9e <SPI_WIFI_DelayUs+0x86>
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1f9      	bne.n	8002c98 <SPI_WIFI_DelayUs+0x80>
  return;
 8002ca4:	bf00      	nop
}
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	200004a4 	.word	0x200004a4
 8002cb0:	20000048 	.word	0x20000048
 8002cb4:	10624dd3 	.word	0x10624dd3
 8002cb8:	431bde83 	.word	0x431bde83

08002cbc <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8002cc4:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <HAL_SPI_RxCpltCallback+0x24>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8002ccc:	4b04      	ldr	r3, [pc, #16]	@ (8002ce0 <HAL_SPI_RxCpltCallback+0x24>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
  }
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20000498 	.word	0x20000498

08002ce4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8002cec:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <HAL_SPI_TxCpltCallback+0x24>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d002      	beq.n	8002cfa <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8002cf4:	4b04      	ldr	r3, [pc, #16]	@ (8002d08 <HAL_SPI_TxCpltCallback+0x24>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
  }
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	2000049c 	.word	0x2000049c

08002d0c <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 8002d10:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <SPI_WIFI_ISR+0x1c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d102      	bne.n	8002d1e <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8002d18:	4b03      	ldr	r3, [pc, #12]	@ (8002d28 <SPI_WIFI_ISR+0x1c>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
   }
}
 8002d1e:	bf00      	nop
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	200004a0 	.word	0x200004a0

08002d2c <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8002d36:	4b0d      	ldr	r3, [pc, #52]	@ (8002d6c <WIFI_Init+0x40>)
 8002d38:	9301      	str	r3, [sp, #4]
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d70 <WIFI_Init+0x44>)
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d74 <WIFI_Init+0x48>)
 8002d40:	4a0d      	ldr	r2, [pc, #52]	@ (8002d78 <WIFI_Init+0x4c>)
 8002d42:	490e      	ldr	r1, [pc, #56]	@ (8002d7c <WIFI_Init+0x50>)
 8002d44:	480e      	ldr	r0, [pc, #56]	@ (8002d80 <WIFI_Init+0x54>)
 8002d46:	f7ff f8b1 	bl	8001eac <ES_WIFI_RegisterBusIO>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d107      	bne.n	8002d60 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002d50:	480b      	ldr	r0, [pc, #44]	@ (8002d80 <WIFI_Init+0x54>)
 8002d52:	f7ff f877 	bl	8001e44 <ES_WIFI_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d101      	bne.n	8002d60 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002d60:	79fb      	ldrb	r3, [r7, #7]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	08002a31 	.word	0x08002a31
 8002d70:	08002b25 	.word	0x08002b25
 8002d74:	08002c01 	.word	0x08002c01
 8002d78:	08002919 	.word	0x08002919
 8002d7c:	08002769 	.word	0x08002769
 8002d80:	200004a8 	.word	0x200004a8

08002d84 <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	68f9      	ldr	r1, [r7, #12]
 8002d9c:	4809      	ldr	r0, [pc, #36]	@ (8002dc4 <WIFI_Connect+0x40>)
 8002d9e:	f7ff f8b9 	bl	8001f14 <ES_WIFI_Connect>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d107      	bne.n	8002db8 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002da8:	4806      	ldr	r0, [pc, #24]	@ (8002dc4 <WIFI_Connect+0x40>)
 8002daa:	f7ff f95b 	bl	8002064 <ES_WIFI_GetNetworkSettings>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8002db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	200004a8 	.word	0x200004a8

08002dc8 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t *mac, uint8_t MacLength)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	73fb      	strb	r3, [r7, #15]

  if ((mac != NULL) && (0 < MacLength))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00d      	beq.n	8002dfa <WIFI_GetMAC_Address+0x32>
 8002dde:	78fb      	ldrb	r3, [r7, #3]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <WIFI_GetMAC_Address+0x32>
  {
    if(ES_WIFI_GetMACAddress(&EsWifiObj, mac, MacLength) == ES_WIFI_STATUS_OK)
 8002de4:	78fb      	ldrb	r3, [r7, #3]
 8002de6:	461a      	mov	r2, r3
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4806      	ldr	r0, [pc, #24]	@ (8002e04 <WIFI_GetMAC_Address+0x3c>)
 8002dec:	f7ff f964 	bl	80020b8 <ES_WIFI_GetMACAddress>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <WIFI_GetMAC_Address+0x32>
    {
      ret = WIFI_STATUS_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	200004a8 	.word	0x200004a8

08002e08 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	460b      	mov	r3, r1
 8002e12:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d010      	beq.n	8002e40 <WIFI_GetIP_Address+0x38>
 8002e1e:	78fb      	ldrb	r3, [r7, #3]
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d90d      	bls.n	8002e40 <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8002e24:	4809      	ldr	r0, [pc, #36]	@ (8002e4c <WIFI_GetIP_Address+0x44>)
 8002e26:	f7ff f8ed 	bl	8002004 <ES_WIFI_IsConnected>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d107      	bne.n	8002e40 <WIFI_GetIP_Address+0x38>
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8002e30:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <WIFI_GetIP_Address+0x44>)
 8002e32:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8002e36:	461a      	mov	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	200004a8 	.word	0x200004a8

08002e50 <WIFI_OpenClientConnection>:
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name,
                                        const uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08a      	sub	sp, #40	@ 0x28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 8002e6c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002e6e:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8002e70:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002e72:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8002e74:	7afb      	ldrb	r3, [r7, #11]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	bf14      	ite	ne
 8002e7a:	2301      	movne	r3, #1
 8002e7c:	2300      	moveq	r3, #0
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	3302      	adds	r3, #2
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	3303      	adds	r3, #3
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	767b      	strb	r3, [r7, #25]

  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8002ea0:	f107 0310 	add.w	r3, r7, #16
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4807      	ldr	r0, [pc, #28]	@ (8002ec4 <WIFI_OpenClientConnection+0x74>)
 8002ea8:	f7ff f93c 	bl	8002124 <ES_WIFI_StartClientConnection>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d102      	bne.n	8002eb8 <WIFI_OpenClientConnection+0x68>
  {
    ret = WIFI_STATUS_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8002eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3728      	adds	r7, #40	@ 0x28
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	200004a8 	.word	0x200004a8

08002ec8 <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af02      	add	r7, sp, #8
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	b2d9      	uxtb	r1, r3
 8002ee0:	88fa      	ldrh	r2, [r7, #6]
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	9301      	str	r3, [sp, #4]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	4613      	mov	r3, r2
 8002eec:	68ba      	ldr	r2, [r7, #8]
 8002eee:	4806      	ldr	r0, [pc, #24]	@ (8002f08 <WIFI_SendData+0x40>)
 8002ef0:	f7ff fa02 	bl	80022f8 <ES_WIFI_SendData>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 8002efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	200004a8 	.word	0x200004a8

08002f0c <WIFI_ReceiveData>:
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint32_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen,
                               uint32_t Timeout)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	b2d9      	uxtb	r1, r3
 8002f24:	88fa      	ldrh	r2, [r7, #6]
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	4806      	ldr	r0, [pc, #24]	@ (8002f4c <WIFI_ReceiveData+0x40>)
 8002f34:	f7ff fa9c 	bl	8002470 <ES_WIFI_ReceiveData>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	200004a8 	.word	0x200004a8

08002f50 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	4603      	mov	r3, r0
 8002f58:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10b      	bne.n	8002f78 <BSP_LED_Init+0x28>
 8002f60:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <BSP_LED_Init+0x58>)
 8002f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f64:	4a10      	ldr	r2, [pc, #64]	@ (8002fa8 <BSP_LED_Init+0x58>)
 8002f66:	f043 0302 	orr.w	r3, r3, #2
 8002f6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa8 <BSP_LED_Init+0x58>)
 8002f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8002f78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f7c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f86:	2302      	movs	r3, #2
 8002f88:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	4a07      	ldr	r2, [pc, #28]	@ (8002fac <BSP_LED_Init+0x5c>)
 8002f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f92:	f107 020c 	add.w	r2, r7, #12
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 fd9b 	bl	8003ad4 <HAL_GPIO_Init>
}
 8002f9e:	bf00      	nop
 8002fa0:	3720      	adds	r7, #32
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	20000004 	.word	0x20000004

08002fb0 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	4a06      	ldr	r2, [pc, #24]	@ (8002fd8 <BSP_LED_On+0x28>)
 8002fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fc6:	b291      	uxth	r1, r2
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f000 ff44 	bl	8003e58 <HAL_GPIO_WritePin>
}
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	20000004 	.word	0x20000004

08002fdc <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8002fe6:	79fb      	ldrb	r3, [r7, #7]
 8002fe8:	4a06      	ldr	r2, [pc, #24]	@ (8003004 <BSP_LED_Off+0x28>)
 8002fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ff2:	b291      	uxth	r1, r2
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 ff2e 	bl	8003e58 <HAL_GPIO_WritePin>
}
 8002ffc:	bf00      	nop
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	20000004 	.word	0x20000004

08003008 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	4603      	mov	r3, r0
 8003010:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	4a06      	ldr	r2, [pc, #24]	@ (8003030 <BSP_LED_Toggle+0x28>)
 8003016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800301e:	b292      	uxth	r2, r2
 8003020:	4611      	mov	r1, r2
 8003022:	4618      	mov	r0, r3
 8003024:	f000 ff30 	bl	8003e88 <HAL_GPIO_TogglePin>
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	20000004 	.word	0x20000004

08003034 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b08a      	sub	sp, #40	@ 0x28
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	6039      	str	r1, [r7, #0]
 800303e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10b      	bne.n	800305e <BSP_COM_Init+0x2a>
 8003046:	4b2d      	ldr	r3, [pc, #180]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304a:	4a2c      	ldr	r2, [pc, #176]	@ (80030fc <BSP_COM_Init+0xc8>)
 800304c:	f043 0302 	orr.w	r3, r3, #2
 8003050:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003052:	4b2a      	ldr	r3, [pc, #168]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10b      	bne.n	800307c <BSP_COM_Init+0x48>
 8003064:	4b25      	ldr	r3, [pc, #148]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003068:	4a24      	ldr	r2, [pc, #144]	@ (80030fc <BSP_COM_Init+0xc8>)
 800306a:	f043 0302 	orr.w	r3, r3, #2
 800306e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003070:	4b22      	ldr	r3, [pc, #136]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10b      	bne.n	800309a <BSP_COM_Init+0x66>
 8003082:	4b1e      	ldr	r3, [pc, #120]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003086:	4a1d      	ldr	r2, [pc, #116]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003088:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800308c:	6613      	str	r3, [r2, #96]	@ 0x60
 800308e:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <BSP_COM_Init+0xc8>)
 8003090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003092:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 800309a:	2340      	movs	r3, #64	@ 0x40
 800309c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800309e:	2302      	movs	r3, #2
 80030a0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80030a2:	2302      	movs	r3, #2
 80030a4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 80030aa:	2307      	movs	r3, #7
 80030ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	4a13      	ldr	r2, [pc, #76]	@ (8003100 <BSP_COM_Init+0xcc>)
 80030b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b6:	f107 0214 	add.w	r2, r7, #20
 80030ba:	4611      	mov	r1, r2
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fd09 	bl	8003ad4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 80030c2:	2380      	movs	r3, #128	@ 0x80
 80030c4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80030c6:	2302      	movs	r3, #2
 80030c8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 80030ca:	2307      	movs	r3, #7
 80030cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 80030ce:	79fb      	ldrb	r3, [r7, #7]
 80030d0:	4a0c      	ldr	r2, [pc, #48]	@ (8003104 <BSP_COM_Init+0xd0>)
 80030d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d6:	f107 0214 	add.w	r2, r7, #20
 80030da:	4611      	mov	r1, r2
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 fcf9 	bl	8003ad4 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	4a08      	ldr	r2, [pc, #32]	@ (8003108 <BSP_COM_Init+0xd4>)
 80030e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 80030ee:	6838      	ldr	r0, [r7, #0]
 80030f0:	f004 fa27 	bl	8007542 <HAL_UART_Init>
}
 80030f4:	bf00      	nop
 80030f6:	3728      	adds	r7, #40	@ 0x28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40021000 	.word	0x40021000
 8003100:	2000000c 	.word	0x2000000c
 8003104:	20000010 	.word	0x20000010
 8003108:	20000008 	.word	0x20000008

0800310c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	@ 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003114:	4b27      	ldr	r3, [pc, #156]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003118:	4a26      	ldr	r2, [pc, #152]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 800311a:	f043 0302 	orr.w	r3, r3, #2
 800311e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003120:	4b24      	ldr	r3, [pc, #144]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800312c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003130:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003132:	2312      	movs	r3, #18
 8003134:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003136:	2301      	movs	r3, #1
 8003138:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313a:	2303      	movs	r3, #3
 800313c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800313e:	2304      	movs	r3, #4
 8003140:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003142:	f107 0314 	add.w	r3, r7, #20
 8003146:	4619      	mov	r1, r3
 8003148:	481b      	ldr	r0, [pc, #108]	@ (80031b8 <I2Cx_MspInit+0xac>)
 800314a:	f000 fcc3 	bl	8003ad4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800314e:	f107 0314 	add.w	r3, r7, #20
 8003152:	4619      	mov	r1, r3
 8003154:	4818      	ldr	r0, [pc, #96]	@ (80031b8 <I2Cx_MspInit+0xac>)
 8003156:	f000 fcbd 	bl	8003ad4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800315a:	4b16      	ldr	r3, [pc, #88]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 800315c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315e:	4a15      	ldr	r2, [pc, #84]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003160:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003164:	6593      	str	r3, [r2, #88]	@ 0x58
 8003166:	4b13      	ldr	r3, [pc, #76]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8003172:	4b10      	ldr	r3, [pc, #64]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003176:	4a0f      	ldr	r2, [pc, #60]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003178:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800317c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800317e:	4b0d      	ldr	r3, [pc, #52]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003182:	4a0c      	ldr	r2, [pc, #48]	@ (80031b4 <I2Cx_MspInit+0xa8>)
 8003184:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003188:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800318a:	2200      	movs	r2, #0
 800318c:	210f      	movs	r1, #15
 800318e:	2021      	movs	r0, #33	@ 0x21
 8003190:	f000 fc29 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003194:	2021      	movs	r0, #33	@ 0x21
 8003196:	f000 fc42 	bl	8003a1e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800319a:	2200      	movs	r2, #0
 800319c:	210f      	movs	r1, #15
 800319e:	2022      	movs	r0, #34	@ 0x22
 80031a0:	f000 fc21 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80031a4:	2022      	movs	r0, #34	@ 0x22
 80031a6:	f000 fc3a 	bl	8003a1e <HAL_NVIC_EnableIRQ>
}
 80031aa:	bf00      	nop
 80031ac:	3728      	adds	r7, #40	@ 0x28
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40021000 	.word	0x40021000
 80031b8:	48000400 	.word	0x48000400

080031bc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a12      	ldr	r2, [pc, #72]	@ (8003210 <I2Cx_Init+0x54>)
 80031c8:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a11      	ldr	r2, [pc, #68]	@ (8003214 <I2Cx_Init+0x58>)
 80031ce:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff ff89 	bl	800310c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fe76 	bl	8003eec <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8003200:	2100      	movs	r1, #0
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f001 fc40 	bl	8004a88 <HAL_I2CEx_ConfigAnalogFilter>
}
 8003208:	bf00      	nop
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40005800 	.word	0x40005800
 8003214:	00702681 	.word	0x00702681

08003218 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	@ 0x28
 800321c:	af04      	add	r7, sp, #16
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	4608      	mov	r0, r1
 8003222:	4611      	mov	r1, r2
 8003224:	461a      	mov	r2, r3
 8003226:	4603      	mov	r3, r0
 8003228:	72fb      	strb	r3, [r7, #11]
 800322a:	460b      	mov	r3, r1
 800322c:	813b      	strh	r3, [r7, #8]
 800322e:	4613      	mov	r3, r2
 8003230:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003236:	7afb      	ldrb	r3, [r7, #11]
 8003238:	b299      	uxth	r1, r3
 800323a:	88f8      	ldrh	r0, [r7, #6]
 800323c:	893a      	ldrh	r2, [r7, #8]
 800323e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003242:	9302      	str	r3, [sp, #8]
 8003244:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003246:	9301      	str	r3, [sp, #4]
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	4603      	mov	r3, r0
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f001 f83e 	bl	80042d0 <HAL_I2C_Mem_Read>
 8003254:	4603      	mov	r3, r0
 8003256:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003258:	7dfb      	ldrb	r3, [r7, #23]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d004      	beq.n	8003268 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800325e:	7afb      	ldrb	r3, [r7, #11]
 8003260:	4619      	mov	r1, r3
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f832 	bl	80032cc <I2Cx_Error>
  }
  return status;
 8003268:	7dfb      	ldrb	r3, [r7, #23]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b08a      	sub	sp, #40	@ 0x28
 8003276:	af04      	add	r7, sp, #16
 8003278:	60f8      	str	r0, [r7, #12]
 800327a:	4608      	mov	r0, r1
 800327c:	4611      	mov	r1, r2
 800327e:	461a      	mov	r2, r3
 8003280:	4603      	mov	r3, r0
 8003282:	72fb      	strb	r3, [r7, #11]
 8003284:	460b      	mov	r3, r1
 8003286:	813b      	strh	r3, [r7, #8]
 8003288:	4613      	mov	r3, r2
 800328a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800328c:	2300      	movs	r3, #0
 800328e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003290:	7afb      	ldrb	r3, [r7, #11]
 8003292:	b299      	uxth	r1, r3
 8003294:	88f8      	ldrh	r0, [r7, #6]
 8003296:	893a      	ldrh	r2, [r7, #8]
 8003298:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800329c:	9302      	str	r3, [sp, #8]
 800329e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	4603      	mov	r3, r0
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f000 fefd 	bl	80040a8 <HAL_I2C_Mem_Write>
 80032ae:	4603      	mov	r3, r0
 80032b0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80032b2:	7dfb      	ldrb	r3, [r7, #23]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d004      	beq.n	80032c2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80032b8:	7afb      	ldrb	r3, [r7, #11]
 80032ba:	4619      	mov	r1, r3
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f805 	bl	80032cc <I2Cx_Error>
  }
  return status;
 80032c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	460b      	mov	r3, r1
 80032d6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 fea2 	bl	8004022 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff ff6c 	bl	80031bc <I2Cx_Init>
}
 80032e4:	bf00      	nop
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80032f0:	4802      	ldr	r0, [pc, #8]	@ (80032fc <SENSOR_IO_Init+0x10>)
 80032f2:	f7ff ff63 	bl	80031bc <I2Cx_Init>
}
 80032f6:	bf00      	nop
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000da8 	.word	0x20000da8

08003300 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af02      	add	r7, sp, #8
 8003306:	4603      	mov	r3, r0
 8003308:	71fb      	strb	r3, [r7, #7]
 800330a:	460b      	mov	r3, r1
 800330c:	71bb      	strb	r3, [r7, #6]
 800330e:	4613      	mov	r3, r2
 8003310:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8003312:	79bb      	ldrb	r3, [r7, #6]
 8003314:	b29a      	uxth	r2, r3
 8003316:	79f9      	ldrb	r1, [r7, #7]
 8003318:	2301      	movs	r3, #1
 800331a:	9301      	str	r3, [sp, #4]
 800331c:	1d7b      	adds	r3, r7, #5
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	2301      	movs	r3, #1
 8003322:	4803      	ldr	r0, [pc, #12]	@ (8003330 <SENSOR_IO_Write+0x30>)
 8003324:	f7ff ffa5 	bl	8003272 <I2Cx_WriteMultiple>
}
 8003328:	bf00      	nop
 800332a:	3708      	adds	r7, #8
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	20000da8 	.word	0x20000da8

08003334 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af02      	add	r7, sp, #8
 800333a:	4603      	mov	r3, r0
 800333c:	460a      	mov	r2, r1
 800333e:	71fb      	strb	r3, [r7, #7]
 8003340:	4613      	mov	r3, r2
 8003342:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8003348:	79bb      	ldrb	r3, [r7, #6]
 800334a:	b29a      	uxth	r2, r3
 800334c:	79f9      	ldrb	r1, [r7, #7]
 800334e:	2301      	movs	r3, #1
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	f107 030f 	add.w	r3, r7, #15
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	2301      	movs	r3, #1
 800335a:	4804      	ldr	r0, [pc, #16]	@ (800336c <SENSOR_IO_Read+0x38>)
 800335c:	f7ff ff5c 	bl	8003218 <I2Cx_ReadMultiple>

  return read_value;
 8003360:	7bfb      	ldrb	r3, [r7, #15]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000da8 	.word	0x20000da8

08003370 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af02      	add	r7, sp, #8
 8003376:	603a      	str	r2, [r7, #0]
 8003378:	461a      	mov	r2, r3
 800337a:	4603      	mov	r3, r0
 800337c:	71fb      	strb	r3, [r7, #7]
 800337e:	460b      	mov	r3, r1
 8003380:	71bb      	strb	r3, [r7, #6]
 8003382:	4613      	mov	r3, r2
 8003384:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8003386:	79bb      	ldrb	r3, [r7, #6]
 8003388:	b29a      	uxth	r2, r3
 800338a:	79f9      	ldrb	r1, [r7, #7]
 800338c:	88bb      	ldrh	r3, [r7, #4]
 800338e:	9301      	str	r3, [sp, #4]
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	2301      	movs	r3, #1
 8003396:	4804      	ldr	r0, [pc, #16]	@ (80033a8 <SENSOR_IO_ReadMultiple+0x38>)
 8003398:	f7ff ff3e 	bl	8003218 <I2Cx_ReadMultiple>
 800339c:	4603      	mov	r3, r0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000da8 	.word	0x20000da8

080033ac <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80033b2:	2300      	movs	r3, #0
 80033b4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80033b6:	2300      	movs	r3, #0
 80033b8:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80033ba:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <BSP_ACCELERO_Init+0x74>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	4798      	blx	r3
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b6a      	cmp	r3, #106	@ 0x6a
 80033c4:	d002      	beq.n	80033cc <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
 80033ca:	e024      	b.n	8003416 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80033cc:	4b15      	ldr	r3, [pc, #84]	@ (8003424 <BSP_ACCELERO_Init+0x78>)
 80033ce:	4a14      	ldr	r2, [pc, #80]	@ (8003420 <BSP_ACCELERO_Init+0x74>)
 80033d0:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80033d2:	2330      	movs	r3, #48	@ 0x30
 80033d4:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80033da:	2300      	movs	r3, #0
 80033dc:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80033de:	2340      	movs	r3, #64	@ 0x40
 80033e0:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80033e2:	2300      	movs	r3, #0
 80033e4:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80033e6:	2300      	movs	r3, #0
 80033e8:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80033ea:	797a      	ldrb	r2, [r7, #5]
 80033ec:	7abb      	ldrb	r3, [r7, #10]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80033f4:	7a3b      	ldrb	r3, [r7, #8]
 80033f6:	f043 0304 	orr.w	r3, r3, #4
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	b21a      	sxth	r2, r3
 8003400:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	b21b      	sxth	r3, r3
 8003408:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800340a:	4b06      	ldr	r3, [pc, #24]	@ (8003424 <BSP_ACCELERO_Init+0x78>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	89ba      	ldrh	r2, [r7, #12]
 8003412:	4610      	mov	r0, r2
 8003414:	4798      	blx	r3
  }  

  return ret;
 8003416:	7bfb      	ldrb	r3, [r7, #15]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	20000014 	.word	0x20000014
 8003424:	20000e84 	.word	0x20000e84

08003428 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8003430:	4b08      	ldr	r3, [pc, #32]	@ (8003454 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d009      	beq.n	800344c <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8003438:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343e:	2b00      	cmp	r3, #0
 8003440:	d004      	beq.n	800344c <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8003442:	4b04      	ldr	r3, [pc, #16]	@ (8003454 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	4798      	blx	r3
    }
  }
}
 800344c:	bf00      	nop
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	20000e84 	.word	0x20000e84

08003458 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003462:	2300      	movs	r3, #0
 8003464:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003466:	2110      	movs	r1, #16
 8003468:	20d4      	movs	r0, #212	@ 0xd4
 800346a:	f7ff ff63 	bl	8003334 <SENSOR_IO_Read>
 800346e:	4603      	mov	r3, r0
 8003470:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003472:	88fb      	ldrh	r3, [r7, #6]
 8003474:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003476:	7bbb      	ldrb	r3, [r7, #14]
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800347e:	7bba      	ldrb	r2, [r7, #14]
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	4313      	orrs	r3, r2
 8003484:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003486:	7bbb      	ldrb	r3, [r7, #14]
 8003488:	461a      	mov	r2, r3
 800348a:	2110      	movs	r1, #16
 800348c:	20d4      	movs	r0, #212	@ 0xd4
 800348e:	f7ff ff37 	bl	8003300 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003492:	2112      	movs	r1, #18
 8003494:	20d4      	movs	r0, #212	@ 0xd4
 8003496:	f7ff ff4d 	bl	8003334 <SENSOR_IO_Read>
 800349a:	4603      	mov	r3, r0
 800349c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	0a1b      	lsrs	r3, r3, #8
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80034a6:	7bbb      	ldrb	r3, [r7, #14]
 80034a8:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80034ac:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80034ae:	7bba      	ldrb	r2, [r7, #14]
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80034b6:	7bbb      	ldrb	r3, [r7, #14]
 80034b8:	461a      	mov	r2, r3
 80034ba:	2112      	movs	r1, #18
 80034bc:	20d4      	movs	r0, #212	@ 0xd4
 80034be:	f7ff ff1f 	bl	8003300 <SENSOR_IO_Write>
}
 80034c2:	bf00      	nop
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80034d0:	2300      	movs	r3, #0
 80034d2:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80034d4:	2110      	movs	r1, #16
 80034d6:	20d4      	movs	r0, #212	@ 0xd4
 80034d8:	f7ff ff2c 	bl	8003334 <SENSOR_IO_Read>
 80034dc:	4603      	mov	r3, r0
 80034de:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	461a      	mov	r2, r3
 80034ec:	2110      	movs	r1, #16
 80034ee:	20d4      	movs	r0, #212	@ 0xd4
 80034f0:	f7ff ff06 	bl	8003300 <SENSOR_IO_Write>
}
 80034f4:	bf00      	nop
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8003500:	f7ff fef4 	bl	80032ec <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8003504:	210f      	movs	r1, #15
 8003506:	20d4      	movs	r0, #212	@ 0xd4
 8003508:	f7ff ff14 	bl	8003334 <SENSOR_IO_Read>
 800350c:	4603      	mov	r3, r0
}
 800350e:	4618      	mov	r0, r3
 8003510:	bd80      	pop	{r7, pc}

08003512 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b084      	sub	sp, #16
 8003516:	af00      	add	r7, sp, #0
 8003518:	4603      	mov	r3, r0
 800351a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800351c:	2300      	movs	r3, #0
 800351e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003520:	2115      	movs	r1, #21
 8003522:	20d4      	movs	r0, #212	@ 0xd4
 8003524:	f7ff ff06 	bl	8003334 <SENSOR_IO_Read>
 8003528:	4603      	mov	r3, r0
 800352a:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800352c:	7bfb      	ldrb	r3, [r7, #15]
 800352e:	f023 0310 	bic.w	r3, r3, #16
 8003532:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	f043 0310 	orr.w	r3, r3, #16
 8003540:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8003542:	7bfb      	ldrb	r3, [r7, #15]
 8003544:	461a      	mov	r2, r3
 8003546:	2115      	movs	r1, #21
 8003548:	20d4      	movs	r0, #212	@ 0xd4
 800354a:	f7ff fed9 	bl	8003300 <SENSOR_IO_Write>
}
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
	...

08003558 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b088      	sub	sp, #32
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003560:	2300      	movs	r3, #0
 8003562:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003564:	2300      	movs	r3, #0
 8003566:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003568:	f04f 0300 	mov.w	r3, #0
 800356c:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800356e:	2110      	movs	r1, #16
 8003570:	20d4      	movs	r0, #212	@ 0xd4
 8003572:	f7ff fedf 	bl	8003334 <SENSOR_IO_Read>
 8003576:	4603      	mov	r3, r0
 8003578:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800357a:	f107 0208 	add.w	r2, r7, #8
 800357e:	2306      	movs	r3, #6
 8003580:	2128      	movs	r1, #40	@ 0x28
 8003582:	20d4      	movs	r0, #212	@ 0xd4
 8003584:	f7ff fef4 	bl	8003370 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003588:	2300      	movs	r3, #0
 800358a:	77fb      	strb	r3, [r7, #31]
 800358c:	e01a      	b.n	80035c4 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800358e:	7ffb      	ldrb	r3, [r7, #31]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	3301      	adds	r3, #1
 8003594:	3320      	adds	r3, #32
 8003596:	443b      	add	r3, r7
 8003598:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800359c:	021b      	lsls	r3, r3, #8
 800359e:	b29b      	uxth	r3, r3
 80035a0:	7ffa      	ldrb	r2, [r7, #31]
 80035a2:	0052      	lsls	r2, r2, #1
 80035a4:	3220      	adds	r2, #32
 80035a6:	443a      	add	r2, r7
 80035a8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80035ac:	4413      	add	r3, r2
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	7ffb      	ldrb	r3, [r7, #31]
 80035b2:	b212      	sxth	r2, r2
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	3320      	adds	r3, #32
 80035b8:	443b      	add	r3, r7
 80035ba:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80035be:	7ffb      	ldrb	r3, [r7, #31]
 80035c0:	3301      	adds	r3, #1
 80035c2:	77fb      	strb	r3, [r7, #31]
 80035c4:	7ffb      	ldrb	r3, [r7, #31]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d9e1      	bls.n	800358e <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80035ca:	7dfb      	ldrb	r3, [r7, #23]
 80035cc:	f003 030c 	and.w	r3, r3, #12
 80035d0:	2b0c      	cmp	r3, #12
 80035d2:	d829      	bhi.n	8003628 <LSM6DSL_AccReadXYZ+0xd0>
 80035d4:	a201      	add	r2, pc, #4	@ (adr r2, 80035dc <LSM6DSL_AccReadXYZ+0x84>)
 80035d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035da:	bf00      	nop
 80035dc:	08003611 	.word	0x08003611
 80035e0:	08003629 	.word	0x08003629
 80035e4:	08003629 	.word	0x08003629
 80035e8:	08003629 	.word	0x08003629
 80035ec:	08003623 	.word	0x08003623
 80035f0:	08003629 	.word	0x08003629
 80035f4:	08003629 	.word	0x08003629
 80035f8:	08003629 	.word	0x08003629
 80035fc:	08003617 	.word	0x08003617
 8003600:	08003629 	.word	0x08003629
 8003604:	08003629 	.word	0x08003629
 8003608:	08003629 	.word	0x08003629
 800360c:	0800361d 	.word	0x0800361d
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003610:	4b18      	ldr	r3, [pc, #96]	@ (8003674 <LSM6DSL_AccReadXYZ+0x11c>)
 8003612:	61bb      	str	r3, [r7, #24]
    break;
 8003614:	e008      	b.n	8003628 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8003616:	4b18      	ldr	r3, [pc, #96]	@ (8003678 <LSM6DSL_AccReadXYZ+0x120>)
 8003618:	61bb      	str	r3, [r7, #24]
    break;
 800361a:	e005      	b.n	8003628 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800361c:	4b17      	ldr	r3, [pc, #92]	@ (800367c <LSM6DSL_AccReadXYZ+0x124>)
 800361e:	61bb      	str	r3, [r7, #24]
    break;
 8003620:	e002      	b.n	8003628 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8003622:	4b17      	ldr	r3, [pc, #92]	@ (8003680 <LSM6DSL_AccReadXYZ+0x128>)
 8003624:	61bb      	str	r3, [r7, #24]
    break;    
 8003626:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003628:	2300      	movs	r3, #0
 800362a:	77fb      	strb	r3, [r7, #31]
 800362c:	e01a      	b.n	8003664 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800362e:	7ffb      	ldrb	r3, [r7, #31]
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	3320      	adds	r3, #32
 8003634:	443b      	add	r3, r7
 8003636:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800363a:	ee07 3a90 	vmov	s15, r3
 800363e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003642:	edd7 7a06 	vldr	s15, [r7, #24]
 8003646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364a:	7ffb      	ldrb	r3, [r7, #31]
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	4413      	add	r3, r2
 8003652:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003656:	ee17 2a90 	vmov	r2, s15
 800365a:	b212      	sxth	r2, r2
 800365c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800365e:	7ffb      	ldrb	r3, [r7, #31]
 8003660:	3301      	adds	r3, #1
 8003662:	77fb      	strb	r3, [r7, #31]
 8003664:	7ffb      	ldrb	r3, [r7, #31]
 8003666:	2b02      	cmp	r3, #2
 8003668:	d9e1      	bls.n	800362e <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 800366a:	bf00      	nop
 800366c:	bf00      	nop
 800366e:	3720      	adds	r7, #32
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	3d79db23 	.word	0x3d79db23
 8003678:	3df9db23 	.word	0x3df9db23
 800367c:	3e79db23 	.word	0x3e79db23
 8003680:	3ef9db23 	.word	0x3ef9db23

08003684 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003688:	4b17      	ldr	r3, [pc, #92]	@ (80036e8 <SystemInit+0x64>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368e:	4a16      	ldr	r2, [pc, #88]	@ (80036e8 <SystemInit+0x64>)
 8003690:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003694:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003698:	4b14      	ldr	r3, [pc, #80]	@ (80036ec <SystemInit+0x68>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a13      	ldr	r2, [pc, #76]	@ (80036ec <SystemInit+0x68>)
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80036a4:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <SystemInit+0x68>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80036aa:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <SystemInit+0x68>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a0f      	ldr	r2, [pc, #60]	@ (80036ec <SystemInit+0x68>)
 80036b0:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80036b4:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80036b8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 80036ba:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <SystemInit+0x68>)
 80036bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036c0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80036c2:	4b0a      	ldr	r3, [pc, #40]	@ (80036ec <SystemInit+0x68>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a09      	ldr	r2, [pc, #36]	@ (80036ec <SystemInit+0x68>)
 80036c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80036ce:	4b07      	ldr	r3, [pc, #28]	@ (80036ec <SystemInit+0x68>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036d4:	4b04      	ldr	r3, [pc, #16]	@ (80036e8 <SystemInit+0x64>)
 80036d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80036da:	609a      	str	r2, [r3, #8]
#endif
}
 80036dc:	bf00      	nop
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	e000ed00 	.word	0xe000ed00
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036fa:	2003      	movs	r0, #3
 80036fc:	f000 f968 	bl	80039d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003700:	200f      	movs	r0, #15
 8003702:	f000 f815 	bl	8003730 <HAL_InitTick>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	71fb      	strb	r3, [r7, #7]
 8003710:	e001      	b.n	8003716 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003712:	f000 f805 	bl	8003720 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003716:	79fb      	ldrb	r3, [r7, #7]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
	...

08003730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003738:	2300      	movs	r3, #0
 800373a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800373c:	4b17      	ldr	r3, [pc, #92]	@ (800379c <HAL_InitTick+0x6c>)
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d023      	beq.n	800378c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003744:	4b16      	ldr	r3, [pc, #88]	@ (80037a0 <HAL_InitTick+0x70>)
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	4b14      	ldr	r3, [pc, #80]	@ (800379c <HAL_InitTick+0x6c>)
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	4619      	mov	r1, r3
 800374e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003752:	fbb3 f3f1 	udiv	r3, r3, r1
 8003756:	fbb2 f3f3 	udiv	r3, r2, r3
 800375a:	4618      	mov	r0, r3
 800375c:	f000 f96d 	bl	8003a3a <HAL_SYSTICK_Config>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10f      	bne.n	8003786 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2b0f      	cmp	r3, #15
 800376a:	d809      	bhi.n	8003780 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800376c:	2200      	movs	r2, #0
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	f04f 30ff 	mov.w	r0, #4294967295
 8003774:	f000 f937 	bl	80039e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003778:	4a0a      	ldr	r2, [pc, #40]	@ (80037a4 <HAL_InitTick+0x74>)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e007      	b.n	8003790 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
 8003784:	e004      	b.n	8003790 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
 800378a:	e001      	b.n	8003790 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003790:	7bfb      	ldrb	r3, [r7, #15]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	20000050 	.word	0x20000050
 80037a0:	20000048 	.word	0x20000048
 80037a4:	2000004c 	.word	0x2000004c

080037a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037ac:	4b06      	ldr	r3, [pc, #24]	@ (80037c8 <HAL_IncTick+0x20>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	461a      	mov	r2, r3
 80037b2:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_IncTick+0x24>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4413      	add	r3, r2
 80037b8:	4a04      	ldr	r2, [pc, #16]	@ (80037cc <HAL_IncTick+0x24>)
 80037ba:	6013      	str	r3, [r2, #0]
}
 80037bc:	bf00      	nop
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	20000050 	.word	0x20000050
 80037cc:	20000e88 	.word	0x20000e88

080037d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  return uwTick;
 80037d4:	4b03      	ldr	r3, [pc, #12]	@ (80037e4 <HAL_GetTick+0x14>)
 80037d6:	681b      	ldr	r3, [r3, #0]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	20000e88 	.word	0x20000e88

080037e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037f0:	f7ff ffee 	bl	80037d0 <HAL_GetTick>
 80037f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003800:	d005      	beq.n	800380e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003802:	4b0a      	ldr	r3, [pc, #40]	@ (800382c <HAL_Delay+0x44>)
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	461a      	mov	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4413      	add	r3, r2
 800380c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800380e:	bf00      	nop
 8003810:	f7ff ffde 	bl	80037d0 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	429a      	cmp	r2, r3
 800381e:	d8f7      	bhi.n	8003810 <HAL_Delay+0x28>
  {
  }
}
 8003820:	bf00      	nop
 8003822:	bf00      	nop
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	20000050 	.word	0x20000050

08003830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f003 0307 	and.w	r3, r3, #7
 800383e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003840:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <__NVIC_SetPriorityGrouping+0x44>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800384c:	4013      	ands	r3, r2
 800384e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003858:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800385c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003862:	4a04      	ldr	r2, [pc, #16]	@ (8003874 <__NVIC_SetPriorityGrouping+0x44>)
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	60d3      	str	r3, [r2, #12]
}
 8003868:	bf00      	nop
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800387c:	4b04      	ldr	r3, [pc, #16]	@ (8003890 <__NVIC_GetPriorityGrouping+0x18>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	0a1b      	lsrs	r3, r3, #8
 8003882:	f003 0307 	and.w	r3, r3, #7
}
 8003886:	4618      	mov	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	4603      	mov	r3, r0
 800389c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	db0b      	blt.n	80038be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	f003 021f 	and.w	r2, r3, #31
 80038ac:	4907      	ldr	r1, [pc, #28]	@ (80038cc <__NVIC_EnableIRQ+0x38>)
 80038ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	2001      	movs	r0, #1
 80038b6:	fa00 f202 	lsl.w	r2, r0, r2
 80038ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038be:	bf00      	nop
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000e100 	.word	0xe000e100

080038d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	6039      	str	r1, [r7, #0]
 80038da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	db0a      	blt.n	80038fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	490c      	ldr	r1, [pc, #48]	@ (800391c <__NVIC_SetPriority+0x4c>)
 80038ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ee:	0112      	lsls	r2, r2, #4
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	440b      	add	r3, r1
 80038f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038f8:	e00a      	b.n	8003910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	4908      	ldr	r1, [pc, #32]	@ (8003920 <__NVIC_SetPriority+0x50>)
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	3b04      	subs	r3, #4
 8003908:	0112      	lsls	r2, r2, #4
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	440b      	add	r3, r1
 800390e:	761a      	strb	r2, [r3, #24]
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000e100 	.word	0xe000e100
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003924:	b480      	push	{r7}
 8003926:	b089      	sub	sp, #36	@ 0x24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 0307 	and.w	r3, r3, #7
 8003936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f1c3 0307 	rsb	r3, r3, #7
 800393e:	2b04      	cmp	r3, #4
 8003940:	bf28      	it	cs
 8003942:	2304      	movcs	r3, #4
 8003944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	3304      	adds	r3, #4
 800394a:	2b06      	cmp	r3, #6
 800394c:	d902      	bls.n	8003954 <NVIC_EncodePriority+0x30>
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3b03      	subs	r3, #3
 8003952:	e000      	b.n	8003956 <NVIC_EncodePriority+0x32>
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003958:	f04f 32ff 	mov.w	r2, #4294967295
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43da      	mvns	r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	401a      	ands	r2, r3
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800396c:	f04f 31ff 	mov.w	r1, #4294967295
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	fa01 f303 	lsl.w	r3, r1, r3
 8003976:	43d9      	mvns	r1, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800397c:	4313      	orrs	r3, r2
         );
}
 800397e:	4618      	mov	r0, r3
 8003980:	3724      	adds	r7, #36	@ 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
	...

0800398c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800399c:	d301      	bcc.n	80039a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800399e:	2301      	movs	r3, #1
 80039a0:	e00f      	b.n	80039c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039a2:	4a0a      	ldr	r2, [pc, #40]	@ (80039cc <SysTick_Config+0x40>)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039aa:	210f      	movs	r1, #15
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	f7ff ff8e 	bl	80038d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039b4:	4b05      	ldr	r3, [pc, #20]	@ (80039cc <SysTick_Config+0x40>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ba:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <SysTick_Config+0x40>)
 80039bc:	2207      	movs	r2, #7
 80039be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	e000e010 	.word	0xe000e010

080039d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7ff ff29 	bl	8003830 <__NVIC_SetPriorityGrouping>
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b086      	sub	sp, #24
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	4603      	mov	r3, r0
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
 80039f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039f8:	f7ff ff3e 	bl	8003878 <__NVIC_GetPriorityGrouping>
 80039fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	68b9      	ldr	r1, [r7, #8]
 8003a02:	6978      	ldr	r0, [r7, #20]
 8003a04:	f7ff ff8e 	bl	8003924 <NVIC_EncodePriority>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a0e:	4611      	mov	r1, r2
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff ff5d 	bl	80038d0 <__NVIC_SetPriority>
}
 8003a16:	bf00      	nop
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	4603      	mov	r3, r0
 8003a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff ff31 	bl	8003894 <__NVIC_EnableIRQ>
}
 8003a32:	bf00      	nop
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b082      	sub	sp, #8
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f7ff ffa2 	bl	800398c <SysTick_Config>
 8003a48:	4603      	mov	r3, r0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b084      	sub	sp, #16
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d005      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2204      	movs	r2, #4
 8003a6e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	73fb      	strb	r3, [r7, #15]
 8003a74:	e029      	b.n	8003aca <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 020e 	bic.w	r2, r2, #14
 8003a84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0201 	bic.w	r2, r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9a:	f003 021c 	and.w	r2, r3, #28
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	fa01 f202 	lsl.w	r2, r1, r2
 8003aa8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	4798      	blx	r3
    }
  }
  return status;
 8003aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ae2:	e17f      	b.n	8003de4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	2101      	movs	r1, #1
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	fa01 f303 	lsl.w	r3, r1, r3
 8003af0:	4013      	ands	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 8171 	beq.w	8003dde <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 0303 	and.w	r3, r3, #3
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d005      	beq.n	8003b14 <HAL_GPIO_Init+0x40>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d130      	bne.n	8003b76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	2203      	movs	r2, #3
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	43db      	mvns	r3, r3
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	68da      	ldr	r2, [r3, #12]
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	091b      	lsrs	r3, r3, #4
 8003b60:	f003 0201 	and.w	r2, r3, #1
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 0303 	and.w	r3, r3, #3
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d118      	bne.n	8003bb4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003b88:	2201      	movs	r2, #1
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4013      	ands	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	f003 0201 	and.w	r2, r3, #1
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f003 0303 	and.w	r3, r3, #3
 8003bbc:	2b03      	cmp	r3, #3
 8003bbe:	d017      	beq.n	8003bf0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	2203      	movs	r2, #3
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 0303 	and.w	r3, r3, #3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d123      	bne.n	8003c44 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	08da      	lsrs	r2, r3, #3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3208      	adds	r2, #8
 8003c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c08:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	220f      	movs	r2, #15
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	691a      	ldr	r2, [r3, #16]
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	08da      	lsrs	r2, r3, #3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3208      	adds	r2, #8
 8003c3e:	6939      	ldr	r1, [r7, #16]
 8003c40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	2203      	movs	r2, #3
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f003 0203 	and.w	r2, r3, #3
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80ac 	beq.w	8003dde <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c86:	4b5f      	ldr	r3, [pc, #380]	@ (8003e04 <HAL_GPIO_Init+0x330>)
 8003c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8003e04 <HAL_GPIO_Init+0x330>)
 8003c8c:	f043 0301 	orr.w	r3, r3, #1
 8003c90:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c92:	4b5c      	ldr	r3, [pc, #368]	@ (8003e04 <HAL_GPIO_Init+0x330>)
 8003c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	60bb      	str	r3, [r7, #8]
 8003c9c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003e08 <HAL_GPIO_Init+0x334>)
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	089b      	lsrs	r3, r3, #2
 8003ca4:	3302      	adds	r3, #2
 8003ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003caa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	220f      	movs	r2, #15
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003cc8:	d025      	beq.n	8003d16 <HAL_GPIO_Init+0x242>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a4f      	ldr	r2, [pc, #316]	@ (8003e0c <HAL_GPIO_Init+0x338>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d01f      	beq.n	8003d12 <HAL_GPIO_Init+0x23e>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a4e      	ldr	r2, [pc, #312]	@ (8003e10 <HAL_GPIO_Init+0x33c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d019      	beq.n	8003d0e <HAL_GPIO_Init+0x23a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a4d      	ldr	r2, [pc, #308]	@ (8003e14 <HAL_GPIO_Init+0x340>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d013      	beq.n	8003d0a <HAL_GPIO_Init+0x236>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a4c      	ldr	r2, [pc, #304]	@ (8003e18 <HAL_GPIO_Init+0x344>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d00d      	beq.n	8003d06 <HAL_GPIO_Init+0x232>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a4b      	ldr	r2, [pc, #300]	@ (8003e1c <HAL_GPIO_Init+0x348>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d007      	beq.n	8003d02 <HAL_GPIO_Init+0x22e>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a4a      	ldr	r2, [pc, #296]	@ (8003e20 <HAL_GPIO_Init+0x34c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d101      	bne.n	8003cfe <HAL_GPIO_Init+0x22a>
 8003cfa:	2306      	movs	r3, #6
 8003cfc:	e00c      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003cfe:	2307      	movs	r3, #7
 8003d00:	e00a      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003d02:	2305      	movs	r3, #5
 8003d04:	e008      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003d06:	2304      	movs	r3, #4
 8003d08:	e006      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e004      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e002      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003d12:	2301      	movs	r3, #1
 8003d14:	e000      	b.n	8003d18 <HAL_GPIO_Init+0x244>
 8003d16:	2300      	movs	r3, #0
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	f002 0203 	and.w	r2, r2, #3
 8003d1e:	0092      	lsls	r2, r2, #2
 8003d20:	4093      	lsls	r3, r2
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d28:	4937      	ldr	r1, [pc, #220]	@ (8003e08 <HAL_GPIO_Init+0x334>)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	089b      	lsrs	r3, r3, #2
 8003d2e:	3302      	adds	r3, #2
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d36:	4b3b      	ldr	r3, [pc, #236]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	43db      	mvns	r3, r3
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	4013      	ands	r3, r2
 8003d44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d5a:	4a32      	ldr	r2, [pc, #200]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d60:	4b30      	ldr	r3, [pc, #192]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d84:	4a27      	ldr	r2, [pc, #156]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d8a:	4b26      	ldr	r3, [pc, #152]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	43db      	mvns	r3, r3
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	4013      	ands	r3, r2
 8003d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003dae:	4a1d      	ldr	r2, [pc, #116]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003db4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d003      	beq.n	8003dd8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003dd8:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <HAL_GPIO_Init+0x350>)
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	3301      	adds	r3, #1
 8003de2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	fa22 f303 	lsr.w	r3, r2, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f47f ae78 	bne.w	8003ae4 <HAL_GPIO_Init+0x10>
  }
}
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop
 8003df8:	371c      	adds	r7, #28
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	40021000 	.word	0x40021000
 8003e08:	40010000 	.word	0x40010000
 8003e0c:	48000400 	.word	0x48000400
 8003e10:	48000800 	.word	0x48000800
 8003e14:	48000c00 	.word	0x48000c00
 8003e18:	48001000 	.word	0x48001000
 8003e1c:	48001400 	.word	0x48001400
 8003e20:	48001800 	.word	0x48001800
 8003e24:	40010400 	.word	0x40010400

08003e28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	460b      	mov	r3, r1
 8003e32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	887b      	ldrh	r3, [r7, #2]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d002      	beq.n	8003e46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e40:	2301      	movs	r3, #1
 8003e42:	73fb      	strb	r3, [r7, #15]
 8003e44:	e001      	b.n	8003e4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e46:	2300      	movs	r3, #0
 8003e48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	807b      	strh	r3, [r7, #2]
 8003e64:	4613      	mov	r3, r2
 8003e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e68:	787b      	ldrb	r3, [r7, #1]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e6e:	887a      	ldrh	r2, [r7, #2]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e74:	e002      	b.n	8003e7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e76:	887a      	ldrh	r2, [r7, #2]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e9a:	887a      	ldrh	r2, [r7, #2]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	041a      	lsls	r2, r3, #16
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	43d9      	mvns	r1, r3
 8003ea6:	887b      	ldrh	r3, [r7, #2]
 8003ea8:	400b      	ands	r3, r1
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	619a      	str	r2, [r3, #24]
}
 8003eb0:	bf00      	nop
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ec6:	4b08      	ldr	r3, [pc, #32]	@ (8003ee8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d006      	beq.n	8003ee0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ed2:	4a05      	ldr	r2, [pc, #20]	@ (8003ee8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ed4:	88fb      	ldrh	r3, [r7, #6]
 8003ed6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ed8:	88fb      	ldrh	r3, [r7, #6]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fd fa96 	bl	800140c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ee0:	bf00      	nop
 8003ee2:	3708      	adds	r7, #8
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40010400 	.word	0x40010400

08003eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e08d      	b.n	800401a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d106      	bne.n	8003f18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 f8b4 	bl	8004080 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2224      	movs	r2, #36	@ 0x24
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0201 	bic.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003f3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d107      	bne.n	8003f66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689a      	ldr	r2, [r3, #8]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f62:	609a      	str	r2, [r3, #8]
 8003f64:	e006      	b.n	8003f74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003f72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d108      	bne.n	8003f8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f8a:	605a      	str	r2, [r3, #4]
 8003f8c:	e007      	b.n	8003f9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6812      	ldr	r2, [r2, #0]
 8003fa8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003fac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	691a      	ldr	r2, [r3, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69d9      	ldr	r1, [r3, #28]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a1a      	ldr	r2, [r3, #32]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0201 	orr.w	r2, r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2220      	movs	r2, #32
 8004006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b082      	sub	sp, #8
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e021      	b.n	8004078 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	@ 0x24
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 f821 	bl	8004094 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3708      	adds	r7, #8
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af02      	add	r7, sp, #8
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	4608      	mov	r0, r1
 80040b2:	4611      	mov	r1, r2
 80040b4:	461a      	mov	r2, r3
 80040b6:	4603      	mov	r3, r0
 80040b8:	817b      	strh	r3, [r7, #10]
 80040ba:	460b      	mov	r3, r1
 80040bc:	813b      	strh	r3, [r7, #8]
 80040be:	4613      	mov	r3, r2
 80040c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	f040 80f9 	bne.w	80042c2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_I2C_Mem_Write+0x34>
 80040d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d105      	bne.n	80040e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e0ed      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d101      	bne.n	80040f6 <HAL_I2C_Mem_Write+0x4e>
 80040f2:	2302      	movs	r3, #2
 80040f4:	e0e6      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040fe:	f7ff fb67 	bl	80037d0 <HAL_GetTick>
 8004102:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	2319      	movs	r3, #25
 800410a:	2201      	movs	r2, #1
 800410c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 fac3 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e0d1      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2221      	movs	r2, #33	@ 0x21
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2240      	movs	r2, #64	@ 0x40
 800412c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6a3a      	ldr	r2, [r7, #32]
 800413a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004140:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004148:	88f8      	ldrh	r0, [r7, #6]
 800414a:	893a      	ldrh	r2, [r7, #8]
 800414c:	8979      	ldrh	r1, [r7, #10]
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	9301      	str	r3, [sp, #4]
 8004152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	4603      	mov	r3, r0
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 f9d3 	bl	8004504 <I2C_RequestMemoryWrite>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d005      	beq.n	8004170 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e0a9      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004174:	b29b      	uxth	r3, r3
 8004176:	2bff      	cmp	r3, #255	@ 0xff
 8004178:	d90e      	bls.n	8004198 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	22ff      	movs	r2, #255	@ 0xff
 800417e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004184:	b2da      	uxtb	r2, r3
 8004186:	8979      	ldrh	r1, [r7, #10]
 8004188:	2300      	movs	r3, #0
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 fc47 	bl	8004a24 <I2C_TransferConfig>
 8004196:	e00f      	b.n	80041b8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800419c:	b29a      	uxth	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	8979      	ldrh	r1, [r7, #10]
 80041aa:	2300      	movs	r3, #0
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 fc36 	bl	8004a24 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 fac6 	bl	800474e <I2C_WaitOnTXISFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e07b      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d0:	781a      	ldrb	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041dc:	1c5a      	adds	r2, r3, #1
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	3b01      	subs	r3, #1
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004200:	b29b      	uxth	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d034      	beq.n	8004270 <HAL_I2C_Mem_Write+0x1c8>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800420a:	2b00      	cmp	r3, #0
 800420c:	d130      	bne.n	8004270 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004214:	2200      	movs	r2, #0
 8004216:	2180      	movs	r1, #128	@ 0x80
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 fa3f 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e04d      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	2bff      	cmp	r3, #255	@ 0xff
 8004230:	d90e      	bls.n	8004250 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	22ff      	movs	r2, #255	@ 0xff
 8004236:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423c:	b2da      	uxtb	r2, r3
 800423e:	8979      	ldrh	r1, [r7, #10]
 8004240:	2300      	movs	r3, #0
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 fbeb 	bl	8004a24 <I2C_TransferConfig>
 800424e:	e00f      	b.n	8004270 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29a      	uxth	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425e:	b2da      	uxtb	r2, r3
 8004260:	8979      	ldrh	r1, [r7, #10]
 8004262:	2300      	movs	r3, #0
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f000 fbda 	bl	8004a24 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d19e      	bne.n	80041b8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 faac 	bl	80047dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e01a      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2220      	movs	r2, #32
 8004294:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6859      	ldr	r1, [r3, #4]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	4b0a      	ldr	r3, [pc, #40]	@ (80042cc <HAL_I2C_Mem_Write+0x224>)
 80042a2:	400b      	ands	r3, r1
 80042a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80042be:	2300      	movs	r3, #0
 80042c0:	e000      	b.n	80042c4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80042c2:	2302      	movs	r3, #2
  }
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	fe00e800 	.word	0xfe00e800

080042d0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af02      	add	r7, sp, #8
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	4608      	mov	r0, r1
 80042da:	4611      	mov	r1, r2
 80042dc:	461a      	mov	r2, r3
 80042de:	4603      	mov	r3, r0
 80042e0:	817b      	strh	r3, [r7, #10]
 80042e2:	460b      	mov	r3, r1
 80042e4:	813b      	strh	r3, [r7, #8]
 80042e6:	4613      	mov	r3, r2
 80042e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b20      	cmp	r3, #32
 80042f4:	f040 80fd 	bne.w	80044f2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <HAL_I2C_Mem_Read+0x34>
 80042fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004300:	2b00      	cmp	r3, #0
 8004302:	d105      	bne.n	8004310 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800430a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e0f1      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004316:	2b01      	cmp	r3, #1
 8004318:	d101      	bne.n	800431e <HAL_I2C_Mem_Read+0x4e>
 800431a:	2302      	movs	r3, #2
 800431c:	e0ea      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004326:	f7ff fa53 	bl	80037d0 <HAL_GetTick>
 800432a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	2319      	movs	r3, #25
 8004332:	2201      	movs	r2, #1
 8004334:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f000 f9af 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e0d5      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2222      	movs	r2, #34	@ 0x22
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2240      	movs	r2, #64	@ 0x40
 8004354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6a3a      	ldr	r2, [r7, #32]
 8004362:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004368:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2200      	movs	r2, #0
 800436e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004370:	88f8      	ldrh	r0, [r7, #6]
 8004372:	893a      	ldrh	r2, [r7, #8]
 8004374:	8979      	ldrh	r1, [r7, #10]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	9301      	str	r3, [sp, #4]
 800437a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	4603      	mov	r3, r0
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 f913 	bl	80045ac <I2C_RequestMemoryRead>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e0ad      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439c:	b29b      	uxth	r3, r3
 800439e:	2bff      	cmp	r3, #255	@ 0xff
 80043a0:	d90e      	bls.n	80043c0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2201      	movs	r2, #1
 80043a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	8979      	ldrh	r1, [r7, #10]
 80043b0:	4b52      	ldr	r3, [pc, #328]	@ (80044fc <HAL_I2C_Mem_Read+0x22c>)
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f000 fb33 	bl	8004a24 <I2C_TransferConfig>
 80043be:	e00f      	b.n	80043e0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	8979      	ldrh	r1, [r7, #10]
 80043d2:	4b4a      	ldr	r3, [pc, #296]	@ (80044fc <HAL_I2C_Mem_Read+0x22c>)
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f000 fb22 	bl	8004a24 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e6:	2200      	movs	r2, #0
 80043e8:	2104      	movs	r1, #4
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f000 f956 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e07c      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004422:	b29b      	uxth	r3, r3
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004430:	b29b      	uxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d034      	beq.n	80044a0 <HAL_I2C_Mem_Read+0x1d0>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443a:	2b00      	cmp	r3, #0
 800443c:	d130      	bne.n	80044a0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	9300      	str	r3, [sp, #0]
 8004442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004444:	2200      	movs	r2, #0
 8004446:	2180      	movs	r1, #128	@ 0x80
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f000 f927 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d001      	beq.n	8004458 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e04d      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445c:	b29b      	uxth	r3, r3
 800445e:	2bff      	cmp	r3, #255	@ 0xff
 8004460:	d90e      	bls.n	8004480 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446c:	b2da      	uxtb	r2, r3
 800446e:	8979      	ldrh	r1, [r7, #10]
 8004470:	2300      	movs	r3, #0
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 fad3 	bl	8004a24 <I2C_TransferConfig>
 800447e:	e00f      	b.n	80044a0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448e:	b2da      	uxtb	r2, r3
 8004490:	8979      	ldrh	r1, [r7, #10]
 8004492:	2300      	movs	r3, #0
 8004494:	9300      	str	r3, [sp, #0]
 8004496:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 fac2 	bl	8004a24 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d19a      	bne.n	80043e0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 f994 	bl	80047dc <I2C_WaitOnSTOPFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e01a      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2220      	movs	r2, #32
 80044c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6859      	ldr	r1, [r3, #4]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004500 <HAL_I2C_Mem_Read+0x230>)
 80044d2:	400b      	ands	r3, r1
 80044d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	e000      	b.n	80044f4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80044f2:	2302      	movs	r3, #2
  }
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	80002400 	.word	0x80002400
 8004500:	fe00e800 	.word	0xfe00e800

08004504 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af02      	add	r7, sp, #8
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	4608      	mov	r0, r1
 800450e:	4611      	mov	r1, r2
 8004510:	461a      	mov	r2, r3
 8004512:	4603      	mov	r3, r0
 8004514:	817b      	strh	r3, [r7, #10]
 8004516:	460b      	mov	r3, r1
 8004518:	813b      	strh	r3, [r7, #8]
 800451a:	4613      	mov	r3, r2
 800451c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800451e:	88fb      	ldrh	r3, [r7, #6]
 8004520:	b2da      	uxtb	r2, r3
 8004522:	8979      	ldrh	r1, [r7, #10]
 8004524:	4b20      	ldr	r3, [pc, #128]	@ (80045a8 <I2C_RequestMemoryWrite+0xa4>)
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 fa79 	bl	8004a24 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004532:	69fa      	ldr	r2, [r7, #28]
 8004534:	69b9      	ldr	r1, [r7, #24]
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 f909 	bl	800474e <I2C_WaitOnTXISFlagUntilTimeout>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e02c      	b.n	80045a0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004546:	88fb      	ldrh	r3, [r7, #6]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d105      	bne.n	8004558 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800454c:	893b      	ldrh	r3, [r7, #8]
 800454e:	b2da      	uxtb	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	629a      	str	r2, [r3, #40]	@ 0x28
 8004556:	e015      	b.n	8004584 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004558:	893b      	ldrh	r3, [r7, #8]
 800455a:	0a1b      	lsrs	r3, r3, #8
 800455c:	b29b      	uxth	r3, r3
 800455e:	b2da      	uxtb	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004566:	69fa      	ldr	r2, [r7, #28]
 8004568:	69b9      	ldr	r1, [r7, #24]
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f8ef 	bl	800474e <I2C_WaitOnTXISFlagUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e012      	b.n	80045a0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800457a:	893b      	ldrh	r3, [r7, #8]
 800457c:	b2da      	uxtb	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	2200      	movs	r2, #0
 800458c:	2180      	movs	r1, #128	@ 0x80
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f884 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	80002000 	.word	0x80002000

080045ac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	4608      	mov	r0, r1
 80045b6:	4611      	mov	r1, r2
 80045b8:	461a      	mov	r2, r3
 80045ba:	4603      	mov	r3, r0
 80045bc:	817b      	strh	r3, [r7, #10]
 80045be:	460b      	mov	r3, r1
 80045c0:	813b      	strh	r3, [r7, #8]
 80045c2:	4613      	mov	r3, r2
 80045c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80045c6:	88fb      	ldrh	r3, [r7, #6]
 80045c8:	b2da      	uxtb	r2, r3
 80045ca:	8979      	ldrh	r1, [r7, #10]
 80045cc:	4b20      	ldr	r3, [pc, #128]	@ (8004650 <I2C_RequestMemoryRead+0xa4>)
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	2300      	movs	r3, #0
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 fa26 	bl	8004a24 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045d8:	69fa      	ldr	r2, [r7, #28]
 80045da:	69b9      	ldr	r1, [r7, #24]
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f000 f8b6 	bl	800474e <I2C_WaitOnTXISFlagUntilTimeout>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d001      	beq.n	80045ec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e02c      	b.n	8004646 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045ec:	88fb      	ldrh	r3, [r7, #6]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d105      	bne.n	80045fe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045f2:	893b      	ldrh	r3, [r7, #8]
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80045fc:	e015      	b.n	800462a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045fe:	893b      	ldrh	r3, [r7, #8]
 8004600:	0a1b      	lsrs	r3, r3, #8
 8004602:	b29b      	uxth	r3, r3
 8004604:	b2da      	uxtb	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800460c:	69fa      	ldr	r2, [r7, #28]
 800460e:	69b9      	ldr	r1, [r7, #24]
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 f89c 	bl	800474e <I2C_WaitOnTXISFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e012      	b.n	8004646 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004620:	893b      	ldrh	r3, [r7, #8]
 8004622:	b2da      	uxtb	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2200      	movs	r2, #0
 8004632:	2140      	movs	r1, #64	@ 0x40
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f831 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e000      	b.n	8004646 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	80002000 	.word	0x80002000

08004654 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b02      	cmp	r3, #2
 8004668:	d103      	bne.n	8004672 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2200      	movs	r2, #0
 8004670:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b01      	cmp	r3, #1
 800467e:	d007      	beq.n	8004690 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699a      	ldr	r2, [r3, #24]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0201 	orr.w	r2, r2, #1
 800468e:	619a      	str	r2, [r3, #24]
  }
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	603b      	str	r3, [r7, #0]
 80046a8:	4613      	mov	r3, r2
 80046aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046ac:	e03b      	b.n	8004726 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ae:	69ba      	ldr	r2, [r7, #24]
 80046b0:	6839      	ldr	r1, [r7, #0]
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f000 f8d6 	bl	8004864 <I2C_IsErrorOccurred>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d001      	beq.n	80046c2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e041      	b.n	8004746 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c8:	d02d      	beq.n	8004726 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ca:	f7ff f881 	bl	80037d0 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d302      	bcc.n	80046e0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d122      	bne.n	8004726 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	4013      	ands	r3, r2
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	bf0c      	ite	eq
 80046f0:	2301      	moveq	r3, #1
 80046f2:	2300      	movne	r3, #0
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	461a      	mov	r2, r3
 80046f8:	79fb      	ldrb	r3, [r7, #7]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d113      	bne.n	8004726 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	f043 0220 	orr.w	r2, r3, #32
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e00f      	b.n	8004746 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699a      	ldr	r2, [r3, #24]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	4013      	ands	r3, r2
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	429a      	cmp	r2, r3
 8004734:	bf0c      	ite	eq
 8004736:	2301      	moveq	r3, #1
 8004738:	2300      	movne	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	461a      	mov	r2, r3
 800473e:	79fb      	ldrb	r3, [r7, #7]
 8004740:	429a      	cmp	r2, r3
 8004742:	d0b4      	beq.n	80046ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b084      	sub	sp, #16
 8004752:	af00      	add	r7, sp, #0
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	60b9      	str	r1, [r7, #8]
 8004758:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800475a:	e033      	b.n	80047c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	68b9      	ldr	r1, [r7, #8]
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 f87f 	bl	8004864 <I2C_IsErrorOccurred>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e031      	b.n	80047d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004776:	d025      	beq.n	80047c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004778:	f7ff f82a 	bl	80037d0 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	429a      	cmp	r2, r3
 8004786:	d302      	bcc.n	800478e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d11a      	bne.n	80047c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	2b02      	cmp	r3, #2
 800479a:	d013      	beq.n	80047c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a0:	f043 0220 	orr.w	r2, r3, #32
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2220      	movs	r2, #32
 80047ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e007      	b.n	80047d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d1c4      	bne.n	800475c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047e8:	e02f      	b.n	800484a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 f838 	bl	8004864 <I2C_IsErrorOccurred>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d001      	beq.n	80047fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e02d      	b.n	800485a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047fe:	f7fe ffe7 	bl	80037d0 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	429a      	cmp	r2, r3
 800480c:	d302      	bcc.n	8004814 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d11a      	bne.n	800484a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	f003 0320 	and.w	r3, r3, #32
 800481e:	2b20      	cmp	r3, #32
 8004820:	d013      	beq.n	800484a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004826:	f043 0220 	orr.w	r2, r3, #32
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2220      	movs	r2, #32
 8004832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e007      	b.n	800485a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b20      	cmp	r3, #32
 8004856:	d1c8      	bne.n	80047ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
	...

08004864 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08a      	sub	sp, #40	@ 0x28
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004870:	2300      	movs	r3, #0
 8004872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800487e:	2300      	movs	r3, #0
 8004880:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	f003 0310 	and.w	r3, r3, #16
 800488c:	2b00      	cmp	r3, #0
 800488e:	d068      	beq.n	8004962 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2210      	movs	r2, #16
 8004896:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004898:	e049      	b.n	800492e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a0:	d045      	beq.n	800492e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048a2:	f7fe ff95 	bl	80037d0 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d302      	bcc.n	80048b8 <I2C_IsErrorOccurred+0x54>
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d13a      	bne.n	800492e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048da:	d121      	bne.n	8004920 <I2C_IsErrorOccurred+0xbc>
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048e2:	d01d      	beq.n	8004920 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80048e4:	7cfb      	ldrb	r3, [r7, #19]
 80048e6:	2b20      	cmp	r3, #32
 80048e8:	d01a      	beq.n	8004920 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048f8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80048fa:	f7fe ff69 	bl	80037d0 <HAL_GetTick>
 80048fe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004900:	e00e      	b.n	8004920 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004902:	f7fe ff65 	bl	80037d0 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b19      	cmp	r3, #25
 800490e:	d907      	bls.n	8004920 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	f043 0320 	orr.w	r3, r3, #32
 8004916:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800491e:	e006      	b.n	800492e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b20      	cmp	r3, #32
 800492c:	d1e9      	bne.n	8004902 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b20      	cmp	r3, #32
 800493a:	d003      	beq.n	8004944 <I2C_IsErrorOccurred+0xe0>
 800493c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0aa      	beq.n	800489a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004948:	2b00      	cmp	r3, #0
 800494a:	d103      	bne.n	8004954 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2220      	movs	r2, #32
 8004952:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	f043 0304 	orr.w	r3, r3, #4
 800495a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00b      	beq.n	800498c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	f043 0301 	orr.w	r3, r3, #1
 800497a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004984:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00b      	beq.n	80049ae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	f043 0308 	orr.w	r3, r3, #8
 800499c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00b      	beq.n	80049d0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	f043 0302 	orr.w	r3, r3, #2
 80049be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80049d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d01c      	beq.n	8004a12 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f7ff fe3b 	bl	8004654 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6859      	ldr	r1, [r3, #4]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004a20 <I2C_IsErrorOccurred+0x1bc>)
 80049ea:	400b      	ands	r3, r1
 80049ec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	431a      	orrs	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2220      	movs	r2, #32
 80049fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004a12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3728      	adds	r7, #40	@ 0x28
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	fe00e800 	.word	0xfe00e800

08004a24 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	607b      	str	r3, [r7, #4]
 8004a2e:	460b      	mov	r3, r1
 8004a30:	817b      	strh	r3, [r7, #10]
 8004a32:	4613      	mov	r3, r2
 8004a34:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a36:	897b      	ldrh	r3, [r7, #10]
 8004a38:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a3c:	7a7b      	ldrb	r3, [r7, #9]
 8004a3e:	041b      	lsls	r3, r3, #16
 8004a40:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a44:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a52:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	6a3b      	ldr	r3, [r7, #32]
 8004a5c:	0d5b      	lsrs	r3, r3, #21
 8004a5e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004a62:	4b08      	ldr	r3, [pc, #32]	@ (8004a84 <I2C_TransferConfig+0x60>)
 8004a64:	430b      	orrs	r3, r1
 8004a66:	43db      	mvns	r3, r3
 8004a68:	ea02 0103 	and.w	r1, r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	03ff63ff 	.word	0x03ff63ff

08004a88 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b20      	cmp	r3, #32
 8004a9c:	d138      	bne.n	8004b10 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e032      	b.n	8004b12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2224      	movs	r2, #36	@ 0x24
 8004ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f022 0201 	bic.w	r2, r2, #1
 8004aca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ada:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6819      	ldr	r1, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 0201 	orr.w	r2, r2, #1
 8004afa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2220      	movs	r2, #32
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	e000      	b.n	8004b12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b10:	2302      	movs	r3, #2
  }
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004b24:	4b04      	ldr	r3, [pc, #16]	@ (8004b38 <HAL_PWREx_GetVoltageRange+0x18>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	40007000 	.word	0x40007000

08004b3c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b088      	sub	sp, #32
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e3ca      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b4e:	4b97      	ldr	r3, [pc, #604]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 030c 	and.w	r3, r3, #12
 8004b56:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b58:	4b94      	ldr	r3, [pc, #592]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f003 0303 	and.w	r3, r3, #3
 8004b60:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0310 	and.w	r3, r3, #16
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 80e4 	beq.w	8004d38 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d007      	beq.n	8004b86 <HAL_RCC_OscConfig+0x4a>
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	2b0c      	cmp	r3, #12
 8004b7a:	f040 808b 	bne.w	8004c94 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	f040 8087 	bne.w	8004c94 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b86:	4b89      	ldr	r3, [pc, #548]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d005      	beq.n	8004b9e <HAL_RCC_OscConfig+0x62>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e3a2      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a1a      	ldr	r2, [r3, #32]
 8004ba2:	4b82      	ldr	r3, [pc, #520]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d004      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x7c>
 8004bae:	4b7f      	ldr	r3, [pc, #508]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bb6:	e005      	b.n	8004bc4 <HAL_RCC_OscConfig+0x88>
 8004bb8:	4b7c      	ldr	r3, [pc, #496]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bbe:	091b      	lsrs	r3, r3, #4
 8004bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d223      	bcs.n	8004c10 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f000 fd55 	bl	800567c <RCC_SetFlashLatencyFromMSIRange>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e383      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bdc:	4b73      	ldr	r3, [pc, #460]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a72      	ldr	r2, [pc, #456]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004be2:	f043 0308 	orr.w	r3, r3, #8
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	4b70      	ldr	r3, [pc, #448]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	496d      	ldr	r1, [pc, #436]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bfa:	4b6c      	ldr	r3, [pc, #432]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	021b      	lsls	r3, r3, #8
 8004c08:	4968      	ldr	r1, [pc, #416]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	604b      	str	r3, [r1, #4]
 8004c0e:	e025      	b.n	8004c5c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c10:	4b66      	ldr	r3, [pc, #408]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a65      	ldr	r2, [pc, #404]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c16:	f043 0308 	orr.w	r3, r3, #8
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	4b63      	ldr	r3, [pc, #396]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	4960      	ldr	r1, [pc, #384]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	021b      	lsls	r3, r3, #8
 8004c3c:	495b      	ldr	r1, [pc, #364]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d109      	bne.n	8004c5c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 fd15 	bl	800567c <RCC_SetFlashLatencyFromMSIRange>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d001      	beq.n	8004c5c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e343      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c5c:	f000 fc4a 	bl	80054f4 <HAL_RCC_GetSysClockFreq>
 8004c60:	4602      	mov	r2, r0
 8004c62:	4b52      	ldr	r3, [pc, #328]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	091b      	lsrs	r3, r3, #4
 8004c68:	f003 030f 	and.w	r3, r3, #15
 8004c6c:	4950      	ldr	r1, [pc, #320]	@ (8004db0 <HAL_RCC_OscConfig+0x274>)
 8004c6e:	5ccb      	ldrb	r3, [r1, r3]
 8004c70:	f003 031f 	and.w	r3, r3, #31
 8004c74:	fa22 f303 	lsr.w	r3, r2, r3
 8004c78:	4a4e      	ldr	r2, [pc, #312]	@ (8004db4 <HAL_RCC_OscConfig+0x278>)
 8004c7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004c7c:	4b4e      	ldr	r3, [pc, #312]	@ (8004db8 <HAL_RCC_OscConfig+0x27c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7fe fd55 	bl	8003730 <HAL_InitTick>
 8004c86:	4603      	mov	r3, r0
 8004c88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004c8a:	7bfb      	ldrb	r3, [r7, #15]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d052      	beq.n	8004d36 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	e327      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d032      	beq.n	8004d02 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c9c:	4b43      	ldr	r3, [pc, #268]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a42      	ldr	r2, [pc, #264]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ca8:	f7fe fd92 	bl	80037d0 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cb0:	f7fe fd8e 	bl	80037d0 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e310      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cc2:	4b3a      	ldr	r3, [pc, #232]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0f0      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cce:	4b37      	ldr	r3, [pc, #220]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a36      	ldr	r2, [pc, #216]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004cd4:	f043 0308 	orr.w	r3, r3, #8
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	4b34      	ldr	r3, [pc, #208]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	4931      	ldr	r1, [pc, #196]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cec:	4b2f      	ldr	r3, [pc, #188]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	69db      	ldr	r3, [r3, #28]
 8004cf8:	021b      	lsls	r3, r3, #8
 8004cfa:	492c      	ldr	r1, [pc, #176]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	604b      	str	r3, [r1, #4]
 8004d00:	e01a      	b.n	8004d38 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d02:	4b2a      	ldr	r3, [pc, #168]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a29      	ldr	r2, [pc, #164]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d08:	f023 0301 	bic.w	r3, r3, #1
 8004d0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d0e:	f7fe fd5f 	bl	80037d0 <HAL_GetTick>
 8004d12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d14:	e008      	b.n	8004d28 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d16:	f7fe fd5b 	bl	80037d0 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d901      	bls.n	8004d28 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e2dd      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d28:	4b20      	ldr	r3, [pc, #128]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1f0      	bne.n	8004d16 <HAL_RCC_OscConfig+0x1da>
 8004d34:	e000      	b.n	8004d38 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d074      	beq.n	8004e2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	2b08      	cmp	r3, #8
 8004d48:	d005      	beq.n	8004d56 <HAL_RCC_OscConfig+0x21a>
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	2b0c      	cmp	r3, #12
 8004d4e:	d10e      	bne.n	8004d6e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	2b03      	cmp	r3, #3
 8004d54:	d10b      	bne.n	8004d6e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d56:	4b15      	ldr	r3, [pc, #84]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d064      	beq.n	8004e2c <HAL_RCC_OscConfig+0x2f0>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d160      	bne.n	8004e2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e2ba      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d76:	d106      	bne.n	8004d86 <HAL_RCC_OscConfig+0x24a>
 8004d78:	4b0c      	ldr	r3, [pc, #48]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d82:	6013      	str	r3, [r2, #0]
 8004d84:	e026      	b.n	8004dd4 <HAL_RCC_OscConfig+0x298>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d8e:	d115      	bne.n	8004dbc <HAL_RCC_OscConfig+0x280>
 8004d90:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a05      	ldr	r2, [pc, #20]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	4b03      	ldr	r3, [pc, #12]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a02      	ldr	r2, [pc, #8]	@ (8004dac <HAL_RCC_OscConfig+0x270>)
 8004da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004da6:	6013      	str	r3, [r2, #0]
 8004da8:	e014      	b.n	8004dd4 <HAL_RCC_OscConfig+0x298>
 8004daa:	bf00      	nop
 8004dac:	40021000 	.word	0x40021000
 8004db0:	0800d304 	.word	0x0800d304
 8004db4:	20000048 	.word	0x20000048
 8004db8:	2000004c 	.word	0x2000004c
 8004dbc:	4ba0      	ldr	r3, [pc, #640]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a9f      	ldr	r2, [pc, #636]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004dc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	4b9d      	ldr	r3, [pc, #628]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a9c      	ldr	r2, [pc, #624]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004dce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d013      	beq.n	8004e04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ddc:	f7fe fcf8 	bl	80037d0 <HAL_GetTick>
 8004de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004de2:	e008      	b.n	8004df6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de4:	f7fe fcf4 	bl	80037d0 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b64      	cmp	r3, #100	@ 0x64
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e276      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004df6:	4b92      	ldr	r3, [pc, #584]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d0f0      	beq.n	8004de4 <HAL_RCC_OscConfig+0x2a8>
 8004e02:	e014      	b.n	8004e2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e04:	f7fe fce4 	bl	80037d0 <HAL_GetTick>
 8004e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e0a:	e008      	b.n	8004e1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e0c:	f7fe fce0 	bl	80037d0 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	2b64      	cmp	r3, #100	@ 0x64
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e262      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e1e:	4b88      	ldr	r3, [pc, #544]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1f0      	bne.n	8004e0c <HAL_RCC_OscConfig+0x2d0>
 8004e2a:	e000      	b.n	8004e2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d060      	beq.n	8004efc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	2b04      	cmp	r3, #4
 8004e3e:	d005      	beq.n	8004e4c <HAL_RCC_OscConfig+0x310>
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	2b0c      	cmp	r3, #12
 8004e44:	d119      	bne.n	8004e7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d116      	bne.n	8004e7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e4c:	4b7c      	ldr	r3, [pc, #496]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d005      	beq.n	8004e64 <HAL_RCC_OscConfig+0x328>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d101      	bne.n	8004e64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e23f      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e64:	4b76      	ldr	r3, [pc, #472]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	061b      	lsls	r3, r3, #24
 8004e72:	4973      	ldr	r1, [pc, #460]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e78:	e040      	b.n	8004efc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d023      	beq.n	8004eca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e82:	4b6f      	ldr	r3, [pc, #444]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a6e      	ldr	r2, [pc, #440]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8e:	f7fe fc9f 	bl	80037d0 <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e96:	f7fe fc9b 	bl	80037d0 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e21d      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ea8:	4b65      	ldr	r3, [pc, #404]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0f0      	beq.n	8004e96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb4:	4b62      	ldr	r3, [pc, #392]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	061b      	lsls	r3, r3, #24
 8004ec2:	495f      	ldr	r1, [pc, #380]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	604b      	str	r3, [r1, #4]
 8004ec8:	e018      	b.n	8004efc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eca:	4b5d      	ldr	r3, [pc, #372]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a5c      	ldr	r2, [pc, #368]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed6:	f7fe fc7b 	bl	80037d0 <HAL_GetTick>
 8004eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004edc:	e008      	b.n	8004ef0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ede:	f7fe fc77 	bl	80037d0 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d901      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e1f9      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ef0:	4b53      	ldr	r3, [pc, #332]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1f0      	bne.n	8004ede <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0308 	and.w	r3, r3, #8
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d03c      	beq.n	8004f82 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01c      	beq.n	8004f4a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f10:	4b4b      	ldr	r3, [pc, #300]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f16:	4a4a      	ldr	r2, [pc, #296]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f18:	f043 0301 	orr.w	r3, r3, #1
 8004f1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f20:	f7fe fc56 	bl	80037d0 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f28:	f7fe fc52 	bl	80037d0 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e1d4      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f3a:	4b41      	ldr	r3, [pc, #260]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d0ef      	beq.n	8004f28 <HAL_RCC_OscConfig+0x3ec>
 8004f48:	e01b      	b.n	8004f82 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f50:	4a3b      	ldr	r2, [pc, #236]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f52:	f023 0301 	bic.w	r3, r3, #1
 8004f56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5a:	f7fe fc39 	bl	80037d0 <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f62:	f7fe fc35 	bl	80037d0 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e1b7      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f74:	4b32      	ldr	r3, [pc, #200]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1ef      	bne.n	8004f62 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0304 	and.w	r3, r3, #4
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 80a6 	beq.w	80050dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f90:	2300      	movs	r3, #0
 8004f92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004f94:	4b2a      	ldr	r3, [pc, #168]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10d      	bne.n	8004fbc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fa0:	4b27      	ldr	r3, [pc, #156]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa4:	4a26      	ldr	r2, [pc, #152]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004fa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004faa:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fac:	4b24      	ldr	r3, [pc, #144]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8004fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb4:	60bb      	str	r3, [r7, #8]
 8004fb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fbc:	4b21      	ldr	r3, [pc, #132]	@ (8005044 <HAL_RCC_OscConfig+0x508>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d118      	bne.n	8004ffa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fc8:	4b1e      	ldr	r3, [pc, #120]	@ (8005044 <HAL_RCC_OscConfig+0x508>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8005044 <HAL_RCC_OscConfig+0x508>)
 8004fce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fd2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fd4:	f7fe fbfc 	bl	80037d0 <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fda:	e008      	b.n	8004fee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fdc:	f7fe fbf8 	bl	80037d0 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e17a      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fee:	4b15      	ldr	r3, [pc, #84]	@ (8005044 <HAL_RCC_OscConfig+0x508>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d0f0      	beq.n	8004fdc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d108      	bne.n	8005014 <HAL_RCC_OscConfig+0x4d8>
 8005002:	4b0f      	ldr	r3, [pc, #60]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8005004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005008:	4a0d      	ldr	r2, [pc, #52]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 800500a:	f043 0301 	orr.w	r3, r3, #1
 800500e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005012:	e029      	b.n	8005068 <HAL_RCC_OscConfig+0x52c>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	2b05      	cmp	r3, #5
 800501a:	d115      	bne.n	8005048 <HAL_RCC_OscConfig+0x50c>
 800501c:	4b08      	ldr	r3, [pc, #32]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 800501e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005022:	4a07      	ldr	r2, [pc, #28]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8005024:	f043 0304 	orr.w	r3, r3, #4
 8005028:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800502c:	4b04      	ldr	r3, [pc, #16]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005032:	4a03      	ldr	r2, [pc, #12]	@ (8005040 <HAL_RCC_OscConfig+0x504>)
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800503c:	e014      	b.n	8005068 <HAL_RCC_OscConfig+0x52c>
 800503e:	bf00      	nop
 8005040:	40021000 	.word	0x40021000
 8005044:	40007000 	.word	0x40007000
 8005048:	4b9c      	ldr	r3, [pc, #624]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800504a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800504e:	4a9b      	ldr	r2, [pc, #620]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005050:	f023 0301 	bic.w	r3, r3, #1
 8005054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005058:	4b98      	ldr	r3, [pc, #608]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800505a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505e:	4a97      	ldr	r2, [pc, #604]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005060:	f023 0304 	bic.w	r3, r3, #4
 8005064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d016      	beq.n	800509e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005070:	f7fe fbae 	bl	80037d0 <HAL_GetTick>
 8005074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005076:	e00a      	b.n	800508e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005078:	f7fe fbaa 	bl	80037d0 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005086:	4293      	cmp	r3, r2
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e12a      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800508e:	4b8b      	ldr	r3, [pc, #556]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d0ed      	beq.n	8005078 <HAL_RCC_OscConfig+0x53c>
 800509c:	e015      	b.n	80050ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800509e:	f7fe fb97 	bl	80037d0 <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050a4:	e00a      	b.n	80050bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a6:	f7fe fb93 	bl	80037d0 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d901      	bls.n	80050bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e113      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050bc:	4b7f      	ldr	r3, [pc, #508]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80050be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1ed      	bne.n	80050a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050ca:	7ffb      	ldrb	r3, [r7, #31]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d105      	bne.n	80050dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d0:	4b7a      	ldr	r3, [pc, #488]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80050d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d4:	4a79      	ldr	r2, [pc, #484]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80050d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050da:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 80fe 	beq.w	80052e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	f040 80d0 	bne.w	8005290 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80050f0:	4b72      	ldr	r3, [pc, #456]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f003 0203 	and.w	r2, r3, #3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005100:	429a      	cmp	r2, r3
 8005102:	d130      	bne.n	8005166 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510e:	3b01      	subs	r3, #1
 8005110:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005112:	429a      	cmp	r2, r3
 8005114:	d127      	bne.n	8005166 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005120:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005122:	429a      	cmp	r2, r3
 8005124:	d11f      	bne.n	8005166 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005130:	2a07      	cmp	r2, #7
 8005132:	bf14      	ite	ne
 8005134:	2201      	movne	r2, #1
 8005136:	2200      	moveq	r2, #0
 8005138:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800513a:	4293      	cmp	r3, r2
 800513c:	d113      	bne.n	8005166 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005148:	085b      	lsrs	r3, r3, #1
 800514a:	3b01      	subs	r3, #1
 800514c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800514e:	429a      	cmp	r2, r3
 8005150:	d109      	bne.n	8005166 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515c:	085b      	lsrs	r3, r3, #1
 800515e:	3b01      	subs	r3, #1
 8005160:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005162:	429a      	cmp	r2, r3
 8005164:	d06e      	beq.n	8005244 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	2b0c      	cmp	r3, #12
 800516a:	d069      	beq.n	8005240 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800516c:	4b53      	ldr	r3, [pc, #332]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d105      	bne.n	8005184 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005178:	4b50      	ldr	r3, [pc, #320]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e0ad      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005188:	4b4c      	ldr	r3, [pc, #304]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a4b      	ldr	r2, [pc, #300]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800518e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005192:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005194:	f7fe fb1c 	bl	80037d0 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519c:	f7fe fb18 	bl	80037d0 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e09a      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051ae:	4b43      	ldr	r3, [pc, #268]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051ba:	4b40      	ldr	r3, [pc, #256]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80051bc:	68da      	ldr	r2, [r3, #12]
 80051be:	4b40      	ldr	r3, [pc, #256]	@ (80052c0 <HAL_RCC_OscConfig+0x784>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051ca:	3a01      	subs	r2, #1
 80051cc:	0112      	lsls	r2, r2, #4
 80051ce:	4311      	orrs	r1, r2
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80051d4:	0212      	lsls	r2, r2, #8
 80051d6:	4311      	orrs	r1, r2
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80051dc:	0852      	lsrs	r2, r2, #1
 80051de:	3a01      	subs	r2, #1
 80051e0:	0552      	lsls	r2, r2, #21
 80051e2:	4311      	orrs	r1, r2
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80051e8:	0852      	lsrs	r2, r2, #1
 80051ea:	3a01      	subs	r2, #1
 80051ec:	0652      	lsls	r2, r2, #25
 80051ee:	4311      	orrs	r1, r2
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051f4:	0912      	lsrs	r2, r2, #4
 80051f6:	0452      	lsls	r2, r2, #17
 80051f8:	430a      	orrs	r2, r1
 80051fa:	4930      	ldr	r1, [pc, #192]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005200:	4b2e      	ldr	r3, [pc, #184]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a2d      	ldr	r2, [pc, #180]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005206:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800520a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800520c:	4b2b      	ldr	r3, [pc, #172]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	4a2a      	ldr	r2, [pc, #168]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005212:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005216:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005218:	f7fe fada 	bl	80037d0 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005220:	f7fe fad6 	bl	80037d0 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e058      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005232:	4b22      	ldr	r3, [pc, #136]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0f0      	beq.n	8005220 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800523e:	e050      	b.n	80052e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e04f      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005244:	4b1d      	ldr	r3, [pc, #116]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d148      	bne.n	80052e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005250:	4b1a      	ldr	r3, [pc, #104]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a19      	ldr	r2, [pc, #100]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005256:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800525a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800525c:	4b17      	ldr	r3, [pc, #92]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	4a16      	ldr	r2, [pc, #88]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005262:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005266:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005268:	f7fe fab2 	bl	80037d0 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005270:	f7fe faae 	bl	80037d0 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e030      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005282:	4b0e      	ldr	r3, [pc, #56]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0x734>
 800528e:	e028      	b.n	80052e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	2b0c      	cmp	r3, #12
 8005294:	d023      	beq.n	80052de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005296:	4b09      	ldr	r3, [pc, #36]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a08      	ldr	r2, [pc, #32]	@ (80052bc <HAL_RCC_OscConfig+0x780>)
 800529c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a2:	f7fe fa95 	bl	80037d0 <HAL_GetTick>
 80052a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052a8:	e00c      	b.n	80052c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052aa:	f7fe fa91 	bl	80037d0 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d905      	bls.n	80052c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e013      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
 80052bc:	40021000 	.word	0x40021000
 80052c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052c4:	4b09      	ldr	r3, [pc, #36]	@ (80052ec <HAL_RCC_OscConfig+0x7b0>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1ec      	bne.n	80052aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80052d0:	4b06      	ldr	r3, [pc, #24]	@ (80052ec <HAL_RCC_OscConfig+0x7b0>)
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	4905      	ldr	r1, [pc, #20]	@ (80052ec <HAL_RCC_OscConfig+0x7b0>)
 80052d6:	4b06      	ldr	r3, [pc, #24]	@ (80052f0 <HAL_RCC_OscConfig+0x7b4>)
 80052d8:	4013      	ands	r3, r2
 80052da:	60cb      	str	r3, [r1, #12]
 80052dc:	e001      	b.n	80052e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e000      	b.n	80052e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3720      	adds	r7, #32
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	40021000 	.word	0x40021000
 80052f0:	feeefffc 	.word	0xfeeefffc

080052f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e0e7      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005308:	4b75      	ldr	r3, [pc, #468]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	683a      	ldr	r2, [r7, #0]
 8005312:	429a      	cmp	r2, r3
 8005314:	d910      	bls.n	8005338 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005316:	4b72      	ldr	r3, [pc, #456]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f023 0207 	bic.w	r2, r3, #7
 800531e:	4970      	ldr	r1, [pc, #448]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	4313      	orrs	r3, r2
 8005324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005326:	4b6e      	ldr	r3, [pc, #440]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0307 	and.w	r3, r3, #7
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	429a      	cmp	r2, r3
 8005332:	d001      	beq.n	8005338 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e0cf      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0302 	and.w	r3, r3, #2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d010      	beq.n	8005366 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	4b66      	ldr	r3, [pc, #408]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005350:	429a      	cmp	r2, r3
 8005352:	d908      	bls.n	8005366 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005354:	4b63      	ldr	r3, [pc, #396]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	4960      	ldr	r1, [pc, #384]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005362:	4313      	orrs	r3, r2
 8005364:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d04c      	beq.n	800540c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2b03      	cmp	r3, #3
 8005378:	d107      	bne.n	800538a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800537a:	4b5a      	ldr	r3, [pc, #360]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d121      	bne.n	80053ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e0a6      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	2b02      	cmp	r3, #2
 8005390:	d107      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005392:	4b54      	ldr	r3, [pc, #336]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d115      	bne.n	80053ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e09a      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d107      	bne.n	80053ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053aa:	4b4e      	ldr	r3, [pc, #312]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d109      	bne.n	80053ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e08e      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053ba:	4b4a      	ldr	r3, [pc, #296]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e086      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053ca:	4b46      	ldr	r3, [pc, #280]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f023 0203 	bic.w	r2, r3, #3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	4943      	ldr	r1, [pc, #268]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053dc:	f7fe f9f8 	bl	80037d0 <HAL_GetTick>
 80053e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053e2:	e00a      	b.n	80053fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053e4:	f7fe f9f4 	bl	80037d0 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d901      	bls.n	80053fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e06e      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053fa:	4b3a      	ldr	r3, [pc, #232]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 020c 	and.w	r2, r3, #12
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	429a      	cmp	r2, r3
 800540a:	d1eb      	bne.n	80053e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d010      	beq.n	800543a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	4b31      	ldr	r3, [pc, #196]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005424:	429a      	cmp	r2, r3
 8005426:	d208      	bcs.n	800543a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005428:	4b2e      	ldr	r3, [pc, #184]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	492b      	ldr	r1, [pc, #172]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005436:	4313      	orrs	r3, r2
 8005438:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800543a:	4b29      	ldr	r3, [pc, #164]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d210      	bcs.n	800546a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005448:	4b25      	ldr	r3, [pc, #148]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f023 0207 	bic.w	r2, r3, #7
 8005450:	4923      	ldr	r1, [pc, #140]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	4313      	orrs	r3, r2
 8005456:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005458:	4b21      	ldr	r3, [pc, #132]	@ (80054e0 <HAL_RCC_ClockConfig+0x1ec>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0307 	and.w	r3, r3, #7
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d001      	beq.n	800546a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e036      	b.n	80054d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	d008      	beq.n	8005488 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005476:	4b1b      	ldr	r3, [pc, #108]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	4918      	ldr	r1, [pc, #96]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005484:	4313      	orrs	r3, r2
 8005486:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0308 	and.w	r3, r3, #8
 8005490:	2b00      	cmp	r3, #0
 8005492:	d009      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005494:	4b13      	ldr	r3, [pc, #76]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	00db      	lsls	r3, r3, #3
 80054a2:	4910      	ldr	r1, [pc, #64]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80054a8:	f000 f824 	bl	80054f4 <HAL_RCC_GetSysClockFreq>
 80054ac:	4602      	mov	r2, r0
 80054ae:	4b0d      	ldr	r3, [pc, #52]	@ (80054e4 <HAL_RCC_ClockConfig+0x1f0>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	091b      	lsrs	r3, r3, #4
 80054b4:	f003 030f 	and.w	r3, r3, #15
 80054b8:	490b      	ldr	r1, [pc, #44]	@ (80054e8 <HAL_RCC_ClockConfig+0x1f4>)
 80054ba:	5ccb      	ldrb	r3, [r1, r3]
 80054bc:	f003 031f 	and.w	r3, r3, #31
 80054c0:	fa22 f303 	lsr.w	r3, r2, r3
 80054c4:	4a09      	ldr	r2, [pc, #36]	@ (80054ec <HAL_RCC_ClockConfig+0x1f8>)
 80054c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80054c8:	4b09      	ldr	r3, [pc, #36]	@ (80054f0 <HAL_RCC_ClockConfig+0x1fc>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fe f92f 	bl	8003730 <HAL_InitTick>
 80054d2:	4603      	mov	r3, r0
 80054d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80054d6:	7afb      	ldrb	r3, [r7, #11]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40022000 	.word	0x40022000
 80054e4:	40021000 	.word	0x40021000
 80054e8:	0800d304 	.word	0x0800d304
 80054ec:	20000048 	.word	0x20000048
 80054f0:	2000004c 	.word	0x2000004c

080054f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b089      	sub	sp, #36	@ 0x24
 80054f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	61fb      	str	r3, [r7, #28]
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005502:	4b3e      	ldr	r3, [pc, #248]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 030c 	and.w	r3, r3, #12
 800550a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800550c:	4b3b      	ldr	r3, [pc, #236]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	f003 0303 	and.w	r3, r3, #3
 8005514:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d005      	beq.n	8005528 <HAL_RCC_GetSysClockFreq+0x34>
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	2b0c      	cmp	r3, #12
 8005520:	d121      	bne.n	8005566 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d11e      	bne.n	8005566 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005528:	4b34      	ldr	r3, [pc, #208]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b00      	cmp	r3, #0
 8005532:	d107      	bne.n	8005544 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005534:	4b31      	ldr	r3, [pc, #196]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005536:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800553a:	0a1b      	lsrs	r3, r3, #8
 800553c:	f003 030f 	and.w	r3, r3, #15
 8005540:	61fb      	str	r3, [r7, #28]
 8005542:	e005      	b.n	8005550 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005544:	4b2d      	ldr	r3, [pc, #180]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005550:	4a2b      	ldr	r2, [pc, #172]	@ (8005600 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005558:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10d      	bne.n	800557c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005564:	e00a      	b.n	800557c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	2b04      	cmp	r3, #4
 800556a:	d102      	bne.n	8005572 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800556c:	4b25      	ldr	r3, [pc, #148]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x110>)
 800556e:	61bb      	str	r3, [r7, #24]
 8005570:	e004      	b.n	800557c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	2b08      	cmp	r3, #8
 8005576:	d101      	bne.n	800557c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005578:	4b23      	ldr	r3, [pc, #140]	@ (8005608 <HAL_RCC_GetSysClockFreq+0x114>)
 800557a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	2b0c      	cmp	r3, #12
 8005580:	d134      	bne.n	80055ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005582:	4b1e      	ldr	r3, [pc, #120]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	f003 0303 	and.w	r3, r3, #3
 800558a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	2b02      	cmp	r3, #2
 8005590:	d003      	beq.n	800559a <HAL_RCC_GetSysClockFreq+0xa6>
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2b03      	cmp	r3, #3
 8005596:	d003      	beq.n	80055a0 <HAL_RCC_GetSysClockFreq+0xac>
 8005598:	e005      	b.n	80055a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800559a:	4b1a      	ldr	r3, [pc, #104]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x110>)
 800559c:	617b      	str	r3, [r7, #20]
      break;
 800559e:	e005      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80055a0:	4b19      	ldr	r3, [pc, #100]	@ (8005608 <HAL_RCC_GetSysClockFreq+0x114>)
 80055a2:	617b      	str	r3, [r7, #20]
      break;
 80055a4:	e002      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	617b      	str	r3, [r7, #20]
      break;
 80055aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055ac:	4b13      	ldr	r3, [pc, #76]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	091b      	lsrs	r3, r3, #4
 80055b2:	f003 0307 	and.w	r3, r3, #7
 80055b6:	3301      	adds	r3, #1
 80055b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055ba:	4b10      	ldr	r3, [pc, #64]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	0a1b      	lsrs	r3, r3, #8
 80055c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	fb03 f202 	mul.w	r2, r3, r2
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80055d2:	4b0a      	ldr	r3, [pc, #40]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x108>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	0e5b      	lsrs	r3, r3, #25
 80055d8:	f003 0303 	and.w	r3, r3, #3
 80055dc:	3301      	adds	r3, #1
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80055ec:	69bb      	ldr	r3, [r7, #24]
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3724      	adds	r7, #36	@ 0x24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40021000 	.word	0x40021000
 8005600:	0800d31c 	.word	0x0800d31c
 8005604:	00f42400 	.word	0x00f42400
 8005608:	007a1200 	.word	0x007a1200

0800560c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005610:	4b03      	ldr	r3, [pc, #12]	@ (8005620 <HAL_RCC_GetHCLKFreq+0x14>)
 8005612:	681b      	ldr	r3, [r3, #0]
}
 8005614:	4618      	mov	r0, r3
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	20000048 	.word	0x20000048

08005624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005628:	f7ff fff0 	bl	800560c <HAL_RCC_GetHCLKFreq>
 800562c:	4602      	mov	r2, r0
 800562e:	4b06      	ldr	r3, [pc, #24]	@ (8005648 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	0a1b      	lsrs	r3, r3, #8
 8005634:	f003 0307 	and.w	r3, r3, #7
 8005638:	4904      	ldr	r1, [pc, #16]	@ (800564c <HAL_RCC_GetPCLK1Freq+0x28>)
 800563a:	5ccb      	ldrb	r3, [r1, r3]
 800563c:	f003 031f 	and.w	r3, r3, #31
 8005640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005644:	4618      	mov	r0, r3
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40021000 	.word	0x40021000
 800564c:	0800d314 	.word	0x0800d314

08005650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005654:	f7ff ffda 	bl	800560c <HAL_RCC_GetHCLKFreq>
 8005658:	4602      	mov	r2, r0
 800565a:	4b06      	ldr	r3, [pc, #24]	@ (8005674 <HAL_RCC_GetPCLK2Freq+0x24>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	0adb      	lsrs	r3, r3, #11
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	4904      	ldr	r1, [pc, #16]	@ (8005678 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005666:	5ccb      	ldrb	r3, [r1, r3]
 8005668:	f003 031f 	and.w	r3, r3, #31
 800566c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005670:	4618      	mov	r0, r3
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40021000 	.word	0x40021000
 8005678:	0800d314 	.word	0x0800d314

0800567c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005684:	2300      	movs	r3, #0
 8005686:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005688:	4b2a      	ldr	r3, [pc, #168]	@ (8005734 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800568a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800568c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005694:	f7ff fa44 	bl	8004b20 <HAL_PWREx_GetVoltageRange>
 8005698:	6178      	str	r0, [r7, #20]
 800569a:	e014      	b.n	80056c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800569c:	4b25      	ldr	r3, [pc, #148]	@ (8005734 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800569e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056a0:	4a24      	ldr	r2, [pc, #144]	@ (8005734 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80056a8:	4b22      	ldr	r3, [pc, #136]	@ (8005734 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80056b4:	f7ff fa34 	bl	8004b20 <HAL_PWREx_GetVoltageRange>
 80056b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80056ba:	4b1e      	ldr	r3, [pc, #120]	@ (8005734 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056be:	4a1d      	ldr	r2, [pc, #116]	@ (8005734 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056cc:	d10b      	bne.n	80056e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b80      	cmp	r3, #128	@ 0x80
 80056d2:	d919      	bls.n	8005708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80056d8:	d902      	bls.n	80056e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80056da:	2302      	movs	r3, #2
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	e013      	b.n	8005708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80056e0:	2301      	movs	r3, #1
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	e010      	b.n	8005708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b80      	cmp	r3, #128	@ 0x80
 80056ea:	d902      	bls.n	80056f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80056ec:	2303      	movs	r3, #3
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	e00a      	b.n	8005708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b80      	cmp	r3, #128	@ 0x80
 80056f6:	d102      	bne.n	80056fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80056f8:	2302      	movs	r3, #2
 80056fa:	613b      	str	r3, [r7, #16]
 80056fc:	e004      	b.n	8005708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b70      	cmp	r3, #112	@ 0x70
 8005702:	d101      	bne.n	8005708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005704:	2301      	movs	r3, #1
 8005706:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005708:	4b0b      	ldr	r3, [pc, #44]	@ (8005738 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f023 0207 	bic.w	r2, r3, #7
 8005710:	4909      	ldr	r1, [pc, #36]	@ (8005738 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	4313      	orrs	r3, r2
 8005716:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005718:	4b07      	ldr	r3, [pc, #28]	@ (8005738 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0307 	and.w	r3, r3, #7
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	429a      	cmp	r2, r3
 8005724:	d001      	beq.n	800572a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e000      	b.n	800572c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	40021000 	.word	0x40021000
 8005738:	40022000 	.word	0x40022000

0800573c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e0be      	b.n	80058cc <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005752:	2b00      	cmp	r3, #0
 8005754:	d108      	bne.n	8005768 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800575e:	d009      	beq.n	8005774 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	61da      	str	r2, [r3, #28]
 8005766:	e005      	b.n	8005774 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b00      	cmp	r3, #0
 800577e:	d106      	bne.n	800578e <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f8cb 	bl	8005924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2202      	movs	r2, #2
 8005792:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057a4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057ae:	d902      	bls.n	80057b6 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057b0:	2300      	movs	r3, #0
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	e002      	b.n	80057bc <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057ba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80057c4:	d007      	beq.n	80057d6 <HAL_SPI_Init+0x9a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057ce:	d002      	beq.n	80057d6 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	431a      	orrs	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005804:	431a      	orrs	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005818:	ea42 0103 	orr.w	r1, r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005820:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005830:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005834:	d11b      	bne.n	800586e <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10b      	bne.n	8005856 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005846:	d903      	bls.n	8005850 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	631a      	str	r2, [r3, #48]	@ 0x30
 800584e:	e002      	b.n	8005856 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800585a:	2b02      	cmp	r3, #2
 800585c:	d107      	bne.n	800586e <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800586c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	0c1b      	lsrs	r3, r3, #16
 8005874:	f003 0204 	and.w	r2, r3, #4
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587c:	f003 0310 	and.w	r3, r3, #16
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005894:	ea42 0103 	orr.w	r1, r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058ae:	d105      	bne.n	80058bc <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	b292      	uxth	r2, r2
 80058ba:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e01a      	b.n	800591c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2202      	movs	r2, #2
 80058ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058fc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f81a 	bl	8005938 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b08a      	sub	sp, #40	@ 0x28
 8005950:	af02      	add	r7, sp, #8
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	603b      	str	r3, [r7, #0]
 8005958:	4613      	mov	r3, r2
 800595a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b01      	cmp	r3, #1
 800596e:	d001      	beq.n	8005974 <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 8005970:	2302      	movs	r3, #2
 8005972:	e1e0      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800597c:	d112      	bne.n	80059a4 <HAL_SPI_Receive+0x58>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10e      	bne.n	80059a4 <HAL_SPI_Receive+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2204      	movs	r2, #4
 800598a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800598e:	88fa      	ldrh	r2, [r7, #6]
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	4613      	mov	r3, r2
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	68b9      	ldr	r1, [r7, #8]
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 f9cf 	bl	8005d3e <HAL_SPI_TransmitReceive>
 80059a0:	4603      	mov	r3, r0
 80059a2:	e1c8      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059a4:	f7fd ff14 	bl	80037d0 <HAL_GetTick>
 80059a8:	61f8      	str	r0, [r7, #28]

  if ((pData == NULL) || (Size == 0U))
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <HAL_SPI_Receive+0x6a>
 80059b0:	88fb      	ldrh	r3, [r7, #6]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_SPI_Receive+0x6e>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e1bd      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d101      	bne.n	80059c8 <HAL_SPI_Receive+0x7c>
 80059c4:	2302      	movs	r3, #2
 80059c6:	e1b6      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2204      	movs	r2, #4
 80059d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	88fa      	ldrh	r2, [r7, #6]
 80059e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	88fa      	ldrh	r2, [r7, #6]
 80059f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a1a:	d118      	bne.n	8005a4e <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a3a:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a56:	d908      	bls.n	8005a6a <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a66:	605a      	str	r2, [r3, #4]
 8005a68:	e007      	b.n	8005a7a <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a78:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a82:	d10f      	bne.n	8005aa4 <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a92:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005aa2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aae:	2b40      	cmp	r3, #64	@ 0x40
 8005ab0:	d007      	beq.n	8005ac2 <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ac0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005aca:	d875      	bhi.n	8005bb8 <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005acc:	e037      	b.n	8005b3e <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d117      	bne.n	8005b0c <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f103 020c 	add.w	r2, r3, #12
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae8:	7812      	ldrb	r2, [r2, #0]
 8005aea:	b2d2      	uxtb	r2, r2
 8005aec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af2:	1c5a      	adds	r2, r3, #1
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005b0a:	e018      	b.n	8005b3e <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b0c:	f7fd fe60 	bl	80037d0 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d803      	bhi.n	8005b24 <HAL_SPI_Receive+0x1d8>
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b22:	d102      	bne.n	8005b2a <HAL_SPI_Receive+0x1de>
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d109      	bne.n	8005b3e <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e0fb      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1c1      	bne.n	8005ace <HAL_SPI_Receive+0x182>
 8005b4a:	e03b      	b.n	8005bc4 <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d115      	bne.n	8005b86 <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68da      	ldr	r2, [r3, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b64:	b292      	uxth	r2, r2
 8005b66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6c:	1c9a      	adds	r2, r3, #2
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	b29a      	uxth	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005b84:	e018      	b.n	8005bb8 <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b86:	f7fd fe23 	bl	80037d0 <HAL_GetTick>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d803      	bhi.n	8005b9e <HAL_SPI_Receive+0x252>
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d102      	bne.n	8005ba4 <HAL_SPI_Receive+0x258>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d109      	bne.n	8005bb8 <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e0be      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1c3      	bne.n	8005b4c <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bcc:	f040 8087 	bne.w	8005cde <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bde:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2201      	movs	r2, #1
 8005be8:	2101      	movs	r1, #1
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f001 fa0c 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d005      	beq.n	8005c02 <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e099      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c0a:	d907      	bls.n	8005c1c <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68da      	ldr	r2, [r3, #12]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c16:	b292      	uxth	r2, r2
 8005c18:	801a      	strh	r2, [r3, #0]
 8005c1a:	e008      	b.n	8005c2e <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f103 020c 	add.w	r2, r3, #12
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c28:	7812      	ldrb	r2, [r2, #0]
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2201      	movs	r2, #1
 8005c36:	2101      	movs	r1, #1
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f001 f9e5 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00f      	beq.n	8005c64 <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c48:	f043 0202 	orr.w	r2, r3, #2
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e068      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005c6c:	d105      	bne.n	8005c7a <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	e031      	b.n	8005cde <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	330c      	adds	r3, #12
 8005c80:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	781b      	ldrb	r3, [r3, #0]
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c8a:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c94:	d123      	bne.n	8005cde <HAL_SPI_Receive+0x392>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d11f      	bne.n	8005cde <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	2101      	movs	r1, #1
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f001 f9ad 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00f      	beq.n	8005cd4 <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb8:	f043 0202 	orr.w	r2, r3, #2
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e030      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8005cdc:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cde:	69fa      	ldr	r2, [r7, #28]
 8005ce0:	6839      	ldr	r1, [r7, #0]
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f001 faae 	bl	8007244 <SPI_EndRxTransaction>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f003 0310 	and.w	r3, r3, #16
 8005cfe:	2b10      	cmp	r3, #16
 8005d00:	d10a      	bne.n	8005d18 <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d06:	f043 0202 	orr.w	r2, r3, #2
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8005d16:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d001      	beq.n	8005d34 <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e000      	b.n	8005d36 <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8005d34:	2300      	movs	r3, #0
  }
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3720      	adds	r7, #32
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d3e:	b580      	push	{r7, lr}
 8005d40:	b090      	sub	sp, #64	@ 0x40
 8005d42:	af02      	add	r7, sp, #8
 8005d44:	60f8      	str	r0, [r7, #12]
 8005d46:	60b9      	str	r1, [r7, #8]
 8005d48:	607a      	str	r2, [r7, #4]
 8005d4a:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005d50:	2300      	movs	r3, #0
 8005d52:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d54:	2301      	movs	r3, #1
 8005d56:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d58:	f7fd fd3a 	bl	80037d0 <HAL_GetTick>
 8005d5c:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8005d6e:	887b      	ldrh	r3, [r7, #2]
 8005d70:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8005d72:	887b      	ldrh	r3, [r7, #2]
 8005d74:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d00d      	beq.n	8005daa <HAL_SPI_TransmitReceive+0x6c>
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d94:	d107      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d103      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x68>
 8005d9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d001      	beq.n	8005daa <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005da6:	2302      	movs	r3, #2
 8005da8:	e30f      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d005      	beq.n	8005dbc <HAL_SPI_TransmitReceive+0x7e>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d002      	beq.n	8005dbc <HAL_SPI_TransmitReceive+0x7e>
 8005db6:	887b      	ldrh	r3, [r7, #2]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e304      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d101      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x90>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e2fd      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d003      	beq.n	8005dea <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2205      	movs	r2, #5
 8005de6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	887a      	ldrh	r2, [r7, #2]
 8005dfa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	887a      	ldrh	r2, [r7, #2]
 8005e02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	68ba      	ldr	r2, [r7, #8]
 8005e0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	887a      	ldrh	r2, [r7, #2]
 8005e10:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	887a      	ldrh	r2, [r7, #2]
 8005e16:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e2c:	d10f      	bne.n	8005e4e <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e4c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e56:	d802      	bhi.n	8005e5e <HAL_SPI_TransmitReceive+0x120>
 8005e58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d908      	bls.n	8005e70 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005e6c:	605a      	str	r2, [r3, #4]
 8005e6e:	e007      	b.n	8005e80 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e7e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8a:	2b40      	cmp	r3, #64	@ 0x40
 8005e8c:	d007      	beq.n	8005e9e <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e9c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ea6:	f240 80d0 	bls.w	800604a <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_SPI_TransmitReceive+0x17c>
 8005eb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	f040 80ba 	bne.w	800602e <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ebe:	881a      	ldrh	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eca:	1c9a      	adds	r2, r3, #2
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f040 80a2 	bne.w	800602e <HAL_SPI_TransmitReceive+0x2f0>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ef2:	f040 809c 	bne.w	800602e <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d10c      	bne.n	8005f1a <HAL_SPI_TransmitReceive+0x1dc>
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	f003 0308 	and.w	r3, r3, #8
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d007      	beq.n	8005f1a <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f18:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f28:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f2a:	e080      	b.n	800602e <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d13f      	bne.n	8005fba <HAL_SPI_TransmitReceive+0x27c>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d03a      	beq.n	8005fba <HAL_SPI_TransmitReceive+0x27c>
 8005f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d137      	bne.n	8005fba <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4e:	881a      	ldrh	r2, [r3, #0]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5a:	1c9a      	adds	r2, r3, #2
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d11e      	bne.n	8005fba <HAL_SPI_TransmitReceive+0x27c>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f84:	d119      	bne.n	8005fba <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005f86:	6a3b      	ldr	r3, [r7, #32]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10c      	bne.n	8005faa <HAL_SPI_TransmitReceive+0x26c>
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	f003 0308 	and.w	r3, r3, #8
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d007      	beq.n	8005faa <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fa8:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005fb8:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d11c      	bne.n	8006002 <HAL_SPI_TransmitReceive+0x2c4>
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d016      	beq.n	8006002 <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	b292      	uxth	r2, r2
 8005fe0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe6:	1c9a      	adds	r2, r3, #2
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ffe:	2301      	movs	r3, #1
 8006000:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006002:	f7fd fbe5 	bl	80037d0 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800600e:	429a      	cmp	r2, r3
 8006010:	d80d      	bhi.n	800602e <HAL_SPI_TransmitReceive+0x2f0>
 8006012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006018:	d009      	beq.n	800602e <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e1cd      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006032:	b29b      	uxth	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	f47f af79 	bne.w	8005f2c <HAL_SPI_TransmitReceive+0x1ee>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006040:	b29b      	uxth	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	f47f af72 	bne.w	8005f2c <HAL_SPI_TransmitReceive+0x1ee>
 8006048:	e12f      	b.n	80062aa <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_SPI_TransmitReceive+0x31c>
 8006052:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006054:	2b01      	cmp	r3, #1
 8006056:	f040 811b 	bne.w	8006290 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800605e:	b29b      	uxth	r3, r3
 8006060:	2b01      	cmp	r3, #1
 8006062:	d912      	bls.n	800608a <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006068:	881a      	ldrh	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006074:	1c9a      	adds	r2, r3, #2
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800607e:	b29b      	uxth	r3, r3
 8006080:	3b02      	subs	r3, #2
 8006082:	b29a      	uxth	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006088:	e102      	b.n	8006290 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	330c      	adds	r3, #12
 8006094:	7812      	ldrb	r2, [r2, #0]
 8006096:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800609c:	1c5a      	adds	r2, r3, #1
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3b01      	subs	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f040 80ea 	bne.w	8006290 <HAL_SPI_TransmitReceive+0x552>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060c4:	f040 80e4 	bne.w	8006290 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80060c8:	6a3b      	ldr	r3, [r7, #32]
 80060ca:	f003 0304 	and.w	r3, r3, #4
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10c      	bne.n	80060ec <HAL_SPI_TransmitReceive+0x3ae>
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	f003 0308 	and.w	r3, r3, #8
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d007      	beq.n	80060ec <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060ea:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80060fa:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060fc:	e0c8      	b.n	8006290 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0302 	and.w	r3, r3, #2
 8006108:	2b02      	cmp	r3, #2
 800610a:	d158      	bne.n	80061be <HAL_SPI_TransmitReceive+0x480>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006110:	b29b      	uxth	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d053      	beq.n	80061be <HAL_SPI_TransmitReceive+0x480>
 8006116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006118:	2b01      	cmp	r3, #1
 800611a:	d150      	bne.n	80061be <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b01      	cmp	r3, #1
 8006124:	d912      	bls.n	800614c <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612a:	881a      	ldrh	r2, [r3, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006136:	1c9a      	adds	r2, r3, #2
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006140:	b29b      	uxth	r3, r3
 8006142:	3b02      	subs	r3, #2
 8006144:	b29a      	uxth	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800614a:	e012      	b.n	8006172 <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	330c      	adds	r3, #12
 8006156:	7812      	ldrb	r2, [r2, #0]
 8006158:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615e:	1c5a      	adds	r2, r3, #1
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006168:	b29b      	uxth	r3, r3
 800616a:	3b01      	subs	r3, #1
 800616c:	b29a      	uxth	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d11e      	bne.n	80061be <HAL_SPI_TransmitReceive+0x480>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006184:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006188:	d119      	bne.n	80061be <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800618a:	6a3b      	ldr	r3, [r7, #32]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10c      	bne.n	80061ae <HAL_SPI_TransmitReceive+0x470>
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	f003 0308 	and.w	r3, r3, #8
 800619a:	2b00      	cmp	r3, #0
 800619c:	d007      	beq.n	80061ae <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061ac:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80061bc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d148      	bne.n	800625e <HAL_SPI_TransmitReceive+0x520>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d042      	beq.n	800625e <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061de:	b29b      	uxth	r3, r3
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d923      	bls.n	800622c <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68da      	ldr	r2, [r3, #12]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ee:	b292      	uxth	r2, r2
 80061f0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f6:	1c9a      	adds	r2, r3, #2
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006202:	b29b      	uxth	r3, r3
 8006204:	3b02      	subs	r3, #2
 8006206:	b29a      	uxth	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006214:	b29b      	uxth	r3, r3
 8006216:	2b01      	cmp	r3, #1
 8006218:	d81f      	bhi.n	800625a <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685a      	ldr	r2, [r3, #4]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006228:	605a      	str	r2, [r3, #4]
 800622a:	e016      	b.n	800625a <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f103 020c 	add.w	r2, r3, #12
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006238:	7812      	ldrb	r2, [r2, #0]
 800623a:	b2d2      	uxtb	r2, r2
 800623c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800624e:	b29b      	uxth	r3, r3
 8006250:	3b01      	subs	r3, #1
 8006252:	b29a      	uxth	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800625a:	2301      	movs	r3, #1
 800625c:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800625e:	f7fd fab7 	bl	80037d0 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800626a:	429a      	cmp	r2, r3
 800626c:	d803      	bhi.n	8006276 <HAL_SPI_TransmitReceive+0x538>
 800626e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006274:	d102      	bne.n	800627c <HAL_SPI_TransmitReceive+0x53e>
 8006276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006278:	2b00      	cmp	r3, #0
 800627a:	d109      	bne.n	8006290 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e09c      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006294:	b29b      	uxth	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	f47f af31 	bne.w	80060fe <HAL_SPI_TransmitReceive+0x3c0>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f47f af2a 	bne.w	80060fe <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062b2:	d152      	bne.n	800635a <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80062b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ba:	2201      	movs	r2, #1
 80062bc:	2101      	movs	r1, #1
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f000 fea2 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00f      	beq.n	80062ea <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062ce:	f043 0202 	orr.w	r2, r3, #2
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e06f      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80062f2:	d105      	bne.n	8006300 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	e02c      	b.n	800635a <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	330c      	adds	r3, #12
 8006306:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006310:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006316:	2b02      	cmp	r3, #2
 8006318:	d11f      	bne.n	800635a <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800631a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006320:	2201      	movs	r2, #1
 8006322:	2101      	movs	r1, #1
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f000 fe6f 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00f      	beq.n	8006350 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006334:	f043 0202 	orr.w	r2, r3, #2
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800634c:	2303      	movs	r3, #3
 800634e:	e03c      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	b2db      	uxtb	r3, r3
 8006356:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8006358:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 0310 	and.w	r3, r3, #16
 8006364:	2b10      	cmp	r3, #16
 8006366:	d110      	bne.n	800638a <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800636c:	f043 0202 	orr.w	r2, r3, #2
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800637c:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e01f      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800638a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800638c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800638e:	68f8      	ldr	r0, [r7, #12]
 8006390:	f000 ffb0 	bl	80072f4 <SPI_EndRxTxTransaction>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d008      	beq.n	80063ac <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2220      	movs	r2, #32
 800639e:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e00e      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e000      	b.n	80063ca <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 80063c8:	2300      	movs	r3, #0
  }
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3738      	adds	r7, #56	@ 0x38
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
	...

080063d4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	4613      	mov	r3, r2
 80063e0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d002      	beq.n	80063ee <HAL_SPI_Transmit_IT+0x1a>
 80063e8:	88fb      	ldrh	r3, [r7, #6]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e082      	b.n	80064f8 <HAL_SPI_Transmit_IT+0x124>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d001      	beq.n	8006402 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80063fe:	2302      	movs	r3, #2
 8006400:	e07a      	b.n	80064f8 <HAL_SPI_Transmit_IT+0x124>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006408:	2b01      	cmp	r3, #1
 800640a:	d101      	bne.n	8006410 <HAL_SPI_Transmit_IT+0x3c>
 800640c:	2302      	movs	r3, #2
 800640e:	e073      	b.n	80064f8 <HAL_SPI_Transmit_IT+0x124>
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2203      	movs	r2, #3
 800641c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	88fa      	ldrh	r2, [r7, #6]
 8006430:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	88fa      	ldrh	r2, [r7, #6]
 8006436:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800645c:	d903      	bls.n	8006466 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	4a28      	ldr	r2, [pc, #160]	@ (8006504 <HAL_SPI_Transmit_IT+0x130>)
 8006462:	651a      	str	r2, [r3, #80]	@ 0x50
 8006464:	e002      	b.n	800646c <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	4a27      	ldr	r2, [pc, #156]	@ (8006508 <HAL_SPI_Transmit_IT+0x134>)
 800646a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006474:	d10f      	bne.n	8006496 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006484:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006494:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800649e:	d10f      	bne.n	80064c0 <HAL_SPI_Transmit_IT+0xec>
  {
    SPI_RESET_CRC(hspi);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064ae:	601a      	str	r2, [r3, #0]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064be:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ca:	2b40      	cmp	r3, #64	@ 0x40
 80064cc:	d007      	beq.n	80064de <HAL_SPI_Transmit_IT+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064dc:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80064f4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3714      	adds	r7, #20
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr
 8006504:	08006fa9 	.word	0x08006fa9
 8006508:	08006f49 	.word	0x08006f49

0800650c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	4613      	mov	r3, r2
 8006518:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b01      	cmp	r3, #1
 8006524:	d001      	beq.n	800652a <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8006526:	2302      	movs	r3, #2
 8006528:	e0ba      	b.n	80066a0 <HAL_SPI_Receive_IT+0x194>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d110      	bne.n	8006554 <HAL_SPI_Receive_IT+0x48>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800653a:	d10b      	bne.n	8006554 <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2204      	movs	r2, #4
 8006540:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006544:	88fb      	ldrh	r3, [r7, #6]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	68b9      	ldr	r1, [r7, #8]
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 f8b0 	bl	80066b0 <HAL_SPI_TransmitReceive_IT>
 8006550:	4603      	mov	r3, r0
 8006552:	e0a5      	b.n	80066a0 <HAL_SPI_Receive_IT+0x194>
  }


  if ((pData == NULL) || (Size == 0U))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d002      	beq.n	8006560 <HAL_SPI_Receive_IT+0x54>
 800655a:	88fb      	ldrh	r3, [r7, #6]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d101      	bne.n	8006564 <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e09d      	b.n	80066a0 <HAL_SPI_Receive_IT+0x194>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800656a:	2b01      	cmp	r3, #1
 800656c:	d101      	bne.n	8006572 <HAL_SPI_Receive_IT+0x66>
 800656e:	2302      	movs	r3, #2
 8006570:	e096      	b.n	80066a0 <HAL_SPI_Receive_IT+0x194>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2204      	movs	r2, #4
 800657e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	88fa      	ldrh	r2, [r7, #6]
 8006592:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	88fa      	ldrh	r2, [r7, #6]
 800659a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065be:	d90b      	bls.n	80065d8 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80065ce:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	4a35      	ldr	r2, [pc, #212]	@ (80066a8 <HAL_SPI_Receive_IT+0x19c>)
 80065d4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80065d6:	e00a      	b.n	80065ee <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80065e6:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4a30      	ldr	r2, [pc, #192]	@ (80066ac <HAL_SPI_Receive_IT+0x1a0>)
 80065ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f6:	d10f      	bne.n	8006618 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006606:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006616:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006620:	d11f      	bne.n	8006662 <HAL_SPI_Receive_IT+0x156>
  {
    hspi->CRCSize = 1U;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2201      	movs	r2, #1
 8006626:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006630:	d806      	bhi.n	8006640 <HAL_SPI_Receive_IT+0x134>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006636:	2b02      	cmp	r3, #2
 8006638:	d102      	bne.n	8006640 <HAL_SPI_Receive_IT+0x134>
    {
      hspi->CRCSize = 2U;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2202      	movs	r2, #2
 800663e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800665e:	601a      	str	r2, [r3, #0]
 8006660:	e002      	b.n	8006668 <HAL_SPI_Receive_IT+0x15c>
  }
  else
  {
    hspi->CRCSize = 0U;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006672:	2b40      	cmp	r3, #64	@ 0x40
 8006674:	d007      	beq.n	8006686 <HAL_SPI_Receive_IT+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006684:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800669c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	08006ec1 	.word	0x08006ec1
 80066ac:	08006e01 	.word	0x08006e01

080066b0 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b087      	sub	sp, #28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
 80066bc:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066c4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80066cc:	7dfb      	ldrb	r3, [r7, #23]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d00c      	beq.n	80066ec <HAL_SPI_TransmitReceive_IT+0x3c>
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066d8:	d106      	bne.n	80066e8 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d102      	bne.n	80066e8 <HAL_SPI_TransmitReceive_IT+0x38>
 80066e2:	7dfb      	ldrb	r3, [r7, #23]
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	d001      	beq.n	80066ec <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80066e8:	2302      	movs	r3, #2
 80066ea:	e0a5      	b.n	8006838 <HAL_SPI_TransmitReceive_IT+0x188>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d005      	beq.n	80066fe <HAL_SPI_TransmitReceive_IT+0x4e>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d002      	beq.n	80066fe <HAL_SPI_TransmitReceive_IT+0x4e>
 80066f8:	887b      	ldrh	r3, [r7, #2]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e09a      	b.n	8006838 <HAL_SPI_TransmitReceive_IT+0x188>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006708:	2b01      	cmp	r3, #1
 800670a:	d101      	bne.n	8006710 <HAL_SPI_TransmitReceive_IT+0x60>
 800670c:	2302      	movs	r3, #2
 800670e:	e093      	b.n	8006838 <HAL_SPI_TransmitReceive_IT+0x188>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b04      	cmp	r3, #4
 8006722:	d003      	beq.n	800672c <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2205      	movs	r2, #5
 8006728:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	887a      	ldrh	r2, [r7, #2]
 800673c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	887a      	ldrh	r2, [r7, #2]
 8006742:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	887a      	ldrh	r2, [r7, #2]
 800674e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	887a      	ldrh	r2, [r7, #2]
 8006756:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006762:	d906      	bls.n	8006772 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4a37      	ldr	r2, [pc, #220]	@ (8006844 <HAL_SPI_TransmitReceive_IT+0x194>)
 8006768:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	4a36      	ldr	r2, [pc, #216]	@ (8006848 <HAL_SPI_TransmitReceive_IT+0x198>)
 800676e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006770:	e005      	b.n	800677e <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	4a35      	ldr	r2, [pc, #212]	@ (800684c <HAL_SPI_TransmitReceive_IT+0x19c>)
 8006776:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4a35      	ldr	r2, [pc, #212]	@ (8006850 <HAL_SPI_TransmitReceive_IT+0x1a0>)
 800677c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006782:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006786:	d11f      	bne.n	80067c8 <HAL_SPI_TransmitReceive_IT+0x118>
  {
    hspi->CRCSize = 1U;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2201      	movs	r2, #1
 800678c:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006796:	d806      	bhi.n	80067a6 <HAL_SPI_TransmitReceive_IT+0xf6>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679c:	2b02      	cmp	r3, #2
 800679e:	d102      	bne.n	80067a6 <HAL_SPI_TransmitReceive_IT+0xf6>
    {
      hspi->CRCSize = 2U;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2202      	movs	r2, #2
 80067a4:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	e002      	b.n	80067ce <HAL_SPI_TransmitReceive_IT+0x11e>
  }
  else
  {
    hspi->CRCSize = 0U;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	649a      	str	r2, [r3, #72]	@ 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067d6:	d802      	bhi.n	80067de <HAL_SPI_TransmitReceive_IT+0x12e>
 80067d8:	887b      	ldrh	r3, [r7, #2]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d908      	bls.n	80067f0 <HAL_SPI_TransmitReceive_IT+0x140>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	685a      	ldr	r2, [r3, #4]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067ec:	605a      	str	r2, [r3, #4]
 80067ee:	e007      	b.n	8006800 <HAL_SPI_TransmitReceive_IT+0x150>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80067fe:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800680a:	2b40      	cmp	r3, #64	@ 0x40
 800680c:	d007      	beq.n	800681e <HAL_SPI_TransmitReceive_IT+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800681c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006834:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006836:	2300      	movs	r3, #0
}
 8006838:	4618      	mov	r0, r3
 800683a:	371c      	adds	r7, #28
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr
 8006844:	08006c89 	.word	0x08006c89
 8006848:	08006d39 	.word	0x08006d39
 800684c:	08006a91 	.word	0x08006a91
 8006850:	08006bcd 	.word	0x08006bcd

08006854 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b088      	sub	sp, #32
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10e      	bne.n	8006894 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800687c:	2b00      	cmp	r3, #0
 800687e:	d009      	beq.n	8006894 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006880:	69fb      	ldr	r3, [r7, #28]
 8006882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006886:	2b00      	cmp	r3, #0
 8006888:	d004      	beq.n	8006894 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	4798      	blx	r3
    return;
 8006892:	e0ce      	b.n	8006a32 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	f003 0302 	and.w	r3, r3, #2
 800689a:	2b00      	cmp	r3, #0
 800689c:	d009      	beq.n	80068b2 <HAL_SPI_IRQHandler+0x5e>
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d004      	beq.n	80068b2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	4798      	blx	r3
    return;
 80068b0:	e0bf      	b.n	8006a32 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f003 0320 	and.w	r3, r3, #32
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10a      	bne.n	80068d2 <HAL_SPI_IRQHandler+0x7e>
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d105      	bne.n	80068d2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 80b0 	beq.w	8006a32 <HAL_SPI_IRQHandler+0x1de>
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	f003 0320 	and.w	r3, r3, #32
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 80aa 	beq.w	8006a32 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d023      	beq.n	8006930 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b03      	cmp	r3, #3
 80068f2:	d011      	beq.n	8006918 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f8:	f043 0204 	orr.w	r2, r3, #4
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006900:	2300      	movs	r3, #0
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	617b      	str	r3, [r7, #20]
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	e00b      	b.n	8006930 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006918:	2300      	movs	r3, #0
 800691a:	613b      	str	r3, [r7, #16]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	613b      	str	r3, [r7, #16]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	613b      	str	r3, [r7, #16]
 800692c:	693b      	ldr	r3, [r7, #16]
        return;
 800692e:	e080      	b.n	8006a32 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b00      	cmp	r3, #0
 8006938:	d014      	beq.n	8006964 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800693e:	f043 0201 	orr.w	r2, r3, #1
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006946:	2300      	movs	r3, #0
 8006948:	60fb      	str	r3, [r7, #12]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00c      	beq.n	8006988 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006972:	f043 0208 	orr.w	r2, r3, #8
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800697a:	2300      	movs	r3, #0
 800697c:	60bb      	str	r3, [r7, #8]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	60bb      	str	r3, [r7, #8]
 8006986:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800698c:	2b00      	cmp	r3, #0
 800698e:	d04f      	beq.n	8006a30 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	685a      	ldr	r2, [r3, #4]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800699e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	f003 0302 	and.w	r3, r3, #2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d104      	bne.n	80069bc <HAL_SPI_IRQHandler+0x168>
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	f003 0301 	and.w	r3, r3, #1
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d034      	beq.n	8006a26 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0203 	bic.w	r2, r2, #3
 80069ca:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d011      	beq.n	80069f8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069d8:	4a17      	ldr	r2, [pc, #92]	@ (8006a38 <HAL_SPI_IRQHandler+0x1e4>)
 80069da:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fd f836 	bl	8003a52 <HAL_DMA_Abort_IT>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d005      	beq.n	80069f8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d016      	beq.n	8006a2e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a04:	4a0c      	ldr	r2, [pc, #48]	@ (8006a38 <HAL_SPI_IRQHandler+0x1e4>)
 8006a06:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7fd f820 	bl	8003a52 <HAL_DMA_Abort_IT>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00a      	beq.n	8006a2e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a1c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006a24:	e003      	b.n	8006a2e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 f812 	bl	8006a50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a2c:	e000      	b.n	8006a30 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006a2e:	bf00      	nop
    return;
 8006a30:	bf00      	nop
  }
}
 8006a32:	3720      	adds	r7, #32
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	08006a65 	.word	0x08006a65

08006a3c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a70:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006a80:	68f8      	ldr	r0, [r7, #12]
 8006a82:	f7ff ffe5 	bl	8006a50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a86:	bf00      	nop
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
	...

08006a90 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d923      	bls.n	8006aec <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	b292      	uxth	r2, r2
 8006ab0:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab6:	1c9a      	adds	r2, r3, #2
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	3b02      	subs	r3, #2
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d11f      	bne.n	8006b1a <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ae8:	605a      	str	r2, [r3, #4]
 8006aea:	e016      	b.n	8006b1a <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f103 020c 	add.w	r2, r3, #12
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af8:	7812      	ldrb	r2, [r2, #0]
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b02:	1c5a      	adds	r2, r3, #1
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	3b01      	subs	r3, #1
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d120      	bne.n	8006b68 <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b2e:	d10b      	bne.n	8006b48 <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b3e:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a0b      	ldr	r2, [pc, #44]	@ (8006b70 <SPI_2linesRxISR_8BIT+0xe0>)
 8006b44:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006b46:	e00f      	b.n	8006b68 <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b56:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d102      	bne.n	8006b68 <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fc0c 	bl	8007380 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	08006b75 	.word	0x08006b75

08006b74 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	330c      	adds	r3, #12
 8006b86:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8006b90:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b96:	1e5a      	subs	r2, r3, #1
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10f      	bne.n	8006bc4 <SPI_2linesRxISR_8BITCRC+0x50>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006bb2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d102      	bne.n	8006bc4 <SPI_2linesRxISR_8BITCRC+0x50>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 fbde 	bl	8007380 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006bc4:	bf00      	nop
 8006bc6:	3710      	adds	r7, #16
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d912      	bls.n	8006c04 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be2:	881a      	ldrh	r2, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bee:	1c9a      	adds	r2, r3, #2
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	3b02      	subs	r3, #2
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c02:	e012      	b.n	8006c2a <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	330c      	adds	r3, #12
 8006c0e:	7812      	ldrb	r2, [r2, #0]
 8006c10:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c16:	1c5a      	adds	r2, r3, #1
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	3b01      	subs	r3, #1
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d126      	bne.n	8006c82 <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c3c:	d110      	bne.n	8006c60 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c4c:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c5c:	605a      	str	r2, [r3, #4]
      return;
 8006c5e:	e010      	b.n	8006c82 <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c6e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d102      	bne.n	8006c82 <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 fb7f 	bl	8007380 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	b292      	uxth	r2, r2
 8006c9c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca2:	1c9a      	adds	r2, r3, #2
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d118      	bne.n	8006cf8 <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cce:	d103      	bne.n	8006cd8 <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a0b      	ldr	r2, [pc, #44]	@ (8006d00 <SPI_2linesRxISR_16BIT+0x78>)
 8006cd4:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006cd6:	e00f      	b.n	8006cf8 <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	685a      	ldr	r2, [r3, #4]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ce6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d102      	bne.n	8006cf8 <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 fb44 	bl	8007380 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006cf8:	3708      	adds	r7, #8
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	08006d05 	.word	0x08006d05

08006d04 <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006d18:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d28:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 fb28 	bl	8007380 <SPI_CloseRxTx_ISR>
}
 8006d30:	bf00      	nop
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d44:	881a      	ldrh	r2, [r3, #0]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d50:	1c9a      	adds	r2, r3, #2
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d126      	bne.n	8006dbc <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d76:	d110      	bne.n	8006d9a <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d86:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	685a      	ldr	r2, [r3, #4]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d96:	605a      	str	r2, [r3, #4]
      return;
 8006d98:	e010      	b.n	8006dbc <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006da8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d102      	bne.n	8006dbc <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fae2 	bl	8007380 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006dbc:	3708      	adds	r7, #8
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006dc2:	b580      	push	{r7, lr}
 8006dc4:	b084      	sub	sp, #16
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	330c      	adds	r3, #12
 8006dd4:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8006dde:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006de4:	1e5a      	subs	r2, r3, #1
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hspi->CRCSize == 0U)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d102      	bne.n	8006df8 <SPI_RxISR_8BITCRC+0x36>
  {
    SPI_CloseRx_ISR(hspi);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 fb20 	bl	8007438 <SPI_CloseRx_ISR>
  }
}
 8006df8:	bf00      	nop
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f103 020c 	add.w	r2, r3, #12
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e14:	7812      	ldrb	r2, [r2, #0]
 8006e16:	b2d2      	uxtb	r2, r2
 8006e18:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1e:	1c5a      	adds	r2, r3, #1
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d10c      	bne.n	8006e5c <SPI_RxISR_8BIT+0x5c>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e4a:	d107      	bne.n	8006e5c <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e5a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10b      	bne.n	8006e80 <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e70:	d103      	bne.n	8006e7a <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a04      	ldr	r2, [pc, #16]	@ (8006e88 <SPI_RxISR_8BIT+0x88>)
 8006e76:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006e78:	e002      	b.n	8006e80 <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 fadc 	bl	8007438 <SPI_CloseRx_ISR>
  }
}
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	08006dc3 	.word	0x08006dc3

08006e8c <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006ea0:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006eb0:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fac0 	bl	8007438 <SPI_CloseRx_ISR>
}
 8006eb8:	bf00      	nop
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68da      	ldr	r2, [r3, #12]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed2:	b292      	uxth	r2, r2
 8006ed4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eda:	1c9a      	adds	r2, r3, #2
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d10c      	bne.n	8006f18 <SPI_RxISR_16BIT+0x58>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f06:	d107      	bne.n	8006f18 <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f16:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10b      	bne.n	8006f3c <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f2c:	d103      	bne.n	8006f36 <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a04      	ldr	r2, [pc, #16]	@ (8006f44 <SPI_RxISR_16BIT+0x84>)
 8006f32:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006f34:	e002      	b.n	8006f3c <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 fa7e 	bl	8007438 <SPI_CloseRx_ISR>
  }
}
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	08006e8d 	.word	0x08006e8d

08006f48 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	330c      	adds	r3, #12
 8006f5a:	7812      	ldrb	r2, [r2, #0]
 8006f5c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f62:	1c5a      	adds	r2, r3, #1
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10f      	bne.n	8006fa0 <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f88:	d107      	bne.n	8006f9a <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f98:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 fa92 	bl	80074c4 <SPI_CloseTx_ISR>
  }
}
 8006fa0:	bf00      	nop
 8006fa2:	3708      	adds	r7, #8
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	881a      	ldrh	r2, [r3, #0]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc0:	1c9a      	adds	r2, r3, #2
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10f      	bne.n	8006ffe <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fe6:	d107      	bne.n	8006ff8 <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ff6:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f000 fa63 	bl	80074c4 <SPI_CloseTx_ISR>
  }
}
 8006ffe:	bf00      	nop
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
	...

08007008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	4613      	mov	r3, r2
 8007016:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007018:	f7fc fbda 	bl	80037d0 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	1a9b      	subs	r3, r3, r2
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	4413      	add	r3, r2
 8007026:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007028:	f7fc fbd2 	bl	80037d0 <HAL_GetTick>
 800702c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800702e:	4b39      	ldr	r3, [pc, #228]	@ (8007114 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	015b      	lsls	r3, r3, #5
 8007034:	0d1b      	lsrs	r3, r3, #20
 8007036:	69fa      	ldr	r2, [r7, #28]
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800703e:	e054      	b.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007046:	d050      	beq.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007048:	f7fc fbc2 	bl	80037d0 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	69fa      	ldr	r2, [r7, #28]
 8007054:	429a      	cmp	r2, r3
 8007056:	d902      	bls.n	800705e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d13d      	bne.n	80070da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800706c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007076:	d111      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007080:	d004      	beq.n	800708c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708a:	d107      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800709a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070a4:	d10f      	bne.n	80070c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e017      	b.n	800710a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689a      	ldr	r2, [r3, #8]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4013      	ands	r3, r2
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	bf0c      	ite	eq
 80070fa:	2301      	moveq	r3, #1
 80070fc:	2300      	movne	r3, #0
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	429a      	cmp	r2, r3
 8007106:	d19b      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3720      	adds	r7, #32
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	20000048 	.word	0x20000048

08007118 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b08a      	sub	sp, #40	@ 0x28
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
 8007124:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007126:	2300      	movs	r3, #0
 8007128:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800712a:	f7fc fb51 	bl	80037d0 <HAL_GetTick>
 800712e:	4602      	mov	r2, r0
 8007130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007132:	1a9b      	subs	r3, r3, r2
 8007134:	683a      	ldr	r2, [r7, #0]
 8007136:	4413      	add	r3, r2
 8007138:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800713a:	f7fc fb49 	bl	80037d0 <HAL_GetTick>
 800713e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	330c      	adds	r3, #12
 8007146:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007148:	4b3d      	ldr	r3, [pc, #244]	@ (8007240 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	4613      	mov	r3, r2
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	4413      	add	r3, r2
 8007152:	00da      	lsls	r2, r3, #3
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	0d1b      	lsrs	r3, r3, #20
 8007158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715a:	fb02 f303 	mul.w	r3, r2, r3
 800715e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007160:	e060      	b.n	8007224 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007168:	d107      	bne.n	800717a <SPI_WaitFifoStateUntilTimeout+0x62>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d104      	bne.n	800717a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	b2db      	uxtb	r3, r3
 8007176:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007178:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007180:	d050      	beq.n	8007224 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007182:	f7fc fb25 	bl	80037d0 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	6a3b      	ldr	r3, [r7, #32]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800718e:	429a      	cmp	r2, r3
 8007190:	d902      	bls.n	8007198 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	2b00      	cmp	r3, #0
 8007196:	d13d      	bne.n	8007214 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071b0:	d111      	bne.n	80071d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071ba:	d004      	beq.n	80071c6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c4:	d107      	bne.n	80071d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071de:	d10f      	bne.n	8007200 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071ee:	601a      	str	r2, [r3, #0]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007210:	2303      	movs	r3, #3
 8007212:	e010      	b.n	8007236 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	3b01      	subs	r3, #1
 8007222:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689a      	ldr	r2, [r3, #8]
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	4013      	ands	r3, r2
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	429a      	cmp	r2, r3
 8007232:	d196      	bne.n	8007162 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3728      	adds	r7, #40	@ 0x28
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	20000048 	.word	0x20000048

08007244 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af02      	add	r7, sp, #8
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007258:	d111      	bne.n	800727e <SPI_EndRxTransaction+0x3a>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007262:	d004      	beq.n	800726e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800726c:	d107      	bne.n	800727e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800727c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	9300      	str	r3, [sp, #0]
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2200      	movs	r2, #0
 8007286:	2180      	movs	r1, #128	@ 0x80
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f7ff febd 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d007      	beq.n	80072a4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007298:	f043 0220 	orr.w	r2, r3, #32
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e023      	b.n	80072ec <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072ac:	d11d      	bne.n	80072ea <SPI_EndRxTransaction+0xa6>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072b6:	d004      	beq.n	80072c2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072c0:	d113      	bne.n	80072ea <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f7ff ff22 	bl	8007118 <SPI_WaitFifoStateUntilTimeout>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d007      	beq.n	80072ea <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072de:	f043 0220 	orr.w	r2, r3, #32
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e000      	b.n	80072ec <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af02      	add	r7, sp, #8
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	9300      	str	r3, [sp, #0]
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	2200      	movs	r2, #0
 8007308:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f7ff ff03 	bl	8007118 <SPI_WaitFifoStateUntilTimeout>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d007      	beq.n	8007328 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800731c:	f043 0220 	orr.w	r2, r3, #32
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e027      	b.n	8007378 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	2200      	movs	r2, #0
 8007330:	2180      	movs	r1, #128	@ 0x80
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f7ff fe68 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d007      	beq.n	800734e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007342:	f043 0220 	orr.w	r2, r3, #32
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e014      	b.n	8007378 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	2200      	movs	r2, #0
 8007356:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f7ff fedc 	bl	8007118 <SPI_WaitFifoStateUntilTimeout>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d007      	beq.n	8007376 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800736a:	f043 0220 	orr.w	r2, r3, #32
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e000      	b.n	8007378 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007388:	f7fc fa22 	bl	80037d0 <HAL_GetTick>
 800738c:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685a      	ldr	r2, [r3, #4]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0220 	bic.w	r2, r2, #32
 800739c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	2164      	movs	r1, #100	@ 0x64
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7ff ffa6 	bl	80072f4 <SPI_EndRxTxTransaction>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d005      	beq.n	80073ba <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073b2:	f043 0220 	orr.w	r2, r3, #32
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f003 0310 	and.w	r3, r3, #16
 80073c4:	2b10      	cmp	r3, #16
 80073c6:	d112      	bne.n	80073ee <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d4:	f043 0202 	orr.w	r2, r3, #2
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80073e4:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f7ff fb32 	bl	8006a50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80073ec:	e020      	b.n	8007430 <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d115      	bne.n	8007422 <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b04      	cmp	r3, #4
 8007400:	d107      	bne.n	8007412 <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fb fc56 	bl	8002cbc <HAL_SPI_RxCpltCallback>
}
 8007410:	e00e      	b.n	8007430 <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f7ff fb0e 	bl	8006a3c <HAL_SPI_TxRxCpltCallback>
}
 8007420:	e006      	b.n	8007430 <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f7ff fb10 	bl	8006a50 <HAL_SPI_ErrorCallback>
}
 8007430:	bf00      	nop
 8007432:	3710      	adds	r7, #16
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	685a      	ldr	r2, [r3, #4]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800744e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007450:	f7fc f9be 	bl	80037d0 <HAL_GetTick>
 8007454:	4603      	mov	r3, r0
 8007456:	461a      	mov	r2, r3
 8007458:	2164      	movs	r1, #100	@ 0x64
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f7ff fef2 	bl	8007244 <SPI_EndRxTransaction>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d005      	beq.n	8007472 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800746a:	f043 0220 	orr.w	r2, r3, #32
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 0310 	and.w	r3, r3, #16
 8007484:	2b10      	cmp	r3, #16
 8007486:	d10e      	bne.n	80074a6 <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800748c:	f043 0202 	orr.w	r2, r3, #2
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800749c:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7ff fad6 	bl	8006a50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80074a4:	e00a      	b.n	80074bc <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d103      	bne.n	80074b6 <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f7fb fc04 	bl	8002cbc <HAL_SPI_RxCpltCallback>
}
 80074b4:	e002      	b.n	80074bc <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7ff faca 	bl	8006a50 <HAL_SPI_ErrorCallback>
}
 80074bc:	bf00      	nop
 80074be:	3708      	adds	r7, #8
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074cc:	f7fc f980 	bl	80037d0 <HAL_GetTick>
 80074d0:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	685a      	ldr	r2, [r3, #4]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80074e0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	2164      	movs	r1, #100	@ 0x64
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7ff ff04 	bl	80072f4 <SPI_EndRxTxTransaction>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d005      	beq.n	80074fe <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f6:	f043 0220 	orr.w	r2, r3, #32
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d10a      	bne.n	800751c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007506:	2300      	movs	r3, #0
 8007508:	60bb      	str	r3, [r7, #8]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	60bb      	str	r3, [r7, #8]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	60bb      	str	r3, [r7, #8]
 800751a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007528:	2b00      	cmp	r3, #0
 800752a:	d003      	beq.n	8007534 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f7ff fa8f 	bl	8006a50 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8007532:	e002      	b.n	800753a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f7fb fbd5 	bl	8002ce4 <HAL_SPI_TxCpltCallback>
}
 800753a:	bf00      	nop
 800753c:	3710      	adds	r7, #16
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}

08007542 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	b082      	sub	sp, #8
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e040      	b.n	80075d6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007558:	2b00      	cmp	r3, #0
 800755a:	d106      	bne.n	800756a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 f83a 	bl	80075de <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2224      	movs	r2, #36	@ 0x24
 800756e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f022 0201 	bic.w	r2, r2, #1
 800757e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fb73 	bl	8007c74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f8b8 	bl	8007704 <UART_SetConfig>
 8007594:	4603      	mov	r3, r0
 8007596:	2b01      	cmp	r3, #1
 8007598:	d101      	bne.n	800759e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e01b      	b.n	80075d6 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685a      	ldr	r2, [r3, #4]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80075ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	689a      	ldr	r2, [r3, #8]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f042 0201 	orr.w	r2, r2, #1
 80075cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 fbf2 	bl	8007db8 <UART_CheckIdleState>
 80075d4:	4603      	mov	r3, r0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3708      	adds	r7, #8
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80075de:	b480      	push	{r7}
 80075e0:	b083      	sub	sp, #12
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80075e6:	bf00      	nop
 80075e8:	370c      	adds	r7, #12
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr

080075f2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b08a      	sub	sp, #40	@ 0x28
 80075f6:	af02      	add	r7, sp, #8
 80075f8:	60f8      	str	r0, [r7, #12]
 80075fa:	60b9      	str	r1, [r7, #8]
 80075fc:	603b      	str	r3, [r7, #0]
 80075fe:	4613      	mov	r3, r2
 8007600:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007606:	2b20      	cmp	r3, #32
 8007608:	d177      	bne.n	80076fa <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d002      	beq.n	8007616 <HAL_UART_Transmit+0x24>
 8007610:	88fb      	ldrh	r3, [r7, #6]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e070      	b.n	80076fc <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2221      	movs	r2, #33	@ 0x21
 8007626:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007628:	f7fc f8d2 	bl	80037d0 <HAL_GetTick>
 800762c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	88fa      	ldrh	r2, [r7, #6]
 8007632:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	88fa      	ldrh	r2, [r7, #6]
 800763a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007646:	d108      	bne.n	800765a <HAL_UART_Transmit+0x68>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	691b      	ldr	r3, [r3, #16]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d104      	bne.n	800765a <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007650:	2300      	movs	r3, #0
 8007652:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	61bb      	str	r3, [r7, #24]
 8007658:	e003      	b.n	8007662 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800765e:	2300      	movs	r3, #0
 8007660:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007662:	e02f      	b.n	80076c4 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	2200      	movs	r2, #0
 800766c:	2180      	movs	r1, #128	@ 0x80
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f000 fc4a 	bl	8007f08 <UART_WaitOnFlagUntilTimeout>
 8007674:	4603      	mov	r3, r0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d004      	beq.n	8007684 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007680:	2303      	movs	r3, #3
 8007682:	e03b      	b.n	80076fc <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10b      	bne.n	80076a2 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	881a      	ldrh	r2, [r3, #0]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007696:	b292      	uxth	r2, r2
 8007698:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	3302      	adds	r3, #2
 800769e:	61bb      	str	r3, [r7, #24]
 80076a0:	e007      	b.n	80076b2 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	781a      	ldrb	r2, [r3, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	3301      	adds	r3, #1
 80076b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	3b01      	subs	r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1c9      	bne.n	8007664 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	2200      	movs	r2, #0
 80076d8:	2140      	movs	r1, #64	@ 0x40
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 fc14 	bl	8007f08 <UART_WaitOnFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d004      	beq.n	80076f0 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2220      	movs	r2, #32
 80076ea:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e005      	b.n	80076fc <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2220      	movs	r2, #32
 80076f4:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80076f6:	2300      	movs	r3, #0
 80076f8:	e000      	b.n	80076fc <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80076fa:	2302      	movs	r3, #2
  }
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3720      	adds	r7, #32
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007708:	b08a      	sub	sp, #40	@ 0x28
 800770a:	af00      	add	r7, sp, #0
 800770c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800770e:	2300      	movs	r3, #0
 8007710:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	431a      	orrs	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	431a      	orrs	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	4313      	orrs	r3, r2
 800772a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	4ba4      	ldr	r3, [pc, #656]	@ (80079c4 <UART_SetConfig+0x2c0>)
 8007734:	4013      	ands	r3, r2
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	6812      	ldr	r2, [r2, #0]
 800773a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800773c:	430b      	orrs	r3, r1
 800773e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	68da      	ldr	r2, [r3, #12]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	430a      	orrs	r2, r1
 8007754:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a99      	ldr	r2, [pc, #612]	@ (80079c8 <UART_SetConfig+0x2c4>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d004      	beq.n	8007770 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6a1b      	ldr	r3, [r3, #32]
 800776a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800776c:	4313      	orrs	r3, r2
 800776e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007780:	430a      	orrs	r2, r1
 8007782:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a90      	ldr	r2, [pc, #576]	@ (80079cc <UART_SetConfig+0x2c8>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d126      	bne.n	80077dc <UART_SetConfig+0xd8>
 800778e:	4b90      	ldr	r3, [pc, #576]	@ (80079d0 <UART_SetConfig+0x2cc>)
 8007790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007794:	f003 0303 	and.w	r3, r3, #3
 8007798:	2b03      	cmp	r3, #3
 800779a:	d81b      	bhi.n	80077d4 <UART_SetConfig+0xd0>
 800779c:	a201      	add	r2, pc, #4	@ (adr r2, 80077a4 <UART_SetConfig+0xa0>)
 800779e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a2:	bf00      	nop
 80077a4:	080077b5 	.word	0x080077b5
 80077a8:	080077c5 	.word	0x080077c5
 80077ac:	080077bd 	.word	0x080077bd
 80077b0:	080077cd 	.word	0x080077cd
 80077b4:	2301      	movs	r3, #1
 80077b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ba:	e116      	b.n	80079ea <UART_SetConfig+0x2e6>
 80077bc:	2302      	movs	r3, #2
 80077be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c2:	e112      	b.n	80079ea <UART_SetConfig+0x2e6>
 80077c4:	2304      	movs	r3, #4
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ca:	e10e      	b.n	80079ea <UART_SetConfig+0x2e6>
 80077cc:	2308      	movs	r3, #8
 80077ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d2:	e10a      	b.n	80079ea <UART_SetConfig+0x2e6>
 80077d4:	2310      	movs	r3, #16
 80077d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077da:	e106      	b.n	80079ea <UART_SetConfig+0x2e6>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a7c      	ldr	r2, [pc, #496]	@ (80079d4 <UART_SetConfig+0x2d0>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d138      	bne.n	8007858 <UART_SetConfig+0x154>
 80077e6:	4b7a      	ldr	r3, [pc, #488]	@ (80079d0 <UART_SetConfig+0x2cc>)
 80077e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ec:	f003 030c 	and.w	r3, r3, #12
 80077f0:	2b0c      	cmp	r3, #12
 80077f2:	d82d      	bhi.n	8007850 <UART_SetConfig+0x14c>
 80077f4:	a201      	add	r2, pc, #4	@ (adr r2, 80077fc <UART_SetConfig+0xf8>)
 80077f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fa:	bf00      	nop
 80077fc:	08007831 	.word	0x08007831
 8007800:	08007851 	.word	0x08007851
 8007804:	08007851 	.word	0x08007851
 8007808:	08007851 	.word	0x08007851
 800780c:	08007841 	.word	0x08007841
 8007810:	08007851 	.word	0x08007851
 8007814:	08007851 	.word	0x08007851
 8007818:	08007851 	.word	0x08007851
 800781c:	08007839 	.word	0x08007839
 8007820:	08007851 	.word	0x08007851
 8007824:	08007851 	.word	0x08007851
 8007828:	08007851 	.word	0x08007851
 800782c:	08007849 	.word	0x08007849
 8007830:	2300      	movs	r3, #0
 8007832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007836:	e0d8      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007838:	2302      	movs	r3, #2
 800783a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800783e:	e0d4      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007840:	2304      	movs	r3, #4
 8007842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007846:	e0d0      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007848:	2308      	movs	r3, #8
 800784a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800784e:	e0cc      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007850:	2310      	movs	r3, #16
 8007852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007856:	e0c8      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a5e      	ldr	r2, [pc, #376]	@ (80079d8 <UART_SetConfig+0x2d4>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d125      	bne.n	80078ae <UART_SetConfig+0x1aa>
 8007862:	4b5b      	ldr	r3, [pc, #364]	@ (80079d0 <UART_SetConfig+0x2cc>)
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007868:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800786c:	2b30      	cmp	r3, #48	@ 0x30
 800786e:	d016      	beq.n	800789e <UART_SetConfig+0x19a>
 8007870:	2b30      	cmp	r3, #48	@ 0x30
 8007872:	d818      	bhi.n	80078a6 <UART_SetConfig+0x1a2>
 8007874:	2b20      	cmp	r3, #32
 8007876:	d00a      	beq.n	800788e <UART_SetConfig+0x18a>
 8007878:	2b20      	cmp	r3, #32
 800787a:	d814      	bhi.n	80078a6 <UART_SetConfig+0x1a2>
 800787c:	2b00      	cmp	r3, #0
 800787e:	d002      	beq.n	8007886 <UART_SetConfig+0x182>
 8007880:	2b10      	cmp	r3, #16
 8007882:	d008      	beq.n	8007896 <UART_SetConfig+0x192>
 8007884:	e00f      	b.n	80078a6 <UART_SetConfig+0x1a2>
 8007886:	2300      	movs	r3, #0
 8007888:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800788c:	e0ad      	b.n	80079ea <UART_SetConfig+0x2e6>
 800788e:	2302      	movs	r3, #2
 8007890:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007894:	e0a9      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007896:	2304      	movs	r3, #4
 8007898:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800789c:	e0a5      	b.n	80079ea <UART_SetConfig+0x2e6>
 800789e:	2308      	movs	r3, #8
 80078a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a4:	e0a1      	b.n	80079ea <UART_SetConfig+0x2e6>
 80078a6:	2310      	movs	r3, #16
 80078a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ac:	e09d      	b.n	80079ea <UART_SetConfig+0x2e6>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a4a      	ldr	r2, [pc, #296]	@ (80079dc <UART_SetConfig+0x2d8>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d125      	bne.n	8007904 <UART_SetConfig+0x200>
 80078b8:	4b45      	ldr	r3, [pc, #276]	@ (80079d0 <UART_SetConfig+0x2cc>)
 80078ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80078c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80078c4:	d016      	beq.n	80078f4 <UART_SetConfig+0x1f0>
 80078c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80078c8:	d818      	bhi.n	80078fc <UART_SetConfig+0x1f8>
 80078ca:	2b80      	cmp	r3, #128	@ 0x80
 80078cc:	d00a      	beq.n	80078e4 <UART_SetConfig+0x1e0>
 80078ce:	2b80      	cmp	r3, #128	@ 0x80
 80078d0:	d814      	bhi.n	80078fc <UART_SetConfig+0x1f8>
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d002      	beq.n	80078dc <UART_SetConfig+0x1d8>
 80078d6:	2b40      	cmp	r3, #64	@ 0x40
 80078d8:	d008      	beq.n	80078ec <UART_SetConfig+0x1e8>
 80078da:	e00f      	b.n	80078fc <UART_SetConfig+0x1f8>
 80078dc:	2300      	movs	r3, #0
 80078de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078e2:	e082      	b.n	80079ea <UART_SetConfig+0x2e6>
 80078e4:	2302      	movs	r3, #2
 80078e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ea:	e07e      	b.n	80079ea <UART_SetConfig+0x2e6>
 80078ec:	2304      	movs	r3, #4
 80078ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f2:	e07a      	b.n	80079ea <UART_SetConfig+0x2e6>
 80078f4:	2308      	movs	r3, #8
 80078f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078fa:	e076      	b.n	80079ea <UART_SetConfig+0x2e6>
 80078fc:	2310      	movs	r3, #16
 80078fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007902:	e072      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a35      	ldr	r2, [pc, #212]	@ (80079e0 <UART_SetConfig+0x2dc>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d12a      	bne.n	8007964 <UART_SetConfig+0x260>
 800790e:	4b30      	ldr	r3, [pc, #192]	@ (80079d0 <UART_SetConfig+0x2cc>)
 8007910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007914:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007918:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800791c:	d01a      	beq.n	8007954 <UART_SetConfig+0x250>
 800791e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007922:	d81b      	bhi.n	800795c <UART_SetConfig+0x258>
 8007924:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007928:	d00c      	beq.n	8007944 <UART_SetConfig+0x240>
 800792a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800792e:	d815      	bhi.n	800795c <UART_SetConfig+0x258>
 8007930:	2b00      	cmp	r3, #0
 8007932:	d003      	beq.n	800793c <UART_SetConfig+0x238>
 8007934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007938:	d008      	beq.n	800794c <UART_SetConfig+0x248>
 800793a:	e00f      	b.n	800795c <UART_SetConfig+0x258>
 800793c:	2300      	movs	r3, #0
 800793e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007942:	e052      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007944:	2302      	movs	r3, #2
 8007946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800794a:	e04e      	b.n	80079ea <UART_SetConfig+0x2e6>
 800794c:	2304      	movs	r3, #4
 800794e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007952:	e04a      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007954:	2308      	movs	r3, #8
 8007956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795a:	e046      	b.n	80079ea <UART_SetConfig+0x2e6>
 800795c:	2310      	movs	r3, #16
 800795e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007962:	e042      	b.n	80079ea <UART_SetConfig+0x2e6>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a17      	ldr	r2, [pc, #92]	@ (80079c8 <UART_SetConfig+0x2c4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d13a      	bne.n	80079e4 <UART_SetConfig+0x2e0>
 800796e:	4b18      	ldr	r3, [pc, #96]	@ (80079d0 <UART_SetConfig+0x2cc>)
 8007970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007974:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007978:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800797c:	d01a      	beq.n	80079b4 <UART_SetConfig+0x2b0>
 800797e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007982:	d81b      	bhi.n	80079bc <UART_SetConfig+0x2b8>
 8007984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007988:	d00c      	beq.n	80079a4 <UART_SetConfig+0x2a0>
 800798a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800798e:	d815      	bhi.n	80079bc <UART_SetConfig+0x2b8>
 8007990:	2b00      	cmp	r3, #0
 8007992:	d003      	beq.n	800799c <UART_SetConfig+0x298>
 8007994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007998:	d008      	beq.n	80079ac <UART_SetConfig+0x2a8>
 800799a:	e00f      	b.n	80079bc <UART_SetConfig+0x2b8>
 800799c:	2300      	movs	r3, #0
 800799e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079a2:	e022      	b.n	80079ea <UART_SetConfig+0x2e6>
 80079a4:	2302      	movs	r3, #2
 80079a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079aa:	e01e      	b.n	80079ea <UART_SetConfig+0x2e6>
 80079ac:	2304      	movs	r3, #4
 80079ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079b2:	e01a      	b.n	80079ea <UART_SetConfig+0x2e6>
 80079b4:	2308      	movs	r3, #8
 80079b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ba:	e016      	b.n	80079ea <UART_SetConfig+0x2e6>
 80079bc:	2310      	movs	r3, #16
 80079be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079c2:	e012      	b.n	80079ea <UART_SetConfig+0x2e6>
 80079c4:	efff69f3 	.word	0xefff69f3
 80079c8:	40008000 	.word	0x40008000
 80079cc:	40013800 	.word	0x40013800
 80079d0:	40021000 	.word	0x40021000
 80079d4:	40004400 	.word	0x40004400
 80079d8:	40004800 	.word	0x40004800
 80079dc:	40004c00 	.word	0x40004c00
 80079e0:	40005000 	.word	0x40005000
 80079e4:	2310      	movs	r3, #16
 80079e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a9f      	ldr	r2, [pc, #636]	@ (8007c6c <UART_SetConfig+0x568>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d17a      	bne.n	8007aea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	d824      	bhi.n	8007a46 <UART_SetConfig+0x342>
 80079fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007a04 <UART_SetConfig+0x300>)
 80079fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a02:	bf00      	nop
 8007a04:	08007a29 	.word	0x08007a29
 8007a08:	08007a47 	.word	0x08007a47
 8007a0c:	08007a31 	.word	0x08007a31
 8007a10:	08007a47 	.word	0x08007a47
 8007a14:	08007a37 	.word	0x08007a37
 8007a18:	08007a47 	.word	0x08007a47
 8007a1c:	08007a47 	.word	0x08007a47
 8007a20:	08007a47 	.word	0x08007a47
 8007a24:	08007a3f 	.word	0x08007a3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a28:	f7fd fdfc 	bl	8005624 <HAL_RCC_GetPCLK1Freq>
 8007a2c:	61f8      	str	r0, [r7, #28]
        break;
 8007a2e:	e010      	b.n	8007a52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a30:	4b8f      	ldr	r3, [pc, #572]	@ (8007c70 <UART_SetConfig+0x56c>)
 8007a32:	61fb      	str	r3, [r7, #28]
        break;
 8007a34:	e00d      	b.n	8007a52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a36:	f7fd fd5d 	bl	80054f4 <HAL_RCC_GetSysClockFreq>
 8007a3a:	61f8      	str	r0, [r7, #28]
        break;
 8007a3c:	e009      	b.n	8007a52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a42:	61fb      	str	r3, [r7, #28]
        break;
 8007a44:	e005      	b.n	8007a52 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007a46:	2300      	movs	r3, #0
 8007a48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f000 80fb 	beq.w	8007c50 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	005b      	lsls	r3, r3, #1
 8007a62:	4413      	add	r3, r2
 8007a64:	69fa      	ldr	r2, [r7, #28]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d305      	bcc.n	8007a76 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a70:	69fa      	ldr	r2, [r7, #28]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d903      	bls.n	8007a7e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a7c:	e0e8      	b.n	8007c50 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	2200      	movs	r2, #0
 8007a82:	461c      	mov	r4, r3
 8007a84:	4615      	mov	r5, r2
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	f04f 0300 	mov.w	r3, #0
 8007a8e:	022b      	lsls	r3, r5, #8
 8007a90:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a94:	0222      	lsls	r2, r4, #8
 8007a96:	68f9      	ldr	r1, [r7, #12]
 8007a98:	6849      	ldr	r1, [r1, #4]
 8007a9a:	0849      	lsrs	r1, r1, #1
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	4688      	mov	r8, r1
 8007aa0:	4681      	mov	r9, r0
 8007aa2:	eb12 0a08 	adds.w	sl, r2, r8
 8007aa6:	eb43 0b09 	adc.w	fp, r3, r9
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	603b      	str	r3, [r7, #0]
 8007ab2:	607a      	str	r2, [r7, #4]
 8007ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ab8:	4650      	mov	r0, sl
 8007aba:	4659      	mov	r1, fp
 8007abc:	f7f9 f8e4 	bl	8000c88 <__aeabi_uldivmod>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ace:	d308      	bcc.n	8007ae2 <UART_SetConfig+0x3de>
 8007ad0:	69bb      	ldr	r3, [r7, #24]
 8007ad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ad6:	d204      	bcs.n	8007ae2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	69ba      	ldr	r2, [r7, #24]
 8007ade:	60da      	str	r2, [r3, #12]
 8007ae0:	e0b6      	b.n	8007c50 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007ae8:	e0b2      	b.n	8007c50 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	69db      	ldr	r3, [r3, #28]
 8007aee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007af2:	d15e      	bne.n	8007bb2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007af4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d828      	bhi.n	8007b4e <UART_SetConfig+0x44a>
 8007afc:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <UART_SetConfig+0x400>)
 8007afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b02:	bf00      	nop
 8007b04:	08007b29 	.word	0x08007b29
 8007b08:	08007b31 	.word	0x08007b31
 8007b0c:	08007b39 	.word	0x08007b39
 8007b10:	08007b4f 	.word	0x08007b4f
 8007b14:	08007b3f 	.word	0x08007b3f
 8007b18:	08007b4f 	.word	0x08007b4f
 8007b1c:	08007b4f 	.word	0x08007b4f
 8007b20:	08007b4f 	.word	0x08007b4f
 8007b24:	08007b47 	.word	0x08007b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b28:	f7fd fd7c 	bl	8005624 <HAL_RCC_GetPCLK1Freq>
 8007b2c:	61f8      	str	r0, [r7, #28]
        break;
 8007b2e:	e014      	b.n	8007b5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b30:	f7fd fd8e 	bl	8005650 <HAL_RCC_GetPCLK2Freq>
 8007b34:	61f8      	str	r0, [r7, #28]
        break;
 8007b36:	e010      	b.n	8007b5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b38:	4b4d      	ldr	r3, [pc, #308]	@ (8007c70 <UART_SetConfig+0x56c>)
 8007b3a:	61fb      	str	r3, [r7, #28]
        break;
 8007b3c:	e00d      	b.n	8007b5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b3e:	f7fd fcd9 	bl	80054f4 <HAL_RCC_GetSysClockFreq>
 8007b42:	61f8      	str	r0, [r7, #28]
        break;
 8007b44:	e009      	b.n	8007b5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b4a:	61fb      	str	r3, [r7, #28]
        break;
 8007b4c:	e005      	b.n	8007b5a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d077      	beq.n	8007c50 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	005a      	lsls	r2, r3, #1
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	085b      	lsrs	r3, r3, #1
 8007b6a:	441a      	add	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b74:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	2b0f      	cmp	r3, #15
 8007b7a:	d916      	bls.n	8007baa <UART_SetConfig+0x4a6>
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b82:	d212      	bcs.n	8007baa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	f023 030f 	bic.w	r3, r3, #15
 8007b8c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	085b      	lsrs	r3, r3, #1
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	f003 0307 	and.w	r3, r3, #7
 8007b98:	b29a      	uxth	r2, r3
 8007b9a:	8afb      	ldrh	r3, [r7, #22]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	8afa      	ldrh	r2, [r7, #22]
 8007ba6:	60da      	str	r2, [r3, #12]
 8007ba8:	e052      	b.n	8007c50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007bb0:	e04e      	b.n	8007c50 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bb2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007bb6:	2b08      	cmp	r3, #8
 8007bb8:	d827      	bhi.n	8007c0a <UART_SetConfig+0x506>
 8007bba:	a201      	add	r2, pc, #4	@ (adr r2, 8007bc0 <UART_SetConfig+0x4bc>)
 8007bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc0:	08007be5 	.word	0x08007be5
 8007bc4:	08007bed 	.word	0x08007bed
 8007bc8:	08007bf5 	.word	0x08007bf5
 8007bcc:	08007c0b 	.word	0x08007c0b
 8007bd0:	08007bfb 	.word	0x08007bfb
 8007bd4:	08007c0b 	.word	0x08007c0b
 8007bd8:	08007c0b 	.word	0x08007c0b
 8007bdc:	08007c0b 	.word	0x08007c0b
 8007be0:	08007c03 	.word	0x08007c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007be4:	f7fd fd1e 	bl	8005624 <HAL_RCC_GetPCLK1Freq>
 8007be8:	61f8      	str	r0, [r7, #28]
        break;
 8007bea:	e014      	b.n	8007c16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bec:	f7fd fd30 	bl	8005650 <HAL_RCC_GetPCLK2Freq>
 8007bf0:	61f8      	str	r0, [r7, #28]
        break;
 8007bf2:	e010      	b.n	8007c16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8007c70 <UART_SetConfig+0x56c>)
 8007bf6:	61fb      	str	r3, [r7, #28]
        break;
 8007bf8:	e00d      	b.n	8007c16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bfa:	f7fd fc7b 	bl	80054f4 <HAL_RCC_GetSysClockFreq>
 8007bfe:	61f8      	str	r0, [r7, #28]
        break;
 8007c00:	e009      	b.n	8007c16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c06:	61fb      	str	r3, [r7, #28]
        break;
 8007c08:	e005      	b.n	8007c16 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c14:	bf00      	nop
    }

    if (pclk != 0U)
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d019      	beq.n	8007c50 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	085a      	lsrs	r2, r3, #1
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	441a      	add	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	2b0f      	cmp	r3, #15
 8007c34:	d909      	bls.n	8007c4a <UART_SetConfig+0x546>
 8007c36:	69bb      	ldr	r3, [r7, #24]
 8007c38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c3c:	d205      	bcs.n	8007c4a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	60da      	str	r2, [r3, #12]
 8007c48:	e002      	b.n	8007c50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c5c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3728      	adds	r7, #40	@ 0x28
 8007c64:	46bd      	mov	sp, r7
 8007c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c6a:	bf00      	nop
 8007c6c:	40008000 	.word	0x40008000
 8007c70:	00f42400 	.word	0x00f42400

08007c74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c80:	f003 0308 	and.w	r3, r3, #8
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00a      	beq.n	8007c9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca2:	f003 0301 	and.w	r3, r3, #1
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00a      	beq.n	8007cc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc4:	f003 0302 	and.w	r3, r3, #2
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00a      	beq.n	8007ce2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce6:	f003 0304 	and.w	r3, r3, #4
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00a      	beq.n	8007d04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	430a      	orrs	r2, r1
 8007d02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d08:	f003 0310 	and.w	r3, r3, #16
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00a      	beq.n	8007d26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2a:	f003 0320 	and.w	r3, r3, #32
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00a      	beq.n	8007d48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	430a      	orrs	r2, r1
 8007d46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d01a      	beq.n	8007d8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d72:	d10a      	bne.n	8007d8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00a      	beq.n	8007dac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	605a      	str	r2, [r3, #4]
  }
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b098      	sub	sp, #96	@ 0x60
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dc8:	f7fb fd02 	bl	80037d0 <HAL_GetTick>
 8007dcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0308 	and.w	r3, r3, #8
 8007dd8:	2b08      	cmp	r3, #8
 8007dda:	d12e      	bne.n	8007e3a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ddc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007de4:	2200      	movs	r2, #0
 8007de6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 f88c 	bl	8007f08 <UART_WaitOnFlagUntilTimeout>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d021      	beq.n	8007e3a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dfe:	e853 3f00 	ldrex	r3, [r3]
 8007e02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	461a      	mov	r2, r3
 8007e12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e16:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e1c:	e841 2300 	strex	r3, r2, [r1]
 8007e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1e6      	bne.n	8007df6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2220      	movs	r2, #32
 8007e2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e062      	b.n	8007f00 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0304 	and.w	r3, r3, #4
 8007e44:	2b04      	cmp	r3, #4
 8007e46:	d149      	bne.n	8007edc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e4c:	9300      	str	r3, [sp, #0]
 8007e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e50:	2200      	movs	r2, #0
 8007e52:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 f856 	bl	8007f08 <UART_WaitOnFlagUntilTimeout>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d03c      	beq.n	8007edc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6a:	e853 3f00 	ldrex	r3, [r3]
 8007e6e:	623b      	str	r3, [r7, #32]
   return(result);
 8007e70:	6a3b      	ldr	r3, [r7, #32]
 8007e72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e80:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e82:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e88:	e841 2300 	strex	r3, r2, [r1]
 8007e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e6      	bne.n	8007e62 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	3308      	adds	r3, #8
 8007e9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	e853 3f00 	ldrex	r3, [r3]
 8007ea2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f023 0301 	bic.w	r3, r3, #1
 8007eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	3308      	adds	r3, #8
 8007eb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007eb4:	61fa      	str	r2, [r7, #28]
 8007eb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb8:	69b9      	ldr	r1, [r7, #24]
 8007eba:	69fa      	ldr	r2, [r7, #28]
 8007ebc:	e841 2300 	strex	r3, r2, [r1]
 8007ec0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d1e5      	bne.n	8007e94 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2220      	movs	r2, #32
 8007ecc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ed8:	2303      	movs	r3, #3
 8007eda:	e011      	b.n	8007f00 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2220      	movs	r2, #32
 8007ee0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3758      	adds	r7, #88	@ 0x58
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	603b      	str	r3, [r7, #0]
 8007f14:	4613      	mov	r3, r2
 8007f16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f18:	e04f      	b.n	8007fba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f20:	d04b      	beq.n	8007fba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f22:	f7fb fc55 	bl	80037d0 <HAL_GetTick>
 8007f26:	4602      	mov	r2, r0
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	69ba      	ldr	r2, [r7, #24]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d302      	bcc.n	8007f38 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	e04e      	b.n	8007fda <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0304 	and.w	r3, r3, #4
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d037      	beq.n	8007fba <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	2b80      	cmp	r3, #128	@ 0x80
 8007f4e:	d034      	beq.n	8007fba <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	2b40      	cmp	r3, #64	@ 0x40
 8007f54:	d031      	beq.n	8007fba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	69db      	ldr	r3, [r3, #28]
 8007f5c:	f003 0308 	and.w	r3, r3, #8
 8007f60:	2b08      	cmp	r3, #8
 8007f62:	d110      	bne.n	8007f86 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2208      	movs	r2, #8
 8007f6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 f838 	bl	8007fe2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2208      	movs	r2, #8
 8007f76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e029      	b.n	8007fda <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f94:	d111      	bne.n	8007fba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f000 f81e 	bl	8007fe2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2220      	movs	r2, #32
 8007faa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e00f      	b.n	8007fda <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69da      	ldr	r2, [r3, #28]
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	4013      	ands	r3, r2
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	bf0c      	ite	eq
 8007fca:	2301      	moveq	r3, #1
 8007fcc:	2300      	movne	r3, #0
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	79fb      	ldrb	r3, [r7, #7]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d0a0      	beq.n	8007f1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b095      	sub	sp, #84	@ 0x54
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff2:	e853 3f00 	ldrex	r3, [r3]
 8007ff6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ffa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ffe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	461a      	mov	r2, r3
 8008006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008008:	643b      	str	r3, [r7, #64]	@ 0x40
 800800a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800800e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008010:	e841 2300 	strex	r3, r2, [r1]
 8008014:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1e6      	bne.n	8007fea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	3308      	adds	r3, #8
 8008022:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008024:	6a3b      	ldr	r3, [r7, #32]
 8008026:	e853 3f00 	ldrex	r3, [r3]
 800802a:	61fb      	str	r3, [r7, #28]
   return(result);
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	f023 0301 	bic.w	r3, r3, #1
 8008032:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3308      	adds	r3, #8
 800803a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800803c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800803e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008042:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008044:	e841 2300 	strex	r3, r2, [r1]
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1e5      	bne.n	800801c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008054:	2b01      	cmp	r3, #1
 8008056:	d118      	bne.n	800808a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	60bb      	str	r3, [r7, #8]
   return(result);
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f023 0310 	bic.w	r3, r3, #16
 800806c:	647b      	str	r3, [r7, #68]	@ 0x44
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	461a      	mov	r2, r3
 8008074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008076:	61bb      	str	r3, [r7, #24]
 8008078:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807a:	6979      	ldr	r1, [r7, #20]
 800807c:	69ba      	ldr	r2, [r7, #24]
 800807e:	e841 2300 	strex	r3, r2, [r1]
 8008082:	613b      	str	r3, [r7, #16]
   return(result);
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1e6      	bne.n	8008058 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2220      	movs	r2, #32
 800808e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800809e:	bf00      	nop
 80080a0:	3754      	adds	r7, #84	@ 0x54
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <__cvt>:
 80080aa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080ae:	ec57 6b10 	vmov	r6, r7, d0
 80080b2:	2f00      	cmp	r7, #0
 80080b4:	460c      	mov	r4, r1
 80080b6:	4619      	mov	r1, r3
 80080b8:	463b      	mov	r3, r7
 80080ba:	bfbb      	ittet	lt
 80080bc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80080c0:	461f      	movlt	r7, r3
 80080c2:	2300      	movge	r3, #0
 80080c4:	232d      	movlt	r3, #45	@ 0x2d
 80080c6:	700b      	strb	r3, [r1, #0]
 80080c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080ca:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80080ce:	4691      	mov	r9, r2
 80080d0:	f023 0820 	bic.w	r8, r3, #32
 80080d4:	bfbc      	itt	lt
 80080d6:	4632      	movlt	r2, r6
 80080d8:	4616      	movlt	r6, r2
 80080da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80080de:	d005      	beq.n	80080ec <__cvt+0x42>
 80080e0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80080e4:	d100      	bne.n	80080e8 <__cvt+0x3e>
 80080e6:	3401      	adds	r4, #1
 80080e8:	2102      	movs	r1, #2
 80080ea:	e000      	b.n	80080ee <__cvt+0x44>
 80080ec:	2103      	movs	r1, #3
 80080ee:	ab03      	add	r3, sp, #12
 80080f0:	9301      	str	r3, [sp, #4]
 80080f2:	ab02      	add	r3, sp, #8
 80080f4:	9300      	str	r3, [sp, #0]
 80080f6:	ec47 6b10 	vmov	d0, r6, r7
 80080fa:	4653      	mov	r3, sl
 80080fc:	4622      	mov	r2, r4
 80080fe:	f001 fa7f 	bl	8009600 <_dtoa_r>
 8008102:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008106:	4605      	mov	r5, r0
 8008108:	d119      	bne.n	800813e <__cvt+0x94>
 800810a:	f019 0f01 	tst.w	r9, #1
 800810e:	d00e      	beq.n	800812e <__cvt+0x84>
 8008110:	eb00 0904 	add.w	r9, r0, r4
 8008114:	2200      	movs	r2, #0
 8008116:	2300      	movs	r3, #0
 8008118:	4630      	mov	r0, r6
 800811a:	4639      	mov	r1, r7
 800811c:	f7f8 fcd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008120:	b108      	cbz	r0, 8008126 <__cvt+0x7c>
 8008122:	f8cd 900c 	str.w	r9, [sp, #12]
 8008126:	2230      	movs	r2, #48	@ 0x30
 8008128:	9b03      	ldr	r3, [sp, #12]
 800812a:	454b      	cmp	r3, r9
 800812c:	d31e      	bcc.n	800816c <__cvt+0xc2>
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008132:	1b5b      	subs	r3, r3, r5
 8008134:	4628      	mov	r0, r5
 8008136:	6013      	str	r3, [r2, #0]
 8008138:	b004      	add	sp, #16
 800813a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800813e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008142:	eb00 0904 	add.w	r9, r0, r4
 8008146:	d1e5      	bne.n	8008114 <__cvt+0x6a>
 8008148:	7803      	ldrb	r3, [r0, #0]
 800814a:	2b30      	cmp	r3, #48	@ 0x30
 800814c:	d10a      	bne.n	8008164 <__cvt+0xba>
 800814e:	2200      	movs	r2, #0
 8008150:	2300      	movs	r3, #0
 8008152:	4630      	mov	r0, r6
 8008154:	4639      	mov	r1, r7
 8008156:	f7f8 fcb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800815a:	b918      	cbnz	r0, 8008164 <__cvt+0xba>
 800815c:	f1c4 0401 	rsb	r4, r4, #1
 8008160:	f8ca 4000 	str.w	r4, [sl]
 8008164:	f8da 3000 	ldr.w	r3, [sl]
 8008168:	4499      	add	r9, r3
 800816a:	e7d3      	b.n	8008114 <__cvt+0x6a>
 800816c:	1c59      	adds	r1, r3, #1
 800816e:	9103      	str	r1, [sp, #12]
 8008170:	701a      	strb	r2, [r3, #0]
 8008172:	e7d9      	b.n	8008128 <__cvt+0x7e>

08008174 <__exponent>:
 8008174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008176:	2900      	cmp	r1, #0
 8008178:	bfba      	itte	lt
 800817a:	4249      	neglt	r1, r1
 800817c:	232d      	movlt	r3, #45	@ 0x2d
 800817e:	232b      	movge	r3, #43	@ 0x2b
 8008180:	2909      	cmp	r1, #9
 8008182:	7002      	strb	r2, [r0, #0]
 8008184:	7043      	strb	r3, [r0, #1]
 8008186:	dd29      	ble.n	80081dc <__exponent+0x68>
 8008188:	f10d 0307 	add.w	r3, sp, #7
 800818c:	461d      	mov	r5, r3
 800818e:	270a      	movs	r7, #10
 8008190:	461a      	mov	r2, r3
 8008192:	fbb1 f6f7 	udiv	r6, r1, r7
 8008196:	fb07 1416 	mls	r4, r7, r6, r1
 800819a:	3430      	adds	r4, #48	@ 0x30
 800819c:	f802 4c01 	strb.w	r4, [r2, #-1]
 80081a0:	460c      	mov	r4, r1
 80081a2:	2c63      	cmp	r4, #99	@ 0x63
 80081a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80081a8:	4631      	mov	r1, r6
 80081aa:	dcf1      	bgt.n	8008190 <__exponent+0x1c>
 80081ac:	3130      	adds	r1, #48	@ 0x30
 80081ae:	1e94      	subs	r4, r2, #2
 80081b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80081b4:	1c41      	adds	r1, r0, #1
 80081b6:	4623      	mov	r3, r4
 80081b8:	42ab      	cmp	r3, r5
 80081ba:	d30a      	bcc.n	80081d2 <__exponent+0x5e>
 80081bc:	f10d 0309 	add.w	r3, sp, #9
 80081c0:	1a9b      	subs	r3, r3, r2
 80081c2:	42ac      	cmp	r4, r5
 80081c4:	bf88      	it	hi
 80081c6:	2300      	movhi	r3, #0
 80081c8:	3302      	adds	r3, #2
 80081ca:	4403      	add	r3, r0
 80081cc:	1a18      	subs	r0, r3, r0
 80081ce:	b003      	add	sp, #12
 80081d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80081d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80081da:	e7ed      	b.n	80081b8 <__exponent+0x44>
 80081dc:	2330      	movs	r3, #48	@ 0x30
 80081de:	3130      	adds	r1, #48	@ 0x30
 80081e0:	7083      	strb	r3, [r0, #2]
 80081e2:	70c1      	strb	r1, [r0, #3]
 80081e4:	1d03      	adds	r3, r0, #4
 80081e6:	e7f1      	b.n	80081cc <__exponent+0x58>

080081e8 <_printf_float>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	b08d      	sub	sp, #52	@ 0x34
 80081ee:	460c      	mov	r4, r1
 80081f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80081f4:	4616      	mov	r6, r2
 80081f6:	461f      	mov	r7, r3
 80081f8:	4605      	mov	r5, r0
 80081fa:	f001 f8cf 	bl	800939c <_localeconv_r>
 80081fe:	6803      	ldr	r3, [r0, #0]
 8008200:	9304      	str	r3, [sp, #16]
 8008202:	4618      	mov	r0, r3
 8008204:	f7f8 f834 	bl	8000270 <strlen>
 8008208:	2300      	movs	r3, #0
 800820a:	930a      	str	r3, [sp, #40]	@ 0x28
 800820c:	f8d8 3000 	ldr.w	r3, [r8]
 8008210:	9005      	str	r0, [sp, #20]
 8008212:	3307      	adds	r3, #7
 8008214:	f023 0307 	bic.w	r3, r3, #7
 8008218:	f103 0208 	add.w	r2, r3, #8
 800821c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008220:	f8d4 b000 	ldr.w	fp, [r4]
 8008224:	f8c8 2000 	str.w	r2, [r8]
 8008228:	e9d3 8900 	ldrd	r8, r9, [r3]
 800822c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008230:	9307      	str	r3, [sp, #28]
 8008232:	f8cd 8018 	str.w	r8, [sp, #24]
 8008236:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800823a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800823e:	4b9c      	ldr	r3, [pc, #624]	@ (80084b0 <_printf_float+0x2c8>)
 8008240:	f04f 32ff 	mov.w	r2, #4294967295
 8008244:	f7f8 fc72 	bl	8000b2c <__aeabi_dcmpun>
 8008248:	bb70      	cbnz	r0, 80082a8 <_printf_float+0xc0>
 800824a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800824e:	4b98      	ldr	r3, [pc, #608]	@ (80084b0 <_printf_float+0x2c8>)
 8008250:	f04f 32ff 	mov.w	r2, #4294967295
 8008254:	f7f8 fc4c 	bl	8000af0 <__aeabi_dcmple>
 8008258:	bb30      	cbnz	r0, 80082a8 <_printf_float+0xc0>
 800825a:	2200      	movs	r2, #0
 800825c:	2300      	movs	r3, #0
 800825e:	4640      	mov	r0, r8
 8008260:	4649      	mov	r1, r9
 8008262:	f7f8 fc3b 	bl	8000adc <__aeabi_dcmplt>
 8008266:	b110      	cbz	r0, 800826e <_printf_float+0x86>
 8008268:	232d      	movs	r3, #45	@ 0x2d
 800826a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800826e:	4a91      	ldr	r2, [pc, #580]	@ (80084b4 <_printf_float+0x2cc>)
 8008270:	4b91      	ldr	r3, [pc, #580]	@ (80084b8 <_printf_float+0x2d0>)
 8008272:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008276:	bf94      	ite	ls
 8008278:	4690      	movls	r8, r2
 800827a:	4698      	movhi	r8, r3
 800827c:	2303      	movs	r3, #3
 800827e:	6123      	str	r3, [r4, #16]
 8008280:	f02b 0304 	bic.w	r3, fp, #4
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	f04f 0900 	mov.w	r9, #0
 800828a:	9700      	str	r7, [sp, #0]
 800828c:	4633      	mov	r3, r6
 800828e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008290:	4621      	mov	r1, r4
 8008292:	4628      	mov	r0, r5
 8008294:	f000 f9d2 	bl	800863c <_printf_common>
 8008298:	3001      	adds	r0, #1
 800829a:	f040 808d 	bne.w	80083b8 <_printf_float+0x1d0>
 800829e:	f04f 30ff 	mov.w	r0, #4294967295
 80082a2:	b00d      	add	sp, #52	@ 0x34
 80082a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a8:	4642      	mov	r2, r8
 80082aa:	464b      	mov	r3, r9
 80082ac:	4640      	mov	r0, r8
 80082ae:	4649      	mov	r1, r9
 80082b0:	f7f8 fc3c 	bl	8000b2c <__aeabi_dcmpun>
 80082b4:	b140      	cbz	r0, 80082c8 <_printf_float+0xe0>
 80082b6:	464b      	mov	r3, r9
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	bfbc      	itt	lt
 80082bc:	232d      	movlt	r3, #45	@ 0x2d
 80082be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80082c2:	4a7e      	ldr	r2, [pc, #504]	@ (80084bc <_printf_float+0x2d4>)
 80082c4:	4b7e      	ldr	r3, [pc, #504]	@ (80084c0 <_printf_float+0x2d8>)
 80082c6:	e7d4      	b.n	8008272 <_printf_float+0x8a>
 80082c8:	6863      	ldr	r3, [r4, #4]
 80082ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80082ce:	9206      	str	r2, [sp, #24]
 80082d0:	1c5a      	adds	r2, r3, #1
 80082d2:	d13b      	bne.n	800834c <_printf_float+0x164>
 80082d4:	2306      	movs	r3, #6
 80082d6:	6063      	str	r3, [r4, #4]
 80082d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80082dc:	2300      	movs	r3, #0
 80082de:	6022      	str	r2, [r4, #0]
 80082e0:	9303      	str	r3, [sp, #12]
 80082e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80082e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80082e8:	ab09      	add	r3, sp, #36	@ 0x24
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	6861      	ldr	r1, [r4, #4]
 80082ee:	ec49 8b10 	vmov	d0, r8, r9
 80082f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80082f6:	4628      	mov	r0, r5
 80082f8:	f7ff fed7 	bl	80080aa <__cvt>
 80082fc:	9b06      	ldr	r3, [sp, #24]
 80082fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008300:	2b47      	cmp	r3, #71	@ 0x47
 8008302:	4680      	mov	r8, r0
 8008304:	d129      	bne.n	800835a <_printf_float+0x172>
 8008306:	1cc8      	adds	r0, r1, #3
 8008308:	db02      	blt.n	8008310 <_printf_float+0x128>
 800830a:	6863      	ldr	r3, [r4, #4]
 800830c:	4299      	cmp	r1, r3
 800830e:	dd41      	ble.n	8008394 <_printf_float+0x1ac>
 8008310:	f1aa 0a02 	sub.w	sl, sl, #2
 8008314:	fa5f fa8a 	uxtb.w	sl, sl
 8008318:	3901      	subs	r1, #1
 800831a:	4652      	mov	r2, sl
 800831c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008320:	9109      	str	r1, [sp, #36]	@ 0x24
 8008322:	f7ff ff27 	bl	8008174 <__exponent>
 8008326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008328:	1813      	adds	r3, r2, r0
 800832a:	2a01      	cmp	r2, #1
 800832c:	4681      	mov	r9, r0
 800832e:	6123      	str	r3, [r4, #16]
 8008330:	dc02      	bgt.n	8008338 <_printf_float+0x150>
 8008332:	6822      	ldr	r2, [r4, #0]
 8008334:	07d2      	lsls	r2, r2, #31
 8008336:	d501      	bpl.n	800833c <_printf_float+0x154>
 8008338:	3301      	adds	r3, #1
 800833a:	6123      	str	r3, [r4, #16]
 800833c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008340:	2b00      	cmp	r3, #0
 8008342:	d0a2      	beq.n	800828a <_printf_float+0xa2>
 8008344:	232d      	movs	r3, #45	@ 0x2d
 8008346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800834a:	e79e      	b.n	800828a <_printf_float+0xa2>
 800834c:	9a06      	ldr	r2, [sp, #24]
 800834e:	2a47      	cmp	r2, #71	@ 0x47
 8008350:	d1c2      	bne.n	80082d8 <_printf_float+0xf0>
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1c0      	bne.n	80082d8 <_printf_float+0xf0>
 8008356:	2301      	movs	r3, #1
 8008358:	e7bd      	b.n	80082d6 <_printf_float+0xee>
 800835a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800835e:	d9db      	bls.n	8008318 <_printf_float+0x130>
 8008360:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008364:	d118      	bne.n	8008398 <_printf_float+0x1b0>
 8008366:	2900      	cmp	r1, #0
 8008368:	6863      	ldr	r3, [r4, #4]
 800836a:	dd0b      	ble.n	8008384 <_printf_float+0x19c>
 800836c:	6121      	str	r1, [r4, #16]
 800836e:	b913      	cbnz	r3, 8008376 <_printf_float+0x18e>
 8008370:	6822      	ldr	r2, [r4, #0]
 8008372:	07d0      	lsls	r0, r2, #31
 8008374:	d502      	bpl.n	800837c <_printf_float+0x194>
 8008376:	3301      	adds	r3, #1
 8008378:	440b      	add	r3, r1
 800837a:	6123      	str	r3, [r4, #16]
 800837c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800837e:	f04f 0900 	mov.w	r9, #0
 8008382:	e7db      	b.n	800833c <_printf_float+0x154>
 8008384:	b913      	cbnz	r3, 800838c <_printf_float+0x1a4>
 8008386:	6822      	ldr	r2, [r4, #0]
 8008388:	07d2      	lsls	r2, r2, #31
 800838a:	d501      	bpl.n	8008390 <_printf_float+0x1a8>
 800838c:	3302      	adds	r3, #2
 800838e:	e7f4      	b.n	800837a <_printf_float+0x192>
 8008390:	2301      	movs	r3, #1
 8008392:	e7f2      	b.n	800837a <_printf_float+0x192>
 8008394:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008398:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800839a:	4299      	cmp	r1, r3
 800839c:	db05      	blt.n	80083aa <_printf_float+0x1c2>
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	6121      	str	r1, [r4, #16]
 80083a2:	07d8      	lsls	r0, r3, #31
 80083a4:	d5ea      	bpl.n	800837c <_printf_float+0x194>
 80083a6:	1c4b      	adds	r3, r1, #1
 80083a8:	e7e7      	b.n	800837a <_printf_float+0x192>
 80083aa:	2900      	cmp	r1, #0
 80083ac:	bfd4      	ite	le
 80083ae:	f1c1 0202 	rsble	r2, r1, #2
 80083b2:	2201      	movgt	r2, #1
 80083b4:	4413      	add	r3, r2
 80083b6:	e7e0      	b.n	800837a <_printf_float+0x192>
 80083b8:	6823      	ldr	r3, [r4, #0]
 80083ba:	055a      	lsls	r2, r3, #21
 80083bc:	d407      	bmi.n	80083ce <_printf_float+0x1e6>
 80083be:	6923      	ldr	r3, [r4, #16]
 80083c0:	4642      	mov	r2, r8
 80083c2:	4631      	mov	r1, r6
 80083c4:	4628      	mov	r0, r5
 80083c6:	47b8      	blx	r7
 80083c8:	3001      	adds	r0, #1
 80083ca:	d12b      	bne.n	8008424 <_printf_float+0x23c>
 80083cc:	e767      	b.n	800829e <_printf_float+0xb6>
 80083ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80083d2:	f240 80dd 	bls.w	8008590 <_printf_float+0x3a8>
 80083d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80083da:	2200      	movs	r2, #0
 80083dc:	2300      	movs	r3, #0
 80083de:	f7f8 fb73 	bl	8000ac8 <__aeabi_dcmpeq>
 80083e2:	2800      	cmp	r0, #0
 80083e4:	d033      	beq.n	800844e <_printf_float+0x266>
 80083e6:	4a37      	ldr	r2, [pc, #220]	@ (80084c4 <_printf_float+0x2dc>)
 80083e8:	2301      	movs	r3, #1
 80083ea:	4631      	mov	r1, r6
 80083ec:	4628      	mov	r0, r5
 80083ee:	47b8      	blx	r7
 80083f0:	3001      	adds	r0, #1
 80083f2:	f43f af54 	beq.w	800829e <_printf_float+0xb6>
 80083f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80083fa:	4543      	cmp	r3, r8
 80083fc:	db02      	blt.n	8008404 <_printf_float+0x21c>
 80083fe:	6823      	ldr	r3, [r4, #0]
 8008400:	07d8      	lsls	r0, r3, #31
 8008402:	d50f      	bpl.n	8008424 <_printf_float+0x23c>
 8008404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008408:	4631      	mov	r1, r6
 800840a:	4628      	mov	r0, r5
 800840c:	47b8      	blx	r7
 800840e:	3001      	adds	r0, #1
 8008410:	f43f af45 	beq.w	800829e <_printf_float+0xb6>
 8008414:	f04f 0900 	mov.w	r9, #0
 8008418:	f108 38ff 	add.w	r8, r8, #4294967295
 800841c:	f104 0a1a 	add.w	sl, r4, #26
 8008420:	45c8      	cmp	r8, r9
 8008422:	dc09      	bgt.n	8008438 <_printf_float+0x250>
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	079b      	lsls	r3, r3, #30
 8008428:	f100 8103 	bmi.w	8008632 <_printf_float+0x44a>
 800842c:	68e0      	ldr	r0, [r4, #12]
 800842e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008430:	4298      	cmp	r0, r3
 8008432:	bfb8      	it	lt
 8008434:	4618      	movlt	r0, r3
 8008436:	e734      	b.n	80082a2 <_printf_float+0xba>
 8008438:	2301      	movs	r3, #1
 800843a:	4652      	mov	r2, sl
 800843c:	4631      	mov	r1, r6
 800843e:	4628      	mov	r0, r5
 8008440:	47b8      	blx	r7
 8008442:	3001      	adds	r0, #1
 8008444:	f43f af2b 	beq.w	800829e <_printf_float+0xb6>
 8008448:	f109 0901 	add.w	r9, r9, #1
 800844c:	e7e8      	b.n	8008420 <_printf_float+0x238>
 800844e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008450:	2b00      	cmp	r3, #0
 8008452:	dc39      	bgt.n	80084c8 <_printf_float+0x2e0>
 8008454:	4a1b      	ldr	r2, [pc, #108]	@ (80084c4 <_printf_float+0x2dc>)
 8008456:	2301      	movs	r3, #1
 8008458:	4631      	mov	r1, r6
 800845a:	4628      	mov	r0, r5
 800845c:	47b8      	blx	r7
 800845e:	3001      	adds	r0, #1
 8008460:	f43f af1d 	beq.w	800829e <_printf_float+0xb6>
 8008464:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008468:	ea59 0303 	orrs.w	r3, r9, r3
 800846c:	d102      	bne.n	8008474 <_printf_float+0x28c>
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	07d9      	lsls	r1, r3, #31
 8008472:	d5d7      	bpl.n	8008424 <_printf_float+0x23c>
 8008474:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008478:	4631      	mov	r1, r6
 800847a:	4628      	mov	r0, r5
 800847c:	47b8      	blx	r7
 800847e:	3001      	adds	r0, #1
 8008480:	f43f af0d 	beq.w	800829e <_printf_float+0xb6>
 8008484:	f04f 0a00 	mov.w	sl, #0
 8008488:	f104 0b1a 	add.w	fp, r4, #26
 800848c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800848e:	425b      	negs	r3, r3
 8008490:	4553      	cmp	r3, sl
 8008492:	dc01      	bgt.n	8008498 <_printf_float+0x2b0>
 8008494:	464b      	mov	r3, r9
 8008496:	e793      	b.n	80083c0 <_printf_float+0x1d8>
 8008498:	2301      	movs	r3, #1
 800849a:	465a      	mov	r2, fp
 800849c:	4631      	mov	r1, r6
 800849e:	4628      	mov	r0, r5
 80084a0:	47b8      	blx	r7
 80084a2:	3001      	adds	r0, #1
 80084a4:	f43f aefb 	beq.w	800829e <_printf_float+0xb6>
 80084a8:	f10a 0a01 	add.w	sl, sl, #1
 80084ac:	e7ee      	b.n	800848c <_printf_float+0x2a4>
 80084ae:	bf00      	nop
 80084b0:	7fefffff 	.word	0x7fefffff
 80084b4:	0800d34c 	.word	0x0800d34c
 80084b8:	0800d350 	.word	0x0800d350
 80084bc:	0800d354 	.word	0x0800d354
 80084c0:	0800d358 	.word	0x0800d358
 80084c4:	0800d35c 	.word	0x0800d35c
 80084c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80084ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80084ce:	4553      	cmp	r3, sl
 80084d0:	bfa8      	it	ge
 80084d2:	4653      	movge	r3, sl
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	4699      	mov	r9, r3
 80084d8:	dc36      	bgt.n	8008548 <_printf_float+0x360>
 80084da:	f04f 0b00 	mov.w	fp, #0
 80084de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084e2:	f104 021a 	add.w	r2, r4, #26
 80084e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80084e8:	9306      	str	r3, [sp, #24]
 80084ea:	eba3 0309 	sub.w	r3, r3, r9
 80084ee:	455b      	cmp	r3, fp
 80084f0:	dc31      	bgt.n	8008556 <_printf_float+0x36e>
 80084f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084f4:	459a      	cmp	sl, r3
 80084f6:	dc3a      	bgt.n	800856e <_printf_float+0x386>
 80084f8:	6823      	ldr	r3, [r4, #0]
 80084fa:	07da      	lsls	r2, r3, #31
 80084fc:	d437      	bmi.n	800856e <_printf_float+0x386>
 80084fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008500:	ebaa 0903 	sub.w	r9, sl, r3
 8008504:	9b06      	ldr	r3, [sp, #24]
 8008506:	ebaa 0303 	sub.w	r3, sl, r3
 800850a:	4599      	cmp	r9, r3
 800850c:	bfa8      	it	ge
 800850e:	4699      	movge	r9, r3
 8008510:	f1b9 0f00 	cmp.w	r9, #0
 8008514:	dc33      	bgt.n	800857e <_printf_float+0x396>
 8008516:	f04f 0800 	mov.w	r8, #0
 800851a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800851e:	f104 0b1a 	add.w	fp, r4, #26
 8008522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008524:	ebaa 0303 	sub.w	r3, sl, r3
 8008528:	eba3 0309 	sub.w	r3, r3, r9
 800852c:	4543      	cmp	r3, r8
 800852e:	f77f af79 	ble.w	8008424 <_printf_float+0x23c>
 8008532:	2301      	movs	r3, #1
 8008534:	465a      	mov	r2, fp
 8008536:	4631      	mov	r1, r6
 8008538:	4628      	mov	r0, r5
 800853a:	47b8      	blx	r7
 800853c:	3001      	adds	r0, #1
 800853e:	f43f aeae 	beq.w	800829e <_printf_float+0xb6>
 8008542:	f108 0801 	add.w	r8, r8, #1
 8008546:	e7ec      	b.n	8008522 <_printf_float+0x33a>
 8008548:	4642      	mov	r2, r8
 800854a:	4631      	mov	r1, r6
 800854c:	4628      	mov	r0, r5
 800854e:	47b8      	blx	r7
 8008550:	3001      	adds	r0, #1
 8008552:	d1c2      	bne.n	80084da <_printf_float+0x2f2>
 8008554:	e6a3      	b.n	800829e <_printf_float+0xb6>
 8008556:	2301      	movs	r3, #1
 8008558:	4631      	mov	r1, r6
 800855a:	4628      	mov	r0, r5
 800855c:	9206      	str	r2, [sp, #24]
 800855e:	47b8      	blx	r7
 8008560:	3001      	adds	r0, #1
 8008562:	f43f ae9c 	beq.w	800829e <_printf_float+0xb6>
 8008566:	9a06      	ldr	r2, [sp, #24]
 8008568:	f10b 0b01 	add.w	fp, fp, #1
 800856c:	e7bb      	b.n	80084e6 <_printf_float+0x2fe>
 800856e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008572:	4631      	mov	r1, r6
 8008574:	4628      	mov	r0, r5
 8008576:	47b8      	blx	r7
 8008578:	3001      	adds	r0, #1
 800857a:	d1c0      	bne.n	80084fe <_printf_float+0x316>
 800857c:	e68f      	b.n	800829e <_printf_float+0xb6>
 800857e:	9a06      	ldr	r2, [sp, #24]
 8008580:	464b      	mov	r3, r9
 8008582:	4442      	add	r2, r8
 8008584:	4631      	mov	r1, r6
 8008586:	4628      	mov	r0, r5
 8008588:	47b8      	blx	r7
 800858a:	3001      	adds	r0, #1
 800858c:	d1c3      	bne.n	8008516 <_printf_float+0x32e>
 800858e:	e686      	b.n	800829e <_printf_float+0xb6>
 8008590:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008594:	f1ba 0f01 	cmp.w	sl, #1
 8008598:	dc01      	bgt.n	800859e <_printf_float+0x3b6>
 800859a:	07db      	lsls	r3, r3, #31
 800859c:	d536      	bpl.n	800860c <_printf_float+0x424>
 800859e:	2301      	movs	r3, #1
 80085a0:	4642      	mov	r2, r8
 80085a2:	4631      	mov	r1, r6
 80085a4:	4628      	mov	r0, r5
 80085a6:	47b8      	blx	r7
 80085a8:	3001      	adds	r0, #1
 80085aa:	f43f ae78 	beq.w	800829e <_printf_float+0xb6>
 80085ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085b2:	4631      	mov	r1, r6
 80085b4:	4628      	mov	r0, r5
 80085b6:	47b8      	blx	r7
 80085b8:	3001      	adds	r0, #1
 80085ba:	f43f ae70 	beq.w	800829e <_printf_float+0xb6>
 80085be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80085c2:	2200      	movs	r2, #0
 80085c4:	2300      	movs	r3, #0
 80085c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085ca:	f7f8 fa7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80085ce:	b9c0      	cbnz	r0, 8008602 <_printf_float+0x41a>
 80085d0:	4653      	mov	r3, sl
 80085d2:	f108 0201 	add.w	r2, r8, #1
 80085d6:	4631      	mov	r1, r6
 80085d8:	4628      	mov	r0, r5
 80085da:	47b8      	blx	r7
 80085dc:	3001      	adds	r0, #1
 80085de:	d10c      	bne.n	80085fa <_printf_float+0x412>
 80085e0:	e65d      	b.n	800829e <_printf_float+0xb6>
 80085e2:	2301      	movs	r3, #1
 80085e4:	465a      	mov	r2, fp
 80085e6:	4631      	mov	r1, r6
 80085e8:	4628      	mov	r0, r5
 80085ea:	47b8      	blx	r7
 80085ec:	3001      	adds	r0, #1
 80085ee:	f43f ae56 	beq.w	800829e <_printf_float+0xb6>
 80085f2:	f108 0801 	add.w	r8, r8, #1
 80085f6:	45d0      	cmp	r8, sl
 80085f8:	dbf3      	blt.n	80085e2 <_printf_float+0x3fa>
 80085fa:	464b      	mov	r3, r9
 80085fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008600:	e6df      	b.n	80083c2 <_printf_float+0x1da>
 8008602:	f04f 0800 	mov.w	r8, #0
 8008606:	f104 0b1a 	add.w	fp, r4, #26
 800860a:	e7f4      	b.n	80085f6 <_printf_float+0x40e>
 800860c:	2301      	movs	r3, #1
 800860e:	4642      	mov	r2, r8
 8008610:	e7e1      	b.n	80085d6 <_printf_float+0x3ee>
 8008612:	2301      	movs	r3, #1
 8008614:	464a      	mov	r2, r9
 8008616:	4631      	mov	r1, r6
 8008618:	4628      	mov	r0, r5
 800861a:	47b8      	blx	r7
 800861c:	3001      	adds	r0, #1
 800861e:	f43f ae3e 	beq.w	800829e <_printf_float+0xb6>
 8008622:	f108 0801 	add.w	r8, r8, #1
 8008626:	68e3      	ldr	r3, [r4, #12]
 8008628:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800862a:	1a5b      	subs	r3, r3, r1
 800862c:	4543      	cmp	r3, r8
 800862e:	dcf0      	bgt.n	8008612 <_printf_float+0x42a>
 8008630:	e6fc      	b.n	800842c <_printf_float+0x244>
 8008632:	f04f 0800 	mov.w	r8, #0
 8008636:	f104 0919 	add.w	r9, r4, #25
 800863a:	e7f4      	b.n	8008626 <_printf_float+0x43e>

0800863c <_printf_common>:
 800863c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008640:	4616      	mov	r6, r2
 8008642:	4698      	mov	r8, r3
 8008644:	688a      	ldr	r2, [r1, #8]
 8008646:	690b      	ldr	r3, [r1, #16]
 8008648:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800864c:	4293      	cmp	r3, r2
 800864e:	bfb8      	it	lt
 8008650:	4613      	movlt	r3, r2
 8008652:	6033      	str	r3, [r6, #0]
 8008654:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008658:	4607      	mov	r7, r0
 800865a:	460c      	mov	r4, r1
 800865c:	b10a      	cbz	r2, 8008662 <_printf_common+0x26>
 800865e:	3301      	adds	r3, #1
 8008660:	6033      	str	r3, [r6, #0]
 8008662:	6823      	ldr	r3, [r4, #0]
 8008664:	0699      	lsls	r1, r3, #26
 8008666:	bf42      	ittt	mi
 8008668:	6833      	ldrmi	r3, [r6, #0]
 800866a:	3302      	addmi	r3, #2
 800866c:	6033      	strmi	r3, [r6, #0]
 800866e:	6825      	ldr	r5, [r4, #0]
 8008670:	f015 0506 	ands.w	r5, r5, #6
 8008674:	d106      	bne.n	8008684 <_printf_common+0x48>
 8008676:	f104 0a19 	add.w	sl, r4, #25
 800867a:	68e3      	ldr	r3, [r4, #12]
 800867c:	6832      	ldr	r2, [r6, #0]
 800867e:	1a9b      	subs	r3, r3, r2
 8008680:	42ab      	cmp	r3, r5
 8008682:	dc26      	bgt.n	80086d2 <_printf_common+0x96>
 8008684:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008688:	6822      	ldr	r2, [r4, #0]
 800868a:	3b00      	subs	r3, #0
 800868c:	bf18      	it	ne
 800868e:	2301      	movne	r3, #1
 8008690:	0692      	lsls	r2, r2, #26
 8008692:	d42b      	bmi.n	80086ec <_printf_common+0xb0>
 8008694:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008698:	4641      	mov	r1, r8
 800869a:	4638      	mov	r0, r7
 800869c:	47c8      	blx	r9
 800869e:	3001      	adds	r0, #1
 80086a0:	d01e      	beq.n	80086e0 <_printf_common+0xa4>
 80086a2:	6823      	ldr	r3, [r4, #0]
 80086a4:	6922      	ldr	r2, [r4, #16]
 80086a6:	f003 0306 	and.w	r3, r3, #6
 80086aa:	2b04      	cmp	r3, #4
 80086ac:	bf02      	ittt	eq
 80086ae:	68e5      	ldreq	r5, [r4, #12]
 80086b0:	6833      	ldreq	r3, [r6, #0]
 80086b2:	1aed      	subeq	r5, r5, r3
 80086b4:	68a3      	ldr	r3, [r4, #8]
 80086b6:	bf0c      	ite	eq
 80086b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086bc:	2500      	movne	r5, #0
 80086be:	4293      	cmp	r3, r2
 80086c0:	bfc4      	itt	gt
 80086c2:	1a9b      	subgt	r3, r3, r2
 80086c4:	18ed      	addgt	r5, r5, r3
 80086c6:	2600      	movs	r6, #0
 80086c8:	341a      	adds	r4, #26
 80086ca:	42b5      	cmp	r5, r6
 80086cc:	d11a      	bne.n	8008704 <_printf_common+0xc8>
 80086ce:	2000      	movs	r0, #0
 80086d0:	e008      	b.n	80086e4 <_printf_common+0xa8>
 80086d2:	2301      	movs	r3, #1
 80086d4:	4652      	mov	r2, sl
 80086d6:	4641      	mov	r1, r8
 80086d8:	4638      	mov	r0, r7
 80086da:	47c8      	blx	r9
 80086dc:	3001      	adds	r0, #1
 80086de:	d103      	bne.n	80086e8 <_printf_common+0xac>
 80086e0:	f04f 30ff 	mov.w	r0, #4294967295
 80086e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086e8:	3501      	adds	r5, #1
 80086ea:	e7c6      	b.n	800867a <_printf_common+0x3e>
 80086ec:	18e1      	adds	r1, r4, r3
 80086ee:	1c5a      	adds	r2, r3, #1
 80086f0:	2030      	movs	r0, #48	@ 0x30
 80086f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086f6:	4422      	add	r2, r4
 80086f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008700:	3302      	adds	r3, #2
 8008702:	e7c7      	b.n	8008694 <_printf_common+0x58>
 8008704:	2301      	movs	r3, #1
 8008706:	4622      	mov	r2, r4
 8008708:	4641      	mov	r1, r8
 800870a:	4638      	mov	r0, r7
 800870c:	47c8      	blx	r9
 800870e:	3001      	adds	r0, #1
 8008710:	d0e6      	beq.n	80086e0 <_printf_common+0xa4>
 8008712:	3601      	adds	r6, #1
 8008714:	e7d9      	b.n	80086ca <_printf_common+0x8e>
	...

08008718 <_printf_i>:
 8008718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800871c:	7e0f      	ldrb	r7, [r1, #24]
 800871e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008720:	2f78      	cmp	r7, #120	@ 0x78
 8008722:	4691      	mov	r9, r2
 8008724:	4680      	mov	r8, r0
 8008726:	460c      	mov	r4, r1
 8008728:	469a      	mov	sl, r3
 800872a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800872e:	d807      	bhi.n	8008740 <_printf_i+0x28>
 8008730:	2f62      	cmp	r7, #98	@ 0x62
 8008732:	d80a      	bhi.n	800874a <_printf_i+0x32>
 8008734:	2f00      	cmp	r7, #0
 8008736:	f000 80d2 	beq.w	80088de <_printf_i+0x1c6>
 800873a:	2f58      	cmp	r7, #88	@ 0x58
 800873c:	f000 80b9 	beq.w	80088b2 <_printf_i+0x19a>
 8008740:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008744:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008748:	e03a      	b.n	80087c0 <_printf_i+0xa8>
 800874a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800874e:	2b15      	cmp	r3, #21
 8008750:	d8f6      	bhi.n	8008740 <_printf_i+0x28>
 8008752:	a101      	add	r1, pc, #4	@ (adr r1, 8008758 <_printf_i+0x40>)
 8008754:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008758:	080087b1 	.word	0x080087b1
 800875c:	080087c5 	.word	0x080087c5
 8008760:	08008741 	.word	0x08008741
 8008764:	08008741 	.word	0x08008741
 8008768:	08008741 	.word	0x08008741
 800876c:	08008741 	.word	0x08008741
 8008770:	080087c5 	.word	0x080087c5
 8008774:	08008741 	.word	0x08008741
 8008778:	08008741 	.word	0x08008741
 800877c:	08008741 	.word	0x08008741
 8008780:	08008741 	.word	0x08008741
 8008784:	080088c5 	.word	0x080088c5
 8008788:	080087ef 	.word	0x080087ef
 800878c:	0800887f 	.word	0x0800887f
 8008790:	08008741 	.word	0x08008741
 8008794:	08008741 	.word	0x08008741
 8008798:	080088e7 	.word	0x080088e7
 800879c:	08008741 	.word	0x08008741
 80087a0:	080087ef 	.word	0x080087ef
 80087a4:	08008741 	.word	0x08008741
 80087a8:	08008741 	.word	0x08008741
 80087ac:	08008887 	.word	0x08008887
 80087b0:	6833      	ldr	r3, [r6, #0]
 80087b2:	1d1a      	adds	r2, r3, #4
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	6032      	str	r2, [r6, #0]
 80087b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80087c0:	2301      	movs	r3, #1
 80087c2:	e09d      	b.n	8008900 <_printf_i+0x1e8>
 80087c4:	6833      	ldr	r3, [r6, #0]
 80087c6:	6820      	ldr	r0, [r4, #0]
 80087c8:	1d19      	adds	r1, r3, #4
 80087ca:	6031      	str	r1, [r6, #0]
 80087cc:	0606      	lsls	r6, r0, #24
 80087ce:	d501      	bpl.n	80087d4 <_printf_i+0xbc>
 80087d0:	681d      	ldr	r5, [r3, #0]
 80087d2:	e003      	b.n	80087dc <_printf_i+0xc4>
 80087d4:	0645      	lsls	r5, r0, #25
 80087d6:	d5fb      	bpl.n	80087d0 <_printf_i+0xb8>
 80087d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087dc:	2d00      	cmp	r5, #0
 80087de:	da03      	bge.n	80087e8 <_printf_i+0xd0>
 80087e0:	232d      	movs	r3, #45	@ 0x2d
 80087e2:	426d      	negs	r5, r5
 80087e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087e8:	4859      	ldr	r0, [pc, #356]	@ (8008950 <_printf_i+0x238>)
 80087ea:	230a      	movs	r3, #10
 80087ec:	e011      	b.n	8008812 <_printf_i+0xfa>
 80087ee:	6821      	ldr	r1, [r4, #0]
 80087f0:	6833      	ldr	r3, [r6, #0]
 80087f2:	0608      	lsls	r0, r1, #24
 80087f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80087f8:	d402      	bmi.n	8008800 <_printf_i+0xe8>
 80087fa:	0649      	lsls	r1, r1, #25
 80087fc:	bf48      	it	mi
 80087fe:	b2ad      	uxthmi	r5, r5
 8008800:	2f6f      	cmp	r7, #111	@ 0x6f
 8008802:	4853      	ldr	r0, [pc, #332]	@ (8008950 <_printf_i+0x238>)
 8008804:	6033      	str	r3, [r6, #0]
 8008806:	bf14      	ite	ne
 8008808:	230a      	movne	r3, #10
 800880a:	2308      	moveq	r3, #8
 800880c:	2100      	movs	r1, #0
 800880e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008812:	6866      	ldr	r6, [r4, #4]
 8008814:	60a6      	str	r6, [r4, #8]
 8008816:	2e00      	cmp	r6, #0
 8008818:	bfa2      	ittt	ge
 800881a:	6821      	ldrge	r1, [r4, #0]
 800881c:	f021 0104 	bicge.w	r1, r1, #4
 8008820:	6021      	strge	r1, [r4, #0]
 8008822:	b90d      	cbnz	r5, 8008828 <_printf_i+0x110>
 8008824:	2e00      	cmp	r6, #0
 8008826:	d04b      	beq.n	80088c0 <_printf_i+0x1a8>
 8008828:	4616      	mov	r6, r2
 800882a:	fbb5 f1f3 	udiv	r1, r5, r3
 800882e:	fb03 5711 	mls	r7, r3, r1, r5
 8008832:	5dc7      	ldrb	r7, [r0, r7]
 8008834:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008838:	462f      	mov	r7, r5
 800883a:	42bb      	cmp	r3, r7
 800883c:	460d      	mov	r5, r1
 800883e:	d9f4      	bls.n	800882a <_printf_i+0x112>
 8008840:	2b08      	cmp	r3, #8
 8008842:	d10b      	bne.n	800885c <_printf_i+0x144>
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	07df      	lsls	r7, r3, #31
 8008848:	d508      	bpl.n	800885c <_printf_i+0x144>
 800884a:	6923      	ldr	r3, [r4, #16]
 800884c:	6861      	ldr	r1, [r4, #4]
 800884e:	4299      	cmp	r1, r3
 8008850:	bfde      	ittt	le
 8008852:	2330      	movle	r3, #48	@ 0x30
 8008854:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008858:	f106 36ff 	addle.w	r6, r6, #4294967295
 800885c:	1b92      	subs	r2, r2, r6
 800885e:	6122      	str	r2, [r4, #16]
 8008860:	f8cd a000 	str.w	sl, [sp]
 8008864:	464b      	mov	r3, r9
 8008866:	aa03      	add	r2, sp, #12
 8008868:	4621      	mov	r1, r4
 800886a:	4640      	mov	r0, r8
 800886c:	f7ff fee6 	bl	800863c <_printf_common>
 8008870:	3001      	adds	r0, #1
 8008872:	d14a      	bne.n	800890a <_printf_i+0x1f2>
 8008874:	f04f 30ff 	mov.w	r0, #4294967295
 8008878:	b004      	add	sp, #16
 800887a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800887e:	6823      	ldr	r3, [r4, #0]
 8008880:	f043 0320 	orr.w	r3, r3, #32
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	4833      	ldr	r0, [pc, #204]	@ (8008954 <_printf_i+0x23c>)
 8008888:	2778      	movs	r7, #120	@ 0x78
 800888a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800888e:	6823      	ldr	r3, [r4, #0]
 8008890:	6831      	ldr	r1, [r6, #0]
 8008892:	061f      	lsls	r7, r3, #24
 8008894:	f851 5b04 	ldr.w	r5, [r1], #4
 8008898:	d402      	bmi.n	80088a0 <_printf_i+0x188>
 800889a:	065f      	lsls	r7, r3, #25
 800889c:	bf48      	it	mi
 800889e:	b2ad      	uxthmi	r5, r5
 80088a0:	6031      	str	r1, [r6, #0]
 80088a2:	07d9      	lsls	r1, r3, #31
 80088a4:	bf44      	itt	mi
 80088a6:	f043 0320 	orrmi.w	r3, r3, #32
 80088aa:	6023      	strmi	r3, [r4, #0]
 80088ac:	b11d      	cbz	r5, 80088b6 <_printf_i+0x19e>
 80088ae:	2310      	movs	r3, #16
 80088b0:	e7ac      	b.n	800880c <_printf_i+0xf4>
 80088b2:	4827      	ldr	r0, [pc, #156]	@ (8008950 <_printf_i+0x238>)
 80088b4:	e7e9      	b.n	800888a <_printf_i+0x172>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	f023 0320 	bic.w	r3, r3, #32
 80088bc:	6023      	str	r3, [r4, #0]
 80088be:	e7f6      	b.n	80088ae <_printf_i+0x196>
 80088c0:	4616      	mov	r6, r2
 80088c2:	e7bd      	b.n	8008840 <_printf_i+0x128>
 80088c4:	6833      	ldr	r3, [r6, #0]
 80088c6:	6825      	ldr	r5, [r4, #0]
 80088c8:	6961      	ldr	r1, [r4, #20]
 80088ca:	1d18      	adds	r0, r3, #4
 80088cc:	6030      	str	r0, [r6, #0]
 80088ce:	062e      	lsls	r6, r5, #24
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	d501      	bpl.n	80088d8 <_printf_i+0x1c0>
 80088d4:	6019      	str	r1, [r3, #0]
 80088d6:	e002      	b.n	80088de <_printf_i+0x1c6>
 80088d8:	0668      	lsls	r0, r5, #25
 80088da:	d5fb      	bpl.n	80088d4 <_printf_i+0x1bc>
 80088dc:	8019      	strh	r1, [r3, #0]
 80088de:	2300      	movs	r3, #0
 80088e0:	6123      	str	r3, [r4, #16]
 80088e2:	4616      	mov	r6, r2
 80088e4:	e7bc      	b.n	8008860 <_printf_i+0x148>
 80088e6:	6833      	ldr	r3, [r6, #0]
 80088e8:	1d1a      	adds	r2, r3, #4
 80088ea:	6032      	str	r2, [r6, #0]
 80088ec:	681e      	ldr	r6, [r3, #0]
 80088ee:	6862      	ldr	r2, [r4, #4]
 80088f0:	2100      	movs	r1, #0
 80088f2:	4630      	mov	r0, r6
 80088f4:	f7f7 fc6c 	bl	80001d0 <memchr>
 80088f8:	b108      	cbz	r0, 80088fe <_printf_i+0x1e6>
 80088fa:	1b80      	subs	r0, r0, r6
 80088fc:	6060      	str	r0, [r4, #4]
 80088fe:	6863      	ldr	r3, [r4, #4]
 8008900:	6123      	str	r3, [r4, #16]
 8008902:	2300      	movs	r3, #0
 8008904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008908:	e7aa      	b.n	8008860 <_printf_i+0x148>
 800890a:	6923      	ldr	r3, [r4, #16]
 800890c:	4632      	mov	r2, r6
 800890e:	4649      	mov	r1, r9
 8008910:	4640      	mov	r0, r8
 8008912:	47d0      	blx	sl
 8008914:	3001      	adds	r0, #1
 8008916:	d0ad      	beq.n	8008874 <_printf_i+0x15c>
 8008918:	6823      	ldr	r3, [r4, #0]
 800891a:	079b      	lsls	r3, r3, #30
 800891c:	d413      	bmi.n	8008946 <_printf_i+0x22e>
 800891e:	68e0      	ldr	r0, [r4, #12]
 8008920:	9b03      	ldr	r3, [sp, #12]
 8008922:	4298      	cmp	r0, r3
 8008924:	bfb8      	it	lt
 8008926:	4618      	movlt	r0, r3
 8008928:	e7a6      	b.n	8008878 <_printf_i+0x160>
 800892a:	2301      	movs	r3, #1
 800892c:	4632      	mov	r2, r6
 800892e:	4649      	mov	r1, r9
 8008930:	4640      	mov	r0, r8
 8008932:	47d0      	blx	sl
 8008934:	3001      	adds	r0, #1
 8008936:	d09d      	beq.n	8008874 <_printf_i+0x15c>
 8008938:	3501      	adds	r5, #1
 800893a:	68e3      	ldr	r3, [r4, #12]
 800893c:	9903      	ldr	r1, [sp, #12]
 800893e:	1a5b      	subs	r3, r3, r1
 8008940:	42ab      	cmp	r3, r5
 8008942:	dcf2      	bgt.n	800892a <_printf_i+0x212>
 8008944:	e7eb      	b.n	800891e <_printf_i+0x206>
 8008946:	2500      	movs	r5, #0
 8008948:	f104 0619 	add.w	r6, r4, #25
 800894c:	e7f5      	b.n	800893a <_printf_i+0x222>
 800894e:	bf00      	nop
 8008950:	0800d35e 	.word	0x0800d35e
 8008954:	0800d36f 	.word	0x0800d36f

08008958 <_scanf_float>:
 8008958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895c:	b087      	sub	sp, #28
 800895e:	4617      	mov	r7, r2
 8008960:	9303      	str	r3, [sp, #12]
 8008962:	688b      	ldr	r3, [r1, #8]
 8008964:	1e5a      	subs	r2, r3, #1
 8008966:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800896a:	bf81      	itttt	hi
 800896c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008970:	eb03 0b05 	addhi.w	fp, r3, r5
 8008974:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008978:	608b      	strhi	r3, [r1, #8]
 800897a:	680b      	ldr	r3, [r1, #0]
 800897c:	460a      	mov	r2, r1
 800897e:	f04f 0500 	mov.w	r5, #0
 8008982:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008986:	f842 3b1c 	str.w	r3, [r2], #28
 800898a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800898e:	4680      	mov	r8, r0
 8008990:	460c      	mov	r4, r1
 8008992:	bf98      	it	ls
 8008994:	f04f 0b00 	movls.w	fp, #0
 8008998:	9201      	str	r2, [sp, #4]
 800899a:	4616      	mov	r6, r2
 800899c:	46aa      	mov	sl, r5
 800899e:	46a9      	mov	r9, r5
 80089a0:	9502      	str	r5, [sp, #8]
 80089a2:	68a2      	ldr	r2, [r4, #8]
 80089a4:	b152      	cbz	r2, 80089bc <_scanf_float+0x64>
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	2b4e      	cmp	r3, #78	@ 0x4e
 80089ac:	d864      	bhi.n	8008a78 <_scanf_float+0x120>
 80089ae:	2b40      	cmp	r3, #64	@ 0x40
 80089b0:	d83c      	bhi.n	8008a2c <_scanf_float+0xd4>
 80089b2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80089b6:	b2c8      	uxtb	r0, r1
 80089b8:	280e      	cmp	r0, #14
 80089ba:	d93a      	bls.n	8008a32 <_scanf_float+0xda>
 80089bc:	f1b9 0f00 	cmp.w	r9, #0
 80089c0:	d003      	beq.n	80089ca <_scanf_float+0x72>
 80089c2:	6823      	ldr	r3, [r4, #0]
 80089c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089c8:	6023      	str	r3, [r4, #0]
 80089ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089ce:	f1ba 0f01 	cmp.w	sl, #1
 80089d2:	f200 8117 	bhi.w	8008c04 <_scanf_float+0x2ac>
 80089d6:	9b01      	ldr	r3, [sp, #4]
 80089d8:	429e      	cmp	r6, r3
 80089da:	f200 8108 	bhi.w	8008bee <_scanf_float+0x296>
 80089de:	2001      	movs	r0, #1
 80089e0:	b007      	add	sp, #28
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80089ea:	2a0d      	cmp	r2, #13
 80089ec:	d8e6      	bhi.n	80089bc <_scanf_float+0x64>
 80089ee:	a101      	add	r1, pc, #4	@ (adr r1, 80089f4 <_scanf_float+0x9c>)
 80089f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80089f4:	08008b3b 	.word	0x08008b3b
 80089f8:	080089bd 	.word	0x080089bd
 80089fc:	080089bd 	.word	0x080089bd
 8008a00:	080089bd 	.word	0x080089bd
 8008a04:	08008b9b 	.word	0x08008b9b
 8008a08:	08008b73 	.word	0x08008b73
 8008a0c:	080089bd 	.word	0x080089bd
 8008a10:	080089bd 	.word	0x080089bd
 8008a14:	08008b49 	.word	0x08008b49
 8008a18:	080089bd 	.word	0x080089bd
 8008a1c:	080089bd 	.word	0x080089bd
 8008a20:	080089bd 	.word	0x080089bd
 8008a24:	080089bd 	.word	0x080089bd
 8008a28:	08008b01 	.word	0x08008b01
 8008a2c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008a30:	e7db      	b.n	80089ea <_scanf_float+0x92>
 8008a32:	290e      	cmp	r1, #14
 8008a34:	d8c2      	bhi.n	80089bc <_scanf_float+0x64>
 8008a36:	a001      	add	r0, pc, #4	@ (adr r0, 8008a3c <_scanf_float+0xe4>)
 8008a38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a3c:	08008af1 	.word	0x08008af1
 8008a40:	080089bd 	.word	0x080089bd
 8008a44:	08008af1 	.word	0x08008af1
 8008a48:	08008b87 	.word	0x08008b87
 8008a4c:	080089bd 	.word	0x080089bd
 8008a50:	08008a99 	.word	0x08008a99
 8008a54:	08008ad7 	.word	0x08008ad7
 8008a58:	08008ad7 	.word	0x08008ad7
 8008a5c:	08008ad7 	.word	0x08008ad7
 8008a60:	08008ad7 	.word	0x08008ad7
 8008a64:	08008ad7 	.word	0x08008ad7
 8008a68:	08008ad7 	.word	0x08008ad7
 8008a6c:	08008ad7 	.word	0x08008ad7
 8008a70:	08008ad7 	.word	0x08008ad7
 8008a74:	08008ad7 	.word	0x08008ad7
 8008a78:	2b6e      	cmp	r3, #110	@ 0x6e
 8008a7a:	d809      	bhi.n	8008a90 <_scanf_float+0x138>
 8008a7c:	2b60      	cmp	r3, #96	@ 0x60
 8008a7e:	d8b2      	bhi.n	80089e6 <_scanf_float+0x8e>
 8008a80:	2b54      	cmp	r3, #84	@ 0x54
 8008a82:	d07b      	beq.n	8008b7c <_scanf_float+0x224>
 8008a84:	2b59      	cmp	r3, #89	@ 0x59
 8008a86:	d199      	bne.n	80089bc <_scanf_float+0x64>
 8008a88:	2d07      	cmp	r5, #7
 8008a8a:	d197      	bne.n	80089bc <_scanf_float+0x64>
 8008a8c:	2508      	movs	r5, #8
 8008a8e:	e02c      	b.n	8008aea <_scanf_float+0x192>
 8008a90:	2b74      	cmp	r3, #116	@ 0x74
 8008a92:	d073      	beq.n	8008b7c <_scanf_float+0x224>
 8008a94:	2b79      	cmp	r3, #121	@ 0x79
 8008a96:	e7f6      	b.n	8008a86 <_scanf_float+0x12e>
 8008a98:	6821      	ldr	r1, [r4, #0]
 8008a9a:	05c8      	lsls	r0, r1, #23
 8008a9c:	d51b      	bpl.n	8008ad6 <_scanf_float+0x17e>
 8008a9e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008aa2:	6021      	str	r1, [r4, #0]
 8008aa4:	f109 0901 	add.w	r9, r9, #1
 8008aa8:	f1bb 0f00 	cmp.w	fp, #0
 8008aac:	d003      	beq.n	8008ab6 <_scanf_float+0x15e>
 8008aae:	3201      	adds	r2, #1
 8008ab0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008ab4:	60a2      	str	r2, [r4, #8]
 8008ab6:	68a3      	ldr	r3, [r4, #8]
 8008ab8:	3b01      	subs	r3, #1
 8008aba:	60a3      	str	r3, [r4, #8]
 8008abc:	6923      	ldr	r3, [r4, #16]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	6123      	str	r3, [r4, #16]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	607b      	str	r3, [r7, #4]
 8008aca:	f340 8087 	ble.w	8008bdc <_scanf_float+0x284>
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	603b      	str	r3, [r7, #0]
 8008ad4:	e765      	b.n	80089a2 <_scanf_float+0x4a>
 8008ad6:	eb1a 0105 	adds.w	r1, sl, r5
 8008ada:	f47f af6f 	bne.w	80089bc <_scanf_float+0x64>
 8008ade:	6822      	ldr	r2, [r4, #0]
 8008ae0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008ae4:	6022      	str	r2, [r4, #0]
 8008ae6:	460d      	mov	r5, r1
 8008ae8:	468a      	mov	sl, r1
 8008aea:	f806 3b01 	strb.w	r3, [r6], #1
 8008aee:	e7e2      	b.n	8008ab6 <_scanf_float+0x15e>
 8008af0:	6822      	ldr	r2, [r4, #0]
 8008af2:	0610      	lsls	r0, r2, #24
 8008af4:	f57f af62 	bpl.w	80089bc <_scanf_float+0x64>
 8008af8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008afc:	6022      	str	r2, [r4, #0]
 8008afe:	e7f4      	b.n	8008aea <_scanf_float+0x192>
 8008b00:	f1ba 0f00 	cmp.w	sl, #0
 8008b04:	d10e      	bne.n	8008b24 <_scanf_float+0x1cc>
 8008b06:	f1b9 0f00 	cmp.w	r9, #0
 8008b0a:	d10e      	bne.n	8008b2a <_scanf_float+0x1d2>
 8008b0c:	6822      	ldr	r2, [r4, #0]
 8008b0e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008b12:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008b16:	d108      	bne.n	8008b2a <_scanf_float+0x1d2>
 8008b18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008b1c:	6022      	str	r2, [r4, #0]
 8008b1e:	f04f 0a01 	mov.w	sl, #1
 8008b22:	e7e2      	b.n	8008aea <_scanf_float+0x192>
 8008b24:	f1ba 0f02 	cmp.w	sl, #2
 8008b28:	d055      	beq.n	8008bd6 <_scanf_float+0x27e>
 8008b2a:	2d01      	cmp	r5, #1
 8008b2c:	d002      	beq.n	8008b34 <_scanf_float+0x1dc>
 8008b2e:	2d04      	cmp	r5, #4
 8008b30:	f47f af44 	bne.w	80089bc <_scanf_float+0x64>
 8008b34:	3501      	adds	r5, #1
 8008b36:	b2ed      	uxtb	r5, r5
 8008b38:	e7d7      	b.n	8008aea <_scanf_float+0x192>
 8008b3a:	f1ba 0f01 	cmp.w	sl, #1
 8008b3e:	f47f af3d 	bne.w	80089bc <_scanf_float+0x64>
 8008b42:	f04f 0a02 	mov.w	sl, #2
 8008b46:	e7d0      	b.n	8008aea <_scanf_float+0x192>
 8008b48:	b97d      	cbnz	r5, 8008b6a <_scanf_float+0x212>
 8008b4a:	f1b9 0f00 	cmp.w	r9, #0
 8008b4e:	f47f af38 	bne.w	80089c2 <_scanf_float+0x6a>
 8008b52:	6822      	ldr	r2, [r4, #0]
 8008b54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008b58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008b5c:	f040 8108 	bne.w	8008d70 <_scanf_float+0x418>
 8008b60:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008b64:	6022      	str	r2, [r4, #0]
 8008b66:	2501      	movs	r5, #1
 8008b68:	e7bf      	b.n	8008aea <_scanf_float+0x192>
 8008b6a:	2d03      	cmp	r5, #3
 8008b6c:	d0e2      	beq.n	8008b34 <_scanf_float+0x1dc>
 8008b6e:	2d05      	cmp	r5, #5
 8008b70:	e7de      	b.n	8008b30 <_scanf_float+0x1d8>
 8008b72:	2d02      	cmp	r5, #2
 8008b74:	f47f af22 	bne.w	80089bc <_scanf_float+0x64>
 8008b78:	2503      	movs	r5, #3
 8008b7a:	e7b6      	b.n	8008aea <_scanf_float+0x192>
 8008b7c:	2d06      	cmp	r5, #6
 8008b7e:	f47f af1d 	bne.w	80089bc <_scanf_float+0x64>
 8008b82:	2507      	movs	r5, #7
 8008b84:	e7b1      	b.n	8008aea <_scanf_float+0x192>
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	0591      	lsls	r1, r2, #22
 8008b8a:	f57f af17 	bpl.w	80089bc <_scanf_float+0x64>
 8008b8e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008b92:	6022      	str	r2, [r4, #0]
 8008b94:	f8cd 9008 	str.w	r9, [sp, #8]
 8008b98:	e7a7      	b.n	8008aea <_scanf_float+0x192>
 8008b9a:	6822      	ldr	r2, [r4, #0]
 8008b9c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008ba0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008ba4:	d006      	beq.n	8008bb4 <_scanf_float+0x25c>
 8008ba6:	0550      	lsls	r0, r2, #21
 8008ba8:	f57f af08 	bpl.w	80089bc <_scanf_float+0x64>
 8008bac:	f1b9 0f00 	cmp.w	r9, #0
 8008bb0:	f000 80de 	beq.w	8008d70 <_scanf_float+0x418>
 8008bb4:	0591      	lsls	r1, r2, #22
 8008bb6:	bf58      	it	pl
 8008bb8:	9902      	ldrpl	r1, [sp, #8]
 8008bba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008bbe:	bf58      	it	pl
 8008bc0:	eba9 0101 	subpl.w	r1, r9, r1
 8008bc4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008bc8:	bf58      	it	pl
 8008bca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008bce:	6022      	str	r2, [r4, #0]
 8008bd0:	f04f 0900 	mov.w	r9, #0
 8008bd4:	e789      	b.n	8008aea <_scanf_float+0x192>
 8008bd6:	f04f 0a03 	mov.w	sl, #3
 8008bda:	e786      	b.n	8008aea <_scanf_float+0x192>
 8008bdc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008be0:	4639      	mov	r1, r7
 8008be2:	4640      	mov	r0, r8
 8008be4:	4798      	blx	r3
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f43f aedb 	beq.w	80089a2 <_scanf_float+0x4a>
 8008bec:	e6e6      	b.n	80089bc <_scanf_float+0x64>
 8008bee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bf2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bf6:	463a      	mov	r2, r7
 8008bf8:	4640      	mov	r0, r8
 8008bfa:	4798      	blx	r3
 8008bfc:	6923      	ldr	r3, [r4, #16]
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	6123      	str	r3, [r4, #16]
 8008c02:	e6e8      	b.n	80089d6 <_scanf_float+0x7e>
 8008c04:	1e6b      	subs	r3, r5, #1
 8008c06:	2b06      	cmp	r3, #6
 8008c08:	d824      	bhi.n	8008c54 <_scanf_float+0x2fc>
 8008c0a:	2d02      	cmp	r5, #2
 8008c0c:	d836      	bhi.n	8008c7c <_scanf_float+0x324>
 8008c0e:	9b01      	ldr	r3, [sp, #4]
 8008c10:	429e      	cmp	r6, r3
 8008c12:	f67f aee4 	bls.w	80089de <_scanf_float+0x86>
 8008c16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c1e:	463a      	mov	r2, r7
 8008c20:	4640      	mov	r0, r8
 8008c22:	4798      	blx	r3
 8008c24:	6923      	ldr	r3, [r4, #16]
 8008c26:	3b01      	subs	r3, #1
 8008c28:	6123      	str	r3, [r4, #16]
 8008c2a:	e7f0      	b.n	8008c0e <_scanf_float+0x2b6>
 8008c2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c30:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008c34:	463a      	mov	r2, r7
 8008c36:	4640      	mov	r0, r8
 8008c38:	4798      	blx	r3
 8008c3a:	6923      	ldr	r3, [r4, #16]
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	6123      	str	r3, [r4, #16]
 8008c40:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c44:	fa5f fa8a 	uxtb.w	sl, sl
 8008c48:	f1ba 0f02 	cmp.w	sl, #2
 8008c4c:	d1ee      	bne.n	8008c2c <_scanf_float+0x2d4>
 8008c4e:	3d03      	subs	r5, #3
 8008c50:	b2ed      	uxtb	r5, r5
 8008c52:	1b76      	subs	r6, r6, r5
 8008c54:	6823      	ldr	r3, [r4, #0]
 8008c56:	05da      	lsls	r2, r3, #23
 8008c58:	d530      	bpl.n	8008cbc <_scanf_float+0x364>
 8008c5a:	055b      	lsls	r3, r3, #21
 8008c5c:	d511      	bpl.n	8008c82 <_scanf_float+0x32a>
 8008c5e:	9b01      	ldr	r3, [sp, #4]
 8008c60:	429e      	cmp	r6, r3
 8008c62:	f67f aebc 	bls.w	80089de <_scanf_float+0x86>
 8008c66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c6e:	463a      	mov	r2, r7
 8008c70:	4640      	mov	r0, r8
 8008c72:	4798      	blx	r3
 8008c74:	6923      	ldr	r3, [r4, #16]
 8008c76:	3b01      	subs	r3, #1
 8008c78:	6123      	str	r3, [r4, #16]
 8008c7a:	e7f0      	b.n	8008c5e <_scanf_float+0x306>
 8008c7c:	46aa      	mov	sl, r5
 8008c7e:	46b3      	mov	fp, r6
 8008c80:	e7de      	b.n	8008c40 <_scanf_float+0x2e8>
 8008c82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008c86:	6923      	ldr	r3, [r4, #16]
 8008c88:	2965      	cmp	r1, #101	@ 0x65
 8008c8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c8e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008c92:	6123      	str	r3, [r4, #16]
 8008c94:	d00c      	beq.n	8008cb0 <_scanf_float+0x358>
 8008c96:	2945      	cmp	r1, #69	@ 0x45
 8008c98:	d00a      	beq.n	8008cb0 <_scanf_float+0x358>
 8008c9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c9e:	463a      	mov	r2, r7
 8008ca0:	4640      	mov	r0, r8
 8008ca2:	4798      	blx	r3
 8008ca4:	6923      	ldr	r3, [r4, #16]
 8008ca6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008caa:	3b01      	subs	r3, #1
 8008cac:	1eb5      	subs	r5, r6, #2
 8008cae:	6123      	str	r3, [r4, #16]
 8008cb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008cb4:	463a      	mov	r2, r7
 8008cb6:	4640      	mov	r0, r8
 8008cb8:	4798      	blx	r3
 8008cba:	462e      	mov	r6, r5
 8008cbc:	6822      	ldr	r2, [r4, #0]
 8008cbe:	f012 0210 	ands.w	r2, r2, #16
 8008cc2:	d001      	beq.n	8008cc8 <_scanf_float+0x370>
 8008cc4:	2000      	movs	r0, #0
 8008cc6:	e68b      	b.n	80089e0 <_scanf_float+0x88>
 8008cc8:	7032      	strb	r2, [r6, #0]
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cd4:	d11c      	bne.n	8008d10 <_scanf_float+0x3b8>
 8008cd6:	9b02      	ldr	r3, [sp, #8]
 8008cd8:	454b      	cmp	r3, r9
 8008cda:	eba3 0209 	sub.w	r2, r3, r9
 8008cde:	d123      	bne.n	8008d28 <_scanf_float+0x3d0>
 8008ce0:	9901      	ldr	r1, [sp, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	4640      	mov	r0, r8
 8008ce6:	f002 fe03 	bl	800b8f0 <_strtod_r>
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	6821      	ldr	r1, [r4, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f011 0f02 	tst.w	r1, #2
 8008cf4:	ec57 6b10 	vmov	r6, r7, d0
 8008cf8:	f103 0204 	add.w	r2, r3, #4
 8008cfc:	d01f      	beq.n	8008d3e <_scanf_float+0x3e6>
 8008cfe:	9903      	ldr	r1, [sp, #12]
 8008d00:	600a      	str	r2, [r1, #0]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	e9c3 6700 	strd	r6, r7, [r3]
 8008d08:	68e3      	ldr	r3, [r4, #12]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	60e3      	str	r3, [r4, #12]
 8008d0e:	e7d9      	b.n	8008cc4 <_scanf_float+0x36c>
 8008d10:	9b04      	ldr	r3, [sp, #16]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d0e4      	beq.n	8008ce0 <_scanf_float+0x388>
 8008d16:	9905      	ldr	r1, [sp, #20]
 8008d18:	230a      	movs	r3, #10
 8008d1a:	3101      	adds	r1, #1
 8008d1c:	4640      	mov	r0, r8
 8008d1e:	f002 fe67 	bl	800b9f0 <_strtol_r>
 8008d22:	9b04      	ldr	r3, [sp, #16]
 8008d24:	9e05      	ldr	r6, [sp, #20]
 8008d26:	1ac2      	subs	r2, r0, r3
 8008d28:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008d2c:	429e      	cmp	r6, r3
 8008d2e:	bf28      	it	cs
 8008d30:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008d34:	4910      	ldr	r1, [pc, #64]	@ (8008d78 <_scanf_float+0x420>)
 8008d36:	4630      	mov	r0, r6
 8008d38:	f000 f988 	bl	800904c <siprintf>
 8008d3c:	e7d0      	b.n	8008ce0 <_scanf_float+0x388>
 8008d3e:	f011 0f04 	tst.w	r1, #4
 8008d42:	9903      	ldr	r1, [sp, #12]
 8008d44:	600a      	str	r2, [r1, #0]
 8008d46:	d1dc      	bne.n	8008d02 <_scanf_float+0x3aa>
 8008d48:	681d      	ldr	r5, [r3, #0]
 8008d4a:	4632      	mov	r2, r6
 8008d4c:	463b      	mov	r3, r7
 8008d4e:	4630      	mov	r0, r6
 8008d50:	4639      	mov	r1, r7
 8008d52:	f7f7 feeb 	bl	8000b2c <__aeabi_dcmpun>
 8008d56:	b128      	cbz	r0, 8008d64 <_scanf_float+0x40c>
 8008d58:	4808      	ldr	r0, [pc, #32]	@ (8008d7c <_scanf_float+0x424>)
 8008d5a:	f000 fba5 	bl	80094a8 <nanf>
 8008d5e:	ed85 0a00 	vstr	s0, [r5]
 8008d62:	e7d1      	b.n	8008d08 <_scanf_float+0x3b0>
 8008d64:	4630      	mov	r0, r6
 8008d66:	4639      	mov	r1, r7
 8008d68:	f7f7 ff3e 	bl	8000be8 <__aeabi_d2f>
 8008d6c:	6028      	str	r0, [r5, #0]
 8008d6e:	e7cb      	b.n	8008d08 <_scanf_float+0x3b0>
 8008d70:	f04f 0900 	mov.w	r9, #0
 8008d74:	e629      	b.n	80089ca <_scanf_float+0x72>
 8008d76:	bf00      	nop
 8008d78:	0800d380 	.word	0x0800d380
 8008d7c:	0800d431 	.word	0x0800d431

08008d80 <std>:
 8008d80:	2300      	movs	r3, #0
 8008d82:	b510      	push	{r4, lr}
 8008d84:	4604      	mov	r4, r0
 8008d86:	e9c0 3300 	strd	r3, r3, [r0]
 8008d8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d8e:	6083      	str	r3, [r0, #8]
 8008d90:	8181      	strh	r1, [r0, #12]
 8008d92:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d94:	81c2      	strh	r2, [r0, #14]
 8008d96:	6183      	str	r3, [r0, #24]
 8008d98:	4619      	mov	r1, r3
 8008d9a:	2208      	movs	r2, #8
 8008d9c:	305c      	adds	r0, #92	@ 0x5c
 8008d9e:	f000 fa5d 	bl	800925c <memset>
 8008da2:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd8 <std+0x58>)
 8008da4:	6263      	str	r3, [r4, #36]	@ 0x24
 8008da6:	4b0d      	ldr	r3, [pc, #52]	@ (8008ddc <std+0x5c>)
 8008da8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008daa:	4b0d      	ldr	r3, [pc, #52]	@ (8008de0 <std+0x60>)
 8008dac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008dae:	4b0d      	ldr	r3, [pc, #52]	@ (8008de4 <std+0x64>)
 8008db0:	6323      	str	r3, [r4, #48]	@ 0x30
 8008db2:	4b0d      	ldr	r3, [pc, #52]	@ (8008de8 <std+0x68>)
 8008db4:	6224      	str	r4, [r4, #32]
 8008db6:	429c      	cmp	r4, r3
 8008db8:	d006      	beq.n	8008dc8 <std+0x48>
 8008dba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008dbe:	4294      	cmp	r4, r2
 8008dc0:	d002      	beq.n	8008dc8 <std+0x48>
 8008dc2:	33d0      	adds	r3, #208	@ 0xd0
 8008dc4:	429c      	cmp	r4, r3
 8008dc6:	d105      	bne.n	8008dd4 <std+0x54>
 8008dc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dd0:	f000 bb58 	b.w	8009484 <__retarget_lock_init_recursive>
 8008dd4:	bd10      	pop	{r4, pc}
 8008dd6:	bf00      	nop
 8008dd8:	0800908d 	.word	0x0800908d
 8008ddc:	080090af 	.word	0x080090af
 8008de0:	080090e7 	.word	0x080090e7
 8008de4:	0800910b 	.word	0x0800910b
 8008de8:	20000e8c 	.word	0x20000e8c

08008dec <stdio_exit_handler>:
 8008dec:	4a02      	ldr	r2, [pc, #8]	@ (8008df8 <stdio_exit_handler+0xc>)
 8008dee:	4903      	ldr	r1, [pc, #12]	@ (8008dfc <stdio_exit_handler+0x10>)
 8008df0:	4803      	ldr	r0, [pc, #12]	@ (8008e00 <stdio_exit_handler+0x14>)
 8008df2:	f000 b869 	b.w	8008ec8 <_fwalk_sglue>
 8008df6:	bf00      	nop
 8008df8:	20000054 	.word	0x20000054
 8008dfc:	0800c031 	.word	0x0800c031
 8008e00:	20000064 	.word	0x20000064

08008e04 <cleanup_stdio>:
 8008e04:	6841      	ldr	r1, [r0, #4]
 8008e06:	4b0c      	ldr	r3, [pc, #48]	@ (8008e38 <cleanup_stdio+0x34>)
 8008e08:	4299      	cmp	r1, r3
 8008e0a:	b510      	push	{r4, lr}
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	d001      	beq.n	8008e14 <cleanup_stdio+0x10>
 8008e10:	f003 f90e 	bl	800c030 <_fflush_r>
 8008e14:	68a1      	ldr	r1, [r4, #8]
 8008e16:	4b09      	ldr	r3, [pc, #36]	@ (8008e3c <cleanup_stdio+0x38>)
 8008e18:	4299      	cmp	r1, r3
 8008e1a:	d002      	beq.n	8008e22 <cleanup_stdio+0x1e>
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f003 f907 	bl	800c030 <_fflush_r>
 8008e22:	68e1      	ldr	r1, [r4, #12]
 8008e24:	4b06      	ldr	r3, [pc, #24]	@ (8008e40 <cleanup_stdio+0x3c>)
 8008e26:	4299      	cmp	r1, r3
 8008e28:	d004      	beq.n	8008e34 <cleanup_stdio+0x30>
 8008e2a:	4620      	mov	r0, r4
 8008e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e30:	f003 b8fe 	b.w	800c030 <_fflush_r>
 8008e34:	bd10      	pop	{r4, pc}
 8008e36:	bf00      	nop
 8008e38:	20000e8c 	.word	0x20000e8c
 8008e3c:	20000ef4 	.word	0x20000ef4
 8008e40:	20000f5c 	.word	0x20000f5c

08008e44 <global_stdio_init.part.0>:
 8008e44:	b510      	push	{r4, lr}
 8008e46:	4b0b      	ldr	r3, [pc, #44]	@ (8008e74 <global_stdio_init.part.0+0x30>)
 8008e48:	4c0b      	ldr	r4, [pc, #44]	@ (8008e78 <global_stdio_init.part.0+0x34>)
 8008e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e7c <global_stdio_init.part.0+0x38>)
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	2200      	movs	r2, #0
 8008e52:	2104      	movs	r1, #4
 8008e54:	f7ff ff94 	bl	8008d80 <std>
 8008e58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	2109      	movs	r1, #9
 8008e60:	f7ff ff8e 	bl	8008d80 <std>
 8008e64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e68:	2202      	movs	r2, #2
 8008e6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e6e:	2112      	movs	r1, #18
 8008e70:	f7ff bf86 	b.w	8008d80 <std>
 8008e74:	20000fc4 	.word	0x20000fc4
 8008e78:	20000e8c 	.word	0x20000e8c
 8008e7c:	08008ded 	.word	0x08008ded

08008e80 <__sfp_lock_acquire>:
 8008e80:	4801      	ldr	r0, [pc, #4]	@ (8008e88 <__sfp_lock_acquire+0x8>)
 8008e82:	f000 bb00 	b.w	8009486 <__retarget_lock_acquire_recursive>
 8008e86:	bf00      	nop
 8008e88:	20000fcd 	.word	0x20000fcd

08008e8c <__sfp_lock_release>:
 8008e8c:	4801      	ldr	r0, [pc, #4]	@ (8008e94 <__sfp_lock_release+0x8>)
 8008e8e:	f000 bafb 	b.w	8009488 <__retarget_lock_release_recursive>
 8008e92:	bf00      	nop
 8008e94:	20000fcd 	.word	0x20000fcd

08008e98 <__sinit>:
 8008e98:	b510      	push	{r4, lr}
 8008e9a:	4604      	mov	r4, r0
 8008e9c:	f7ff fff0 	bl	8008e80 <__sfp_lock_acquire>
 8008ea0:	6a23      	ldr	r3, [r4, #32]
 8008ea2:	b11b      	cbz	r3, 8008eac <__sinit+0x14>
 8008ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ea8:	f7ff bff0 	b.w	8008e8c <__sfp_lock_release>
 8008eac:	4b04      	ldr	r3, [pc, #16]	@ (8008ec0 <__sinit+0x28>)
 8008eae:	6223      	str	r3, [r4, #32]
 8008eb0:	4b04      	ldr	r3, [pc, #16]	@ (8008ec4 <__sinit+0x2c>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1f5      	bne.n	8008ea4 <__sinit+0xc>
 8008eb8:	f7ff ffc4 	bl	8008e44 <global_stdio_init.part.0>
 8008ebc:	e7f2      	b.n	8008ea4 <__sinit+0xc>
 8008ebe:	bf00      	nop
 8008ec0:	08008e05 	.word	0x08008e05
 8008ec4:	20000fc4 	.word	0x20000fc4

08008ec8 <_fwalk_sglue>:
 8008ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ecc:	4607      	mov	r7, r0
 8008ece:	4688      	mov	r8, r1
 8008ed0:	4614      	mov	r4, r2
 8008ed2:	2600      	movs	r6, #0
 8008ed4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ed8:	f1b9 0901 	subs.w	r9, r9, #1
 8008edc:	d505      	bpl.n	8008eea <_fwalk_sglue+0x22>
 8008ede:	6824      	ldr	r4, [r4, #0]
 8008ee0:	2c00      	cmp	r4, #0
 8008ee2:	d1f7      	bne.n	8008ed4 <_fwalk_sglue+0xc>
 8008ee4:	4630      	mov	r0, r6
 8008ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eea:	89ab      	ldrh	r3, [r5, #12]
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d907      	bls.n	8008f00 <_fwalk_sglue+0x38>
 8008ef0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	d003      	beq.n	8008f00 <_fwalk_sglue+0x38>
 8008ef8:	4629      	mov	r1, r5
 8008efa:	4638      	mov	r0, r7
 8008efc:	47c0      	blx	r8
 8008efe:	4306      	orrs	r6, r0
 8008f00:	3568      	adds	r5, #104	@ 0x68
 8008f02:	e7e9      	b.n	8008ed8 <_fwalk_sglue+0x10>

08008f04 <iprintf>:
 8008f04:	b40f      	push	{r0, r1, r2, r3}
 8008f06:	b507      	push	{r0, r1, r2, lr}
 8008f08:	4906      	ldr	r1, [pc, #24]	@ (8008f24 <iprintf+0x20>)
 8008f0a:	ab04      	add	r3, sp, #16
 8008f0c:	6808      	ldr	r0, [r1, #0]
 8008f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f12:	6881      	ldr	r1, [r0, #8]
 8008f14:	9301      	str	r3, [sp, #4]
 8008f16:	f002 feef 	bl	800bcf8 <_vfiprintf_r>
 8008f1a:	b003      	add	sp, #12
 8008f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f20:	b004      	add	sp, #16
 8008f22:	4770      	bx	lr
 8008f24:	20000060 	.word	0x20000060

08008f28 <_puts_r>:
 8008f28:	6a03      	ldr	r3, [r0, #32]
 8008f2a:	b570      	push	{r4, r5, r6, lr}
 8008f2c:	6884      	ldr	r4, [r0, #8]
 8008f2e:	4605      	mov	r5, r0
 8008f30:	460e      	mov	r6, r1
 8008f32:	b90b      	cbnz	r3, 8008f38 <_puts_r+0x10>
 8008f34:	f7ff ffb0 	bl	8008e98 <__sinit>
 8008f38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f3a:	07db      	lsls	r3, r3, #31
 8008f3c:	d405      	bmi.n	8008f4a <_puts_r+0x22>
 8008f3e:	89a3      	ldrh	r3, [r4, #12]
 8008f40:	0598      	lsls	r0, r3, #22
 8008f42:	d402      	bmi.n	8008f4a <_puts_r+0x22>
 8008f44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f46:	f000 fa9e 	bl	8009486 <__retarget_lock_acquire_recursive>
 8008f4a:	89a3      	ldrh	r3, [r4, #12]
 8008f4c:	0719      	lsls	r1, r3, #28
 8008f4e:	d502      	bpl.n	8008f56 <_puts_r+0x2e>
 8008f50:	6923      	ldr	r3, [r4, #16]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d135      	bne.n	8008fc2 <_puts_r+0x9a>
 8008f56:	4621      	mov	r1, r4
 8008f58:	4628      	mov	r0, r5
 8008f5a:	f000 f919 	bl	8009190 <__swsetup_r>
 8008f5e:	b380      	cbz	r0, 8008fc2 <_puts_r+0x9a>
 8008f60:	f04f 35ff 	mov.w	r5, #4294967295
 8008f64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f66:	07da      	lsls	r2, r3, #31
 8008f68:	d405      	bmi.n	8008f76 <_puts_r+0x4e>
 8008f6a:	89a3      	ldrh	r3, [r4, #12]
 8008f6c:	059b      	lsls	r3, r3, #22
 8008f6e:	d402      	bmi.n	8008f76 <_puts_r+0x4e>
 8008f70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f72:	f000 fa89 	bl	8009488 <__retarget_lock_release_recursive>
 8008f76:	4628      	mov	r0, r5
 8008f78:	bd70      	pop	{r4, r5, r6, pc}
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	da04      	bge.n	8008f88 <_puts_r+0x60>
 8008f7e:	69a2      	ldr	r2, [r4, #24]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	dc17      	bgt.n	8008fb4 <_puts_r+0x8c>
 8008f84:	290a      	cmp	r1, #10
 8008f86:	d015      	beq.n	8008fb4 <_puts_r+0x8c>
 8008f88:	6823      	ldr	r3, [r4, #0]
 8008f8a:	1c5a      	adds	r2, r3, #1
 8008f8c:	6022      	str	r2, [r4, #0]
 8008f8e:	7019      	strb	r1, [r3, #0]
 8008f90:	68a3      	ldr	r3, [r4, #8]
 8008f92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f96:	3b01      	subs	r3, #1
 8008f98:	60a3      	str	r3, [r4, #8]
 8008f9a:	2900      	cmp	r1, #0
 8008f9c:	d1ed      	bne.n	8008f7a <_puts_r+0x52>
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	da11      	bge.n	8008fc6 <_puts_r+0x9e>
 8008fa2:	4622      	mov	r2, r4
 8008fa4:	210a      	movs	r1, #10
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f000 f8b3 	bl	8009112 <__swbuf_r>
 8008fac:	3001      	adds	r0, #1
 8008fae:	d0d7      	beq.n	8008f60 <_puts_r+0x38>
 8008fb0:	250a      	movs	r5, #10
 8008fb2:	e7d7      	b.n	8008f64 <_puts_r+0x3c>
 8008fb4:	4622      	mov	r2, r4
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f000 f8ab 	bl	8009112 <__swbuf_r>
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	d1e7      	bne.n	8008f90 <_puts_r+0x68>
 8008fc0:	e7ce      	b.n	8008f60 <_puts_r+0x38>
 8008fc2:	3e01      	subs	r6, #1
 8008fc4:	e7e4      	b.n	8008f90 <_puts_r+0x68>
 8008fc6:	6823      	ldr	r3, [r4, #0]
 8008fc8:	1c5a      	adds	r2, r3, #1
 8008fca:	6022      	str	r2, [r4, #0]
 8008fcc:	220a      	movs	r2, #10
 8008fce:	701a      	strb	r2, [r3, #0]
 8008fd0:	e7ee      	b.n	8008fb0 <_puts_r+0x88>
	...

08008fd4 <puts>:
 8008fd4:	4b02      	ldr	r3, [pc, #8]	@ (8008fe0 <puts+0xc>)
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	f7ff bfa5 	b.w	8008f28 <_puts_r>
 8008fde:	bf00      	nop
 8008fe0:	20000060 	.word	0x20000060

08008fe4 <sniprintf>:
 8008fe4:	b40c      	push	{r2, r3}
 8008fe6:	b530      	push	{r4, r5, lr}
 8008fe8:	4b17      	ldr	r3, [pc, #92]	@ (8009048 <sniprintf+0x64>)
 8008fea:	1e0c      	subs	r4, r1, #0
 8008fec:	681d      	ldr	r5, [r3, #0]
 8008fee:	b09d      	sub	sp, #116	@ 0x74
 8008ff0:	da08      	bge.n	8009004 <sniprintf+0x20>
 8008ff2:	238b      	movs	r3, #139	@ 0x8b
 8008ff4:	602b      	str	r3, [r5, #0]
 8008ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8008ffa:	b01d      	add	sp, #116	@ 0x74
 8008ffc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009000:	b002      	add	sp, #8
 8009002:	4770      	bx	lr
 8009004:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009008:	f8ad 3014 	strh.w	r3, [sp, #20]
 800900c:	bf14      	ite	ne
 800900e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009012:	4623      	moveq	r3, r4
 8009014:	9304      	str	r3, [sp, #16]
 8009016:	9307      	str	r3, [sp, #28]
 8009018:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800901c:	9002      	str	r0, [sp, #8]
 800901e:	9006      	str	r0, [sp, #24]
 8009020:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009024:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009026:	ab21      	add	r3, sp, #132	@ 0x84
 8009028:	a902      	add	r1, sp, #8
 800902a:	4628      	mov	r0, r5
 800902c:	9301      	str	r3, [sp, #4]
 800902e:	f002 fd3d 	bl	800baac <_svfiprintf_r>
 8009032:	1c43      	adds	r3, r0, #1
 8009034:	bfbc      	itt	lt
 8009036:	238b      	movlt	r3, #139	@ 0x8b
 8009038:	602b      	strlt	r3, [r5, #0]
 800903a:	2c00      	cmp	r4, #0
 800903c:	d0dd      	beq.n	8008ffa <sniprintf+0x16>
 800903e:	9b02      	ldr	r3, [sp, #8]
 8009040:	2200      	movs	r2, #0
 8009042:	701a      	strb	r2, [r3, #0]
 8009044:	e7d9      	b.n	8008ffa <sniprintf+0x16>
 8009046:	bf00      	nop
 8009048:	20000060 	.word	0x20000060

0800904c <siprintf>:
 800904c:	b40e      	push	{r1, r2, r3}
 800904e:	b500      	push	{lr}
 8009050:	b09c      	sub	sp, #112	@ 0x70
 8009052:	ab1d      	add	r3, sp, #116	@ 0x74
 8009054:	9002      	str	r0, [sp, #8]
 8009056:	9006      	str	r0, [sp, #24]
 8009058:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800905c:	4809      	ldr	r0, [pc, #36]	@ (8009084 <siprintf+0x38>)
 800905e:	9107      	str	r1, [sp, #28]
 8009060:	9104      	str	r1, [sp, #16]
 8009062:	4909      	ldr	r1, [pc, #36]	@ (8009088 <siprintf+0x3c>)
 8009064:	f853 2b04 	ldr.w	r2, [r3], #4
 8009068:	9105      	str	r1, [sp, #20]
 800906a:	6800      	ldr	r0, [r0, #0]
 800906c:	9301      	str	r3, [sp, #4]
 800906e:	a902      	add	r1, sp, #8
 8009070:	f002 fd1c 	bl	800baac <_svfiprintf_r>
 8009074:	9b02      	ldr	r3, [sp, #8]
 8009076:	2200      	movs	r2, #0
 8009078:	701a      	strb	r2, [r3, #0]
 800907a:	b01c      	add	sp, #112	@ 0x70
 800907c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009080:	b003      	add	sp, #12
 8009082:	4770      	bx	lr
 8009084:	20000060 	.word	0x20000060
 8009088:	ffff0208 	.word	0xffff0208

0800908c <__sread>:
 800908c:	b510      	push	{r4, lr}
 800908e:	460c      	mov	r4, r1
 8009090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009094:	f000 f9a8 	bl	80093e8 <_read_r>
 8009098:	2800      	cmp	r0, #0
 800909a:	bfab      	itete	ge
 800909c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800909e:	89a3      	ldrhlt	r3, [r4, #12]
 80090a0:	181b      	addge	r3, r3, r0
 80090a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80090a6:	bfac      	ite	ge
 80090a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80090aa:	81a3      	strhlt	r3, [r4, #12]
 80090ac:	bd10      	pop	{r4, pc}

080090ae <__swrite>:
 80090ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090b2:	461f      	mov	r7, r3
 80090b4:	898b      	ldrh	r3, [r1, #12]
 80090b6:	05db      	lsls	r3, r3, #23
 80090b8:	4605      	mov	r5, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	4616      	mov	r6, r2
 80090be:	d505      	bpl.n	80090cc <__swrite+0x1e>
 80090c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c4:	2302      	movs	r3, #2
 80090c6:	2200      	movs	r2, #0
 80090c8:	f000 f97c 	bl	80093c4 <_lseek_r>
 80090cc:	89a3      	ldrh	r3, [r4, #12]
 80090ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090d6:	81a3      	strh	r3, [r4, #12]
 80090d8:	4632      	mov	r2, r6
 80090da:	463b      	mov	r3, r7
 80090dc:	4628      	mov	r0, r5
 80090de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090e2:	f000 b993 	b.w	800940c <_write_r>

080090e6 <__sseek>:
 80090e6:	b510      	push	{r4, lr}
 80090e8:	460c      	mov	r4, r1
 80090ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ee:	f000 f969 	bl	80093c4 <_lseek_r>
 80090f2:	1c43      	adds	r3, r0, #1
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	bf15      	itete	ne
 80090f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80090fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80090fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009102:	81a3      	strheq	r3, [r4, #12]
 8009104:	bf18      	it	ne
 8009106:	81a3      	strhne	r3, [r4, #12]
 8009108:	bd10      	pop	{r4, pc}

0800910a <__sclose>:
 800910a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800910e:	f000 b949 	b.w	80093a4 <_close_r>

08009112 <__swbuf_r>:
 8009112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009114:	460e      	mov	r6, r1
 8009116:	4614      	mov	r4, r2
 8009118:	4605      	mov	r5, r0
 800911a:	b118      	cbz	r0, 8009124 <__swbuf_r+0x12>
 800911c:	6a03      	ldr	r3, [r0, #32]
 800911e:	b90b      	cbnz	r3, 8009124 <__swbuf_r+0x12>
 8009120:	f7ff feba 	bl	8008e98 <__sinit>
 8009124:	69a3      	ldr	r3, [r4, #24]
 8009126:	60a3      	str	r3, [r4, #8]
 8009128:	89a3      	ldrh	r3, [r4, #12]
 800912a:	071a      	lsls	r2, r3, #28
 800912c:	d501      	bpl.n	8009132 <__swbuf_r+0x20>
 800912e:	6923      	ldr	r3, [r4, #16]
 8009130:	b943      	cbnz	r3, 8009144 <__swbuf_r+0x32>
 8009132:	4621      	mov	r1, r4
 8009134:	4628      	mov	r0, r5
 8009136:	f000 f82b 	bl	8009190 <__swsetup_r>
 800913a:	b118      	cbz	r0, 8009144 <__swbuf_r+0x32>
 800913c:	f04f 37ff 	mov.w	r7, #4294967295
 8009140:	4638      	mov	r0, r7
 8009142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009144:	6823      	ldr	r3, [r4, #0]
 8009146:	6922      	ldr	r2, [r4, #16]
 8009148:	1a98      	subs	r0, r3, r2
 800914a:	6963      	ldr	r3, [r4, #20]
 800914c:	b2f6      	uxtb	r6, r6
 800914e:	4283      	cmp	r3, r0
 8009150:	4637      	mov	r7, r6
 8009152:	dc05      	bgt.n	8009160 <__swbuf_r+0x4e>
 8009154:	4621      	mov	r1, r4
 8009156:	4628      	mov	r0, r5
 8009158:	f002 ff6a 	bl	800c030 <_fflush_r>
 800915c:	2800      	cmp	r0, #0
 800915e:	d1ed      	bne.n	800913c <__swbuf_r+0x2a>
 8009160:	68a3      	ldr	r3, [r4, #8]
 8009162:	3b01      	subs	r3, #1
 8009164:	60a3      	str	r3, [r4, #8]
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	1c5a      	adds	r2, r3, #1
 800916a:	6022      	str	r2, [r4, #0]
 800916c:	701e      	strb	r6, [r3, #0]
 800916e:	6962      	ldr	r2, [r4, #20]
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	429a      	cmp	r2, r3
 8009174:	d004      	beq.n	8009180 <__swbuf_r+0x6e>
 8009176:	89a3      	ldrh	r3, [r4, #12]
 8009178:	07db      	lsls	r3, r3, #31
 800917a:	d5e1      	bpl.n	8009140 <__swbuf_r+0x2e>
 800917c:	2e0a      	cmp	r6, #10
 800917e:	d1df      	bne.n	8009140 <__swbuf_r+0x2e>
 8009180:	4621      	mov	r1, r4
 8009182:	4628      	mov	r0, r5
 8009184:	f002 ff54 	bl	800c030 <_fflush_r>
 8009188:	2800      	cmp	r0, #0
 800918a:	d0d9      	beq.n	8009140 <__swbuf_r+0x2e>
 800918c:	e7d6      	b.n	800913c <__swbuf_r+0x2a>
	...

08009190 <__swsetup_r>:
 8009190:	b538      	push	{r3, r4, r5, lr}
 8009192:	4b29      	ldr	r3, [pc, #164]	@ (8009238 <__swsetup_r+0xa8>)
 8009194:	4605      	mov	r5, r0
 8009196:	6818      	ldr	r0, [r3, #0]
 8009198:	460c      	mov	r4, r1
 800919a:	b118      	cbz	r0, 80091a4 <__swsetup_r+0x14>
 800919c:	6a03      	ldr	r3, [r0, #32]
 800919e:	b90b      	cbnz	r3, 80091a4 <__swsetup_r+0x14>
 80091a0:	f7ff fe7a 	bl	8008e98 <__sinit>
 80091a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a8:	0719      	lsls	r1, r3, #28
 80091aa:	d422      	bmi.n	80091f2 <__swsetup_r+0x62>
 80091ac:	06da      	lsls	r2, r3, #27
 80091ae:	d407      	bmi.n	80091c0 <__swsetup_r+0x30>
 80091b0:	2209      	movs	r2, #9
 80091b2:	602a      	str	r2, [r5, #0]
 80091b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091b8:	81a3      	strh	r3, [r4, #12]
 80091ba:	f04f 30ff 	mov.w	r0, #4294967295
 80091be:	e033      	b.n	8009228 <__swsetup_r+0x98>
 80091c0:	0758      	lsls	r0, r3, #29
 80091c2:	d512      	bpl.n	80091ea <__swsetup_r+0x5a>
 80091c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091c6:	b141      	cbz	r1, 80091da <__swsetup_r+0x4a>
 80091c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091cc:	4299      	cmp	r1, r3
 80091ce:	d002      	beq.n	80091d6 <__swsetup_r+0x46>
 80091d0:	4628      	mov	r0, r5
 80091d2:	f000 ffd9 	bl	800a188 <_free_r>
 80091d6:	2300      	movs	r3, #0
 80091d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80091da:	89a3      	ldrh	r3, [r4, #12]
 80091dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091e0:	81a3      	strh	r3, [r4, #12]
 80091e2:	2300      	movs	r3, #0
 80091e4:	6063      	str	r3, [r4, #4]
 80091e6:	6923      	ldr	r3, [r4, #16]
 80091e8:	6023      	str	r3, [r4, #0]
 80091ea:	89a3      	ldrh	r3, [r4, #12]
 80091ec:	f043 0308 	orr.w	r3, r3, #8
 80091f0:	81a3      	strh	r3, [r4, #12]
 80091f2:	6923      	ldr	r3, [r4, #16]
 80091f4:	b94b      	cbnz	r3, 800920a <__swsetup_r+0x7a>
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009200:	d003      	beq.n	800920a <__swsetup_r+0x7a>
 8009202:	4621      	mov	r1, r4
 8009204:	4628      	mov	r0, r5
 8009206:	f002 ff73 	bl	800c0f0 <__smakebuf_r>
 800920a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800920e:	f013 0201 	ands.w	r2, r3, #1
 8009212:	d00a      	beq.n	800922a <__swsetup_r+0x9a>
 8009214:	2200      	movs	r2, #0
 8009216:	60a2      	str	r2, [r4, #8]
 8009218:	6962      	ldr	r2, [r4, #20]
 800921a:	4252      	negs	r2, r2
 800921c:	61a2      	str	r2, [r4, #24]
 800921e:	6922      	ldr	r2, [r4, #16]
 8009220:	b942      	cbnz	r2, 8009234 <__swsetup_r+0xa4>
 8009222:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009226:	d1c5      	bne.n	80091b4 <__swsetup_r+0x24>
 8009228:	bd38      	pop	{r3, r4, r5, pc}
 800922a:	0799      	lsls	r1, r3, #30
 800922c:	bf58      	it	pl
 800922e:	6962      	ldrpl	r2, [r4, #20]
 8009230:	60a2      	str	r2, [r4, #8]
 8009232:	e7f4      	b.n	800921e <__swsetup_r+0x8e>
 8009234:	2000      	movs	r0, #0
 8009236:	e7f7      	b.n	8009228 <__swsetup_r+0x98>
 8009238:	20000060 	.word	0x20000060

0800923c <memcmp>:
 800923c:	b510      	push	{r4, lr}
 800923e:	3901      	subs	r1, #1
 8009240:	4402      	add	r2, r0
 8009242:	4290      	cmp	r0, r2
 8009244:	d101      	bne.n	800924a <memcmp+0xe>
 8009246:	2000      	movs	r0, #0
 8009248:	e005      	b.n	8009256 <memcmp+0x1a>
 800924a:	7803      	ldrb	r3, [r0, #0]
 800924c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009250:	42a3      	cmp	r3, r4
 8009252:	d001      	beq.n	8009258 <memcmp+0x1c>
 8009254:	1b18      	subs	r0, r3, r4
 8009256:	bd10      	pop	{r4, pc}
 8009258:	3001      	adds	r0, #1
 800925a:	e7f2      	b.n	8009242 <memcmp+0x6>

0800925c <memset>:
 800925c:	4402      	add	r2, r0
 800925e:	4603      	mov	r3, r0
 8009260:	4293      	cmp	r3, r2
 8009262:	d100      	bne.n	8009266 <memset+0xa>
 8009264:	4770      	bx	lr
 8009266:	f803 1b01 	strb.w	r1, [r3], #1
 800926a:	e7f9      	b.n	8009260 <memset+0x4>

0800926c <strncmp>:
 800926c:	b510      	push	{r4, lr}
 800926e:	b16a      	cbz	r2, 800928c <strncmp+0x20>
 8009270:	3901      	subs	r1, #1
 8009272:	1884      	adds	r4, r0, r2
 8009274:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009278:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800927c:	429a      	cmp	r2, r3
 800927e:	d103      	bne.n	8009288 <strncmp+0x1c>
 8009280:	42a0      	cmp	r0, r4
 8009282:	d001      	beq.n	8009288 <strncmp+0x1c>
 8009284:	2a00      	cmp	r2, #0
 8009286:	d1f5      	bne.n	8009274 <strncmp+0x8>
 8009288:	1ad0      	subs	r0, r2, r3
 800928a:	bd10      	pop	{r4, pc}
 800928c:	4610      	mov	r0, r2
 800928e:	e7fc      	b.n	800928a <strncmp+0x1e>

08009290 <strncpy>:
 8009290:	b510      	push	{r4, lr}
 8009292:	3901      	subs	r1, #1
 8009294:	4603      	mov	r3, r0
 8009296:	b132      	cbz	r2, 80092a6 <strncpy+0x16>
 8009298:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800929c:	f803 4b01 	strb.w	r4, [r3], #1
 80092a0:	3a01      	subs	r2, #1
 80092a2:	2c00      	cmp	r4, #0
 80092a4:	d1f7      	bne.n	8009296 <strncpy+0x6>
 80092a6:	441a      	add	r2, r3
 80092a8:	2100      	movs	r1, #0
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d100      	bne.n	80092b0 <strncpy+0x20>
 80092ae:	bd10      	pop	{r4, pc}
 80092b0:	f803 1b01 	strb.w	r1, [r3], #1
 80092b4:	e7f9      	b.n	80092aa <strncpy+0x1a>
	...

080092b8 <strtok>:
 80092b8:	4b16      	ldr	r3, [pc, #88]	@ (8009314 <strtok+0x5c>)
 80092ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092be:	681f      	ldr	r7, [r3, #0]
 80092c0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80092c2:	4605      	mov	r5, r0
 80092c4:	460e      	mov	r6, r1
 80092c6:	b9ec      	cbnz	r4, 8009304 <strtok+0x4c>
 80092c8:	2050      	movs	r0, #80	@ 0x50
 80092ca:	f000 ffa7 	bl	800a21c <malloc>
 80092ce:	4602      	mov	r2, r0
 80092d0:	6478      	str	r0, [r7, #68]	@ 0x44
 80092d2:	b920      	cbnz	r0, 80092de <strtok+0x26>
 80092d4:	4b10      	ldr	r3, [pc, #64]	@ (8009318 <strtok+0x60>)
 80092d6:	4811      	ldr	r0, [pc, #68]	@ (800931c <strtok+0x64>)
 80092d8:	215b      	movs	r1, #91	@ 0x5b
 80092da:	f000 f8eb 	bl	80094b4 <__assert_func>
 80092de:	e9c0 4400 	strd	r4, r4, [r0]
 80092e2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80092e6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80092ea:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80092ee:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80092f2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80092f6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80092fa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80092fe:	6184      	str	r4, [r0, #24]
 8009300:	7704      	strb	r4, [r0, #28]
 8009302:	6244      	str	r4, [r0, #36]	@ 0x24
 8009304:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009306:	4631      	mov	r1, r6
 8009308:	4628      	mov	r0, r5
 800930a:	2301      	movs	r3, #1
 800930c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009310:	f000 b806 	b.w	8009320 <__strtok_r>
 8009314:	20000060 	.word	0x20000060
 8009318:	0800d385 	.word	0x0800d385
 800931c:	0800d39c 	.word	0x0800d39c

08009320 <__strtok_r>:
 8009320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009322:	4604      	mov	r4, r0
 8009324:	b908      	cbnz	r0, 800932a <__strtok_r+0xa>
 8009326:	6814      	ldr	r4, [r2, #0]
 8009328:	b144      	cbz	r4, 800933c <__strtok_r+0x1c>
 800932a:	4620      	mov	r0, r4
 800932c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009330:	460f      	mov	r7, r1
 8009332:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009336:	b91e      	cbnz	r6, 8009340 <__strtok_r+0x20>
 8009338:	b965      	cbnz	r5, 8009354 <__strtok_r+0x34>
 800933a:	6015      	str	r5, [r2, #0]
 800933c:	2000      	movs	r0, #0
 800933e:	e005      	b.n	800934c <__strtok_r+0x2c>
 8009340:	42b5      	cmp	r5, r6
 8009342:	d1f6      	bne.n	8009332 <__strtok_r+0x12>
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1f0      	bne.n	800932a <__strtok_r+0xa>
 8009348:	6014      	str	r4, [r2, #0]
 800934a:	7003      	strb	r3, [r0, #0]
 800934c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800934e:	461c      	mov	r4, r3
 8009350:	e00c      	b.n	800936c <__strtok_r+0x4c>
 8009352:	b915      	cbnz	r5, 800935a <__strtok_r+0x3a>
 8009354:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009358:	460e      	mov	r6, r1
 800935a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800935e:	42ab      	cmp	r3, r5
 8009360:	d1f7      	bne.n	8009352 <__strtok_r+0x32>
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0f3      	beq.n	800934e <__strtok_r+0x2e>
 8009366:	2300      	movs	r3, #0
 8009368:	f804 3c01 	strb.w	r3, [r4, #-1]
 800936c:	6014      	str	r4, [r2, #0]
 800936e:	e7ed      	b.n	800934c <__strtok_r+0x2c>

08009370 <strstr>:
 8009370:	780a      	ldrb	r2, [r1, #0]
 8009372:	b570      	push	{r4, r5, r6, lr}
 8009374:	b96a      	cbnz	r2, 8009392 <strstr+0x22>
 8009376:	bd70      	pop	{r4, r5, r6, pc}
 8009378:	429a      	cmp	r2, r3
 800937a:	d109      	bne.n	8009390 <strstr+0x20>
 800937c:	460c      	mov	r4, r1
 800937e:	4605      	mov	r5, r0
 8009380:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009384:	2b00      	cmp	r3, #0
 8009386:	d0f6      	beq.n	8009376 <strstr+0x6>
 8009388:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800938c:	429e      	cmp	r6, r3
 800938e:	d0f7      	beq.n	8009380 <strstr+0x10>
 8009390:	3001      	adds	r0, #1
 8009392:	7803      	ldrb	r3, [r0, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1ef      	bne.n	8009378 <strstr+0x8>
 8009398:	4618      	mov	r0, r3
 800939a:	e7ec      	b.n	8009376 <strstr+0x6>

0800939c <_localeconv_r>:
 800939c:	4800      	ldr	r0, [pc, #0]	@ (80093a0 <_localeconv_r+0x4>)
 800939e:	4770      	bx	lr
 80093a0:	200001a0 	.word	0x200001a0

080093a4 <_close_r>:
 80093a4:	b538      	push	{r3, r4, r5, lr}
 80093a6:	4d06      	ldr	r5, [pc, #24]	@ (80093c0 <_close_r+0x1c>)
 80093a8:	2300      	movs	r3, #0
 80093aa:	4604      	mov	r4, r0
 80093ac:	4608      	mov	r0, r1
 80093ae:	602b      	str	r3, [r5, #0]
 80093b0:	f7f8 f8df 	bl	8001572 <_close>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_close_r+0x1a>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_close_r+0x1a>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	20000fc8 	.word	0x20000fc8

080093c4 <_lseek_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d07      	ldr	r5, [pc, #28]	@ (80093e4 <_lseek_r+0x20>)
 80093c8:	4604      	mov	r4, r0
 80093ca:	4608      	mov	r0, r1
 80093cc:	4611      	mov	r1, r2
 80093ce:	2200      	movs	r2, #0
 80093d0:	602a      	str	r2, [r5, #0]
 80093d2:	461a      	mov	r2, r3
 80093d4:	f7f8 f8f4 	bl	80015c0 <_lseek>
 80093d8:	1c43      	adds	r3, r0, #1
 80093da:	d102      	bne.n	80093e2 <_lseek_r+0x1e>
 80093dc:	682b      	ldr	r3, [r5, #0]
 80093de:	b103      	cbz	r3, 80093e2 <_lseek_r+0x1e>
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	bd38      	pop	{r3, r4, r5, pc}
 80093e4:	20000fc8 	.word	0x20000fc8

080093e8 <_read_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	4d07      	ldr	r5, [pc, #28]	@ (8009408 <_read_r+0x20>)
 80093ec:	4604      	mov	r4, r0
 80093ee:	4608      	mov	r0, r1
 80093f0:	4611      	mov	r1, r2
 80093f2:	2200      	movs	r2, #0
 80093f4:	602a      	str	r2, [r5, #0]
 80093f6:	461a      	mov	r2, r3
 80093f8:	f7f8 f882 	bl	8001500 <_read>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d102      	bne.n	8009406 <_read_r+0x1e>
 8009400:	682b      	ldr	r3, [r5, #0]
 8009402:	b103      	cbz	r3, 8009406 <_read_r+0x1e>
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	20000fc8 	.word	0x20000fc8

0800940c <_write_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d07      	ldr	r5, [pc, #28]	@ (800942c <_write_r+0x20>)
 8009410:	4604      	mov	r4, r0
 8009412:	4608      	mov	r0, r1
 8009414:	4611      	mov	r1, r2
 8009416:	2200      	movs	r2, #0
 8009418:	602a      	str	r2, [r5, #0]
 800941a:	461a      	mov	r2, r3
 800941c:	f7f8 f88d 	bl	800153a <_write>
 8009420:	1c43      	adds	r3, r0, #1
 8009422:	d102      	bne.n	800942a <_write_r+0x1e>
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	b103      	cbz	r3, 800942a <_write_r+0x1e>
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	bd38      	pop	{r3, r4, r5, pc}
 800942c:	20000fc8 	.word	0x20000fc8

08009430 <__errno>:
 8009430:	4b01      	ldr	r3, [pc, #4]	@ (8009438 <__errno+0x8>)
 8009432:	6818      	ldr	r0, [r3, #0]
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop
 8009438:	20000060 	.word	0x20000060

0800943c <__libc_init_array>:
 800943c:	b570      	push	{r4, r5, r6, lr}
 800943e:	4d0d      	ldr	r5, [pc, #52]	@ (8009474 <__libc_init_array+0x38>)
 8009440:	4c0d      	ldr	r4, [pc, #52]	@ (8009478 <__libc_init_array+0x3c>)
 8009442:	1b64      	subs	r4, r4, r5
 8009444:	10a4      	asrs	r4, r4, #2
 8009446:	2600      	movs	r6, #0
 8009448:	42a6      	cmp	r6, r4
 800944a:	d109      	bne.n	8009460 <__libc_init_array+0x24>
 800944c:	4d0b      	ldr	r5, [pc, #44]	@ (800947c <__libc_init_array+0x40>)
 800944e:	4c0c      	ldr	r4, [pc, #48]	@ (8009480 <__libc_init_array+0x44>)
 8009450:	f003 faca 	bl	800c9e8 <_init>
 8009454:	1b64      	subs	r4, r4, r5
 8009456:	10a4      	asrs	r4, r4, #2
 8009458:	2600      	movs	r6, #0
 800945a:	42a6      	cmp	r6, r4
 800945c:	d105      	bne.n	800946a <__libc_init_array+0x2e>
 800945e:	bd70      	pop	{r4, r5, r6, pc}
 8009460:	f855 3b04 	ldr.w	r3, [r5], #4
 8009464:	4798      	blx	r3
 8009466:	3601      	adds	r6, #1
 8009468:	e7ee      	b.n	8009448 <__libc_init_array+0xc>
 800946a:	f855 3b04 	ldr.w	r3, [r5], #4
 800946e:	4798      	blx	r3
 8009470:	3601      	adds	r6, #1
 8009472:	e7f2      	b.n	800945a <__libc_init_array+0x1e>
 8009474:	0800d7dc 	.word	0x0800d7dc
 8009478:	0800d7dc 	.word	0x0800d7dc
 800947c:	0800d7dc 	.word	0x0800d7dc
 8009480:	0800d7e0 	.word	0x0800d7e0

08009484 <__retarget_lock_init_recursive>:
 8009484:	4770      	bx	lr

08009486 <__retarget_lock_acquire_recursive>:
 8009486:	4770      	bx	lr

08009488 <__retarget_lock_release_recursive>:
 8009488:	4770      	bx	lr

0800948a <memcpy>:
 800948a:	440a      	add	r2, r1
 800948c:	4291      	cmp	r1, r2
 800948e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009492:	d100      	bne.n	8009496 <memcpy+0xc>
 8009494:	4770      	bx	lr
 8009496:	b510      	push	{r4, lr}
 8009498:	f811 4b01 	ldrb.w	r4, [r1], #1
 800949c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094a0:	4291      	cmp	r1, r2
 80094a2:	d1f9      	bne.n	8009498 <memcpy+0xe>
 80094a4:	bd10      	pop	{r4, pc}
	...

080094a8 <nanf>:
 80094a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80094b0 <nanf+0x8>
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	7fc00000 	.word	0x7fc00000

080094b4 <__assert_func>:
 80094b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094b6:	4614      	mov	r4, r2
 80094b8:	461a      	mov	r2, r3
 80094ba:	4b09      	ldr	r3, [pc, #36]	@ (80094e0 <__assert_func+0x2c>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4605      	mov	r5, r0
 80094c0:	68d8      	ldr	r0, [r3, #12]
 80094c2:	b954      	cbnz	r4, 80094da <__assert_func+0x26>
 80094c4:	4b07      	ldr	r3, [pc, #28]	@ (80094e4 <__assert_func+0x30>)
 80094c6:	461c      	mov	r4, r3
 80094c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80094cc:	9100      	str	r1, [sp, #0]
 80094ce:	462b      	mov	r3, r5
 80094d0:	4905      	ldr	r1, [pc, #20]	@ (80094e8 <__assert_func+0x34>)
 80094d2:	f002 fdd5 	bl	800c080 <fiprintf>
 80094d6:	f002 fe9b 	bl	800c210 <abort>
 80094da:	4b04      	ldr	r3, [pc, #16]	@ (80094ec <__assert_func+0x38>)
 80094dc:	e7f4      	b.n	80094c8 <__assert_func+0x14>
 80094de:	bf00      	nop
 80094e0:	20000060 	.word	0x20000060
 80094e4:	0800d431 	.word	0x0800d431
 80094e8:	0800d403 	.word	0x0800d403
 80094ec:	0800d3f6 	.word	0x0800d3f6

080094f0 <quorem>:
 80094f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f4:	6903      	ldr	r3, [r0, #16]
 80094f6:	690c      	ldr	r4, [r1, #16]
 80094f8:	42a3      	cmp	r3, r4
 80094fa:	4607      	mov	r7, r0
 80094fc:	db7e      	blt.n	80095fc <quorem+0x10c>
 80094fe:	3c01      	subs	r4, #1
 8009500:	f101 0814 	add.w	r8, r1, #20
 8009504:	00a3      	lsls	r3, r4, #2
 8009506:	f100 0514 	add.w	r5, r0, #20
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009510:	9301      	str	r3, [sp, #4]
 8009512:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009516:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800951a:	3301      	adds	r3, #1
 800951c:	429a      	cmp	r2, r3
 800951e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009522:	fbb2 f6f3 	udiv	r6, r2, r3
 8009526:	d32e      	bcc.n	8009586 <quorem+0x96>
 8009528:	f04f 0a00 	mov.w	sl, #0
 800952c:	46c4      	mov	ip, r8
 800952e:	46ae      	mov	lr, r5
 8009530:	46d3      	mov	fp, sl
 8009532:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009536:	b298      	uxth	r0, r3
 8009538:	fb06 a000 	mla	r0, r6, r0, sl
 800953c:	0c02      	lsrs	r2, r0, #16
 800953e:	0c1b      	lsrs	r3, r3, #16
 8009540:	fb06 2303 	mla	r3, r6, r3, r2
 8009544:	f8de 2000 	ldr.w	r2, [lr]
 8009548:	b280      	uxth	r0, r0
 800954a:	b292      	uxth	r2, r2
 800954c:	1a12      	subs	r2, r2, r0
 800954e:	445a      	add	r2, fp
 8009550:	f8de 0000 	ldr.w	r0, [lr]
 8009554:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009558:	b29b      	uxth	r3, r3
 800955a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800955e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009562:	b292      	uxth	r2, r2
 8009564:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009568:	45e1      	cmp	r9, ip
 800956a:	f84e 2b04 	str.w	r2, [lr], #4
 800956e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009572:	d2de      	bcs.n	8009532 <quorem+0x42>
 8009574:	9b00      	ldr	r3, [sp, #0]
 8009576:	58eb      	ldr	r3, [r5, r3]
 8009578:	b92b      	cbnz	r3, 8009586 <quorem+0x96>
 800957a:	9b01      	ldr	r3, [sp, #4]
 800957c:	3b04      	subs	r3, #4
 800957e:	429d      	cmp	r5, r3
 8009580:	461a      	mov	r2, r3
 8009582:	d32f      	bcc.n	80095e4 <quorem+0xf4>
 8009584:	613c      	str	r4, [r7, #16]
 8009586:	4638      	mov	r0, r7
 8009588:	f001 f9c2 	bl	800a910 <__mcmp>
 800958c:	2800      	cmp	r0, #0
 800958e:	db25      	blt.n	80095dc <quorem+0xec>
 8009590:	4629      	mov	r1, r5
 8009592:	2000      	movs	r0, #0
 8009594:	f858 2b04 	ldr.w	r2, [r8], #4
 8009598:	f8d1 c000 	ldr.w	ip, [r1]
 800959c:	fa1f fe82 	uxth.w	lr, r2
 80095a0:	fa1f f38c 	uxth.w	r3, ip
 80095a4:	eba3 030e 	sub.w	r3, r3, lr
 80095a8:	4403      	add	r3, r0
 80095aa:	0c12      	lsrs	r2, r2, #16
 80095ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80095b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095ba:	45c1      	cmp	r9, r8
 80095bc:	f841 3b04 	str.w	r3, [r1], #4
 80095c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80095c4:	d2e6      	bcs.n	8009594 <quorem+0xa4>
 80095c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095ce:	b922      	cbnz	r2, 80095da <quorem+0xea>
 80095d0:	3b04      	subs	r3, #4
 80095d2:	429d      	cmp	r5, r3
 80095d4:	461a      	mov	r2, r3
 80095d6:	d30b      	bcc.n	80095f0 <quorem+0x100>
 80095d8:	613c      	str	r4, [r7, #16]
 80095da:	3601      	adds	r6, #1
 80095dc:	4630      	mov	r0, r6
 80095de:	b003      	add	sp, #12
 80095e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095e4:	6812      	ldr	r2, [r2, #0]
 80095e6:	3b04      	subs	r3, #4
 80095e8:	2a00      	cmp	r2, #0
 80095ea:	d1cb      	bne.n	8009584 <quorem+0x94>
 80095ec:	3c01      	subs	r4, #1
 80095ee:	e7c6      	b.n	800957e <quorem+0x8e>
 80095f0:	6812      	ldr	r2, [r2, #0]
 80095f2:	3b04      	subs	r3, #4
 80095f4:	2a00      	cmp	r2, #0
 80095f6:	d1ef      	bne.n	80095d8 <quorem+0xe8>
 80095f8:	3c01      	subs	r4, #1
 80095fa:	e7ea      	b.n	80095d2 <quorem+0xe2>
 80095fc:	2000      	movs	r0, #0
 80095fe:	e7ee      	b.n	80095de <quorem+0xee>

08009600 <_dtoa_r>:
 8009600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009604:	69c7      	ldr	r7, [r0, #28]
 8009606:	b099      	sub	sp, #100	@ 0x64
 8009608:	ed8d 0b02 	vstr	d0, [sp, #8]
 800960c:	ec55 4b10 	vmov	r4, r5, d0
 8009610:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009612:	9109      	str	r1, [sp, #36]	@ 0x24
 8009614:	4683      	mov	fp, r0
 8009616:	920e      	str	r2, [sp, #56]	@ 0x38
 8009618:	9313      	str	r3, [sp, #76]	@ 0x4c
 800961a:	b97f      	cbnz	r7, 800963c <_dtoa_r+0x3c>
 800961c:	2010      	movs	r0, #16
 800961e:	f000 fdfd 	bl	800a21c <malloc>
 8009622:	4602      	mov	r2, r0
 8009624:	f8cb 001c 	str.w	r0, [fp, #28]
 8009628:	b920      	cbnz	r0, 8009634 <_dtoa_r+0x34>
 800962a:	4ba7      	ldr	r3, [pc, #668]	@ (80098c8 <_dtoa_r+0x2c8>)
 800962c:	21ef      	movs	r1, #239	@ 0xef
 800962e:	48a7      	ldr	r0, [pc, #668]	@ (80098cc <_dtoa_r+0x2cc>)
 8009630:	f7ff ff40 	bl	80094b4 <__assert_func>
 8009634:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009638:	6007      	str	r7, [r0, #0]
 800963a:	60c7      	str	r7, [r0, #12]
 800963c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009640:	6819      	ldr	r1, [r3, #0]
 8009642:	b159      	cbz	r1, 800965c <_dtoa_r+0x5c>
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	604a      	str	r2, [r1, #4]
 8009648:	2301      	movs	r3, #1
 800964a:	4093      	lsls	r3, r2
 800964c:	608b      	str	r3, [r1, #8]
 800964e:	4658      	mov	r0, fp
 8009650:	f000 feda 	bl	800a408 <_Bfree>
 8009654:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
 800965c:	1e2b      	subs	r3, r5, #0
 800965e:	bfb9      	ittee	lt
 8009660:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009664:	9303      	strlt	r3, [sp, #12]
 8009666:	2300      	movge	r3, #0
 8009668:	6033      	strge	r3, [r6, #0]
 800966a:	9f03      	ldr	r7, [sp, #12]
 800966c:	4b98      	ldr	r3, [pc, #608]	@ (80098d0 <_dtoa_r+0x2d0>)
 800966e:	bfbc      	itt	lt
 8009670:	2201      	movlt	r2, #1
 8009672:	6032      	strlt	r2, [r6, #0]
 8009674:	43bb      	bics	r3, r7
 8009676:	d112      	bne.n	800969e <_dtoa_r+0x9e>
 8009678:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800967a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800967e:	6013      	str	r3, [r2, #0]
 8009680:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009684:	4323      	orrs	r3, r4
 8009686:	f000 854d 	beq.w	800a124 <_dtoa_r+0xb24>
 800968a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800968c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80098e4 <_dtoa_r+0x2e4>
 8009690:	2b00      	cmp	r3, #0
 8009692:	f000 854f 	beq.w	800a134 <_dtoa_r+0xb34>
 8009696:	f10a 0303 	add.w	r3, sl, #3
 800969a:	f000 bd49 	b.w	800a130 <_dtoa_r+0xb30>
 800969e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80096a2:	2200      	movs	r2, #0
 80096a4:	ec51 0b17 	vmov	r0, r1, d7
 80096a8:	2300      	movs	r3, #0
 80096aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80096ae:	f7f7 fa0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80096b2:	4680      	mov	r8, r0
 80096b4:	b158      	cbz	r0, 80096ce <_dtoa_r+0xce>
 80096b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80096b8:	2301      	movs	r3, #1
 80096ba:	6013      	str	r3, [r2, #0]
 80096bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80096be:	b113      	cbz	r3, 80096c6 <_dtoa_r+0xc6>
 80096c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80096c2:	4b84      	ldr	r3, [pc, #528]	@ (80098d4 <_dtoa_r+0x2d4>)
 80096c4:	6013      	str	r3, [r2, #0]
 80096c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80098e8 <_dtoa_r+0x2e8>
 80096ca:	f000 bd33 	b.w	800a134 <_dtoa_r+0xb34>
 80096ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80096d2:	aa16      	add	r2, sp, #88	@ 0x58
 80096d4:	a917      	add	r1, sp, #92	@ 0x5c
 80096d6:	4658      	mov	r0, fp
 80096d8:	f001 fa3a 	bl	800ab50 <__d2b>
 80096dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80096e0:	4681      	mov	r9, r0
 80096e2:	2e00      	cmp	r6, #0
 80096e4:	d077      	beq.n	80097d6 <_dtoa_r+0x1d6>
 80096e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80096ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80096f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80096fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009700:	4619      	mov	r1, r3
 8009702:	2200      	movs	r2, #0
 8009704:	4b74      	ldr	r3, [pc, #464]	@ (80098d8 <_dtoa_r+0x2d8>)
 8009706:	f7f6 fdbf 	bl	8000288 <__aeabi_dsub>
 800970a:	a369      	add	r3, pc, #420	@ (adr r3, 80098b0 <_dtoa_r+0x2b0>)
 800970c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009710:	f7f6 ff72 	bl	80005f8 <__aeabi_dmul>
 8009714:	a368      	add	r3, pc, #416	@ (adr r3, 80098b8 <_dtoa_r+0x2b8>)
 8009716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971a:	f7f6 fdb7 	bl	800028c <__adddf3>
 800971e:	4604      	mov	r4, r0
 8009720:	4630      	mov	r0, r6
 8009722:	460d      	mov	r5, r1
 8009724:	f7f6 fefe 	bl	8000524 <__aeabi_i2d>
 8009728:	a365      	add	r3, pc, #404	@ (adr r3, 80098c0 <_dtoa_r+0x2c0>)
 800972a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972e:	f7f6 ff63 	bl	80005f8 <__aeabi_dmul>
 8009732:	4602      	mov	r2, r0
 8009734:	460b      	mov	r3, r1
 8009736:	4620      	mov	r0, r4
 8009738:	4629      	mov	r1, r5
 800973a:	f7f6 fda7 	bl	800028c <__adddf3>
 800973e:	4604      	mov	r4, r0
 8009740:	460d      	mov	r5, r1
 8009742:	f7f7 fa09 	bl	8000b58 <__aeabi_d2iz>
 8009746:	2200      	movs	r2, #0
 8009748:	4607      	mov	r7, r0
 800974a:	2300      	movs	r3, #0
 800974c:	4620      	mov	r0, r4
 800974e:	4629      	mov	r1, r5
 8009750:	f7f7 f9c4 	bl	8000adc <__aeabi_dcmplt>
 8009754:	b140      	cbz	r0, 8009768 <_dtoa_r+0x168>
 8009756:	4638      	mov	r0, r7
 8009758:	f7f6 fee4 	bl	8000524 <__aeabi_i2d>
 800975c:	4622      	mov	r2, r4
 800975e:	462b      	mov	r3, r5
 8009760:	f7f7 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009764:	b900      	cbnz	r0, 8009768 <_dtoa_r+0x168>
 8009766:	3f01      	subs	r7, #1
 8009768:	2f16      	cmp	r7, #22
 800976a:	d851      	bhi.n	8009810 <_dtoa_r+0x210>
 800976c:	4b5b      	ldr	r3, [pc, #364]	@ (80098dc <_dtoa_r+0x2dc>)
 800976e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009776:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800977a:	f7f7 f9af 	bl	8000adc <__aeabi_dcmplt>
 800977e:	2800      	cmp	r0, #0
 8009780:	d048      	beq.n	8009814 <_dtoa_r+0x214>
 8009782:	3f01      	subs	r7, #1
 8009784:	2300      	movs	r3, #0
 8009786:	9312      	str	r3, [sp, #72]	@ 0x48
 8009788:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800978a:	1b9b      	subs	r3, r3, r6
 800978c:	1e5a      	subs	r2, r3, #1
 800978e:	bf44      	itt	mi
 8009790:	f1c3 0801 	rsbmi	r8, r3, #1
 8009794:	2300      	movmi	r3, #0
 8009796:	9208      	str	r2, [sp, #32]
 8009798:	bf54      	ite	pl
 800979a:	f04f 0800 	movpl.w	r8, #0
 800979e:	9308      	strmi	r3, [sp, #32]
 80097a0:	2f00      	cmp	r7, #0
 80097a2:	db39      	blt.n	8009818 <_dtoa_r+0x218>
 80097a4:	9b08      	ldr	r3, [sp, #32]
 80097a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80097a8:	443b      	add	r3, r7
 80097aa:	9308      	str	r3, [sp, #32]
 80097ac:	2300      	movs	r3, #0
 80097ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80097b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b2:	2b09      	cmp	r3, #9
 80097b4:	d864      	bhi.n	8009880 <_dtoa_r+0x280>
 80097b6:	2b05      	cmp	r3, #5
 80097b8:	bfc4      	itt	gt
 80097ba:	3b04      	subgt	r3, #4
 80097bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80097be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c0:	f1a3 0302 	sub.w	r3, r3, #2
 80097c4:	bfcc      	ite	gt
 80097c6:	2400      	movgt	r4, #0
 80097c8:	2401      	movle	r4, #1
 80097ca:	2b03      	cmp	r3, #3
 80097cc:	d863      	bhi.n	8009896 <_dtoa_r+0x296>
 80097ce:	e8df f003 	tbb	[pc, r3]
 80097d2:	372a      	.short	0x372a
 80097d4:	5535      	.short	0x5535
 80097d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80097da:	441e      	add	r6, r3
 80097dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097e0:	2b20      	cmp	r3, #32
 80097e2:	bfc1      	itttt	gt
 80097e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097e8:	409f      	lslgt	r7, r3
 80097ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80097ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80097f2:	bfd6      	itet	le
 80097f4:	f1c3 0320 	rsble	r3, r3, #32
 80097f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80097fc:	fa04 f003 	lslle.w	r0, r4, r3
 8009800:	f7f6 fe80 	bl	8000504 <__aeabi_ui2d>
 8009804:	2201      	movs	r2, #1
 8009806:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800980a:	3e01      	subs	r6, #1
 800980c:	9214      	str	r2, [sp, #80]	@ 0x50
 800980e:	e777      	b.n	8009700 <_dtoa_r+0x100>
 8009810:	2301      	movs	r3, #1
 8009812:	e7b8      	b.n	8009786 <_dtoa_r+0x186>
 8009814:	9012      	str	r0, [sp, #72]	@ 0x48
 8009816:	e7b7      	b.n	8009788 <_dtoa_r+0x188>
 8009818:	427b      	negs	r3, r7
 800981a:	930a      	str	r3, [sp, #40]	@ 0x28
 800981c:	2300      	movs	r3, #0
 800981e:	eba8 0807 	sub.w	r8, r8, r7
 8009822:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009824:	e7c4      	b.n	80097b0 <_dtoa_r+0x1b0>
 8009826:	2300      	movs	r3, #0
 8009828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800982a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800982c:	2b00      	cmp	r3, #0
 800982e:	dc35      	bgt.n	800989c <_dtoa_r+0x29c>
 8009830:	2301      	movs	r3, #1
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	9307      	str	r3, [sp, #28]
 8009836:	461a      	mov	r2, r3
 8009838:	920e      	str	r2, [sp, #56]	@ 0x38
 800983a:	e00b      	b.n	8009854 <_dtoa_r+0x254>
 800983c:	2301      	movs	r3, #1
 800983e:	e7f3      	b.n	8009828 <_dtoa_r+0x228>
 8009840:	2300      	movs	r3, #0
 8009842:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009844:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009846:	18fb      	adds	r3, r7, r3
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	3301      	adds	r3, #1
 800984c:	2b01      	cmp	r3, #1
 800984e:	9307      	str	r3, [sp, #28]
 8009850:	bfb8      	it	lt
 8009852:	2301      	movlt	r3, #1
 8009854:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009858:	2100      	movs	r1, #0
 800985a:	2204      	movs	r2, #4
 800985c:	f102 0514 	add.w	r5, r2, #20
 8009860:	429d      	cmp	r5, r3
 8009862:	d91f      	bls.n	80098a4 <_dtoa_r+0x2a4>
 8009864:	6041      	str	r1, [r0, #4]
 8009866:	4658      	mov	r0, fp
 8009868:	f000 fd8e 	bl	800a388 <_Balloc>
 800986c:	4682      	mov	sl, r0
 800986e:	2800      	cmp	r0, #0
 8009870:	d13c      	bne.n	80098ec <_dtoa_r+0x2ec>
 8009872:	4b1b      	ldr	r3, [pc, #108]	@ (80098e0 <_dtoa_r+0x2e0>)
 8009874:	4602      	mov	r2, r0
 8009876:	f240 11af 	movw	r1, #431	@ 0x1af
 800987a:	e6d8      	b.n	800962e <_dtoa_r+0x2e>
 800987c:	2301      	movs	r3, #1
 800987e:	e7e0      	b.n	8009842 <_dtoa_r+0x242>
 8009880:	2401      	movs	r4, #1
 8009882:	2300      	movs	r3, #0
 8009884:	9309      	str	r3, [sp, #36]	@ 0x24
 8009886:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009888:	f04f 33ff 	mov.w	r3, #4294967295
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	9307      	str	r3, [sp, #28]
 8009890:	2200      	movs	r2, #0
 8009892:	2312      	movs	r3, #18
 8009894:	e7d0      	b.n	8009838 <_dtoa_r+0x238>
 8009896:	2301      	movs	r3, #1
 8009898:	930b      	str	r3, [sp, #44]	@ 0x2c
 800989a:	e7f5      	b.n	8009888 <_dtoa_r+0x288>
 800989c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	9307      	str	r3, [sp, #28]
 80098a2:	e7d7      	b.n	8009854 <_dtoa_r+0x254>
 80098a4:	3101      	adds	r1, #1
 80098a6:	0052      	lsls	r2, r2, #1
 80098a8:	e7d8      	b.n	800985c <_dtoa_r+0x25c>
 80098aa:	bf00      	nop
 80098ac:	f3af 8000 	nop.w
 80098b0:	636f4361 	.word	0x636f4361
 80098b4:	3fd287a7 	.word	0x3fd287a7
 80098b8:	8b60c8b3 	.word	0x8b60c8b3
 80098bc:	3fc68a28 	.word	0x3fc68a28
 80098c0:	509f79fb 	.word	0x509f79fb
 80098c4:	3fd34413 	.word	0x3fd34413
 80098c8:	0800d385 	.word	0x0800d385
 80098cc:	0800d43f 	.word	0x0800d43f
 80098d0:	7ff00000 	.word	0x7ff00000
 80098d4:	0800d35d 	.word	0x0800d35d
 80098d8:	3ff80000 	.word	0x3ff80000
 80098dc:	0800d538 	.word	0x0800d538
 80098e0:	0800d497 	.word	0x0800d497
 80098e4:	0800d43b 	.word	0x0800d43b
 80098e8:	0800d35c 	.word	0x0800d35c
 80098ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80098f0:	6018      	str	r0, [r3, #0]
 80098f2:	9b07      	ldr	r3, [sp, #28]
 80098f4:	2b0e      	cmp	r3, #14
 80098f6:	f200 80a4 	bhi.w	8009a42 <_dtoa_r+0x442>
 80098fa:	2c00      	cmp	r4, #0
 80098fc:	f000 80a1 	beq.w	8009a42 <_dtoa_r+0x442>
 8009900:	2f00      	cmp	r7, #0
 8009902:	dd33      	ble.n	800996c <_dtoa_r+0x36c>
 8009904:	4bad      	ldr	r3, [pc, #692]	@ (8009bbc <_dtoa_r+0x5bc>)
 8009906:	f007 020f 	and.w	r2, r7, #15
 800990a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800990e:	ed93 7b00 	vldr	d7, [r3]
 8009912:	05f8      	lsls	r0, r7, #23
 8009914:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009918:	ea4f 1427 	mov.w	r4, r7, asr #4
 800991c:	d516      	bpl.n	800994c <_dtoa_r+0x34c>
 800991e:	4ba8      	ldr	r3, [pc, #672]	@ (8009bc0 <_dtoa_r+0x5c0>)
 8009920:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009924:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009928:	f7f6 ff90 	bl	800084c <__aeabi_ddiv>
 800992c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009930:	f004 040f 	and.w	r4, r4, #15
 8009934:	2603      	movs	r6, #3
 8009936:	4da2      	ldr	r5, [pc, #648]	@ (8009bc0 <_dtoa_r+0x5c0>)
 8009938:	b954      	cbnz	r4, 8009950 <_dtoa_r+0x350>
 800993a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800993e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009942:	f7f6 ff83 	bl	800084c <__aeabi_ddiv>
 8009946:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800994a:	e028      	b.n	800999e <_dtoa_r+0x39e>
 800994c:	2602      	movs	r6, #2
 800994e:	e7f2      	b.n	8009936 <_dtoa_r+0x336>
 8009950:	07e1      	lsls	r1, r4, #31
 8009952:	d508      	bpl.n	8009966 <_dtoa_r+0x366>
 8009954:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009958:	e9d5 2300 	ldrd	r2, r3, [r5]
 800995c:	f7f6 fe4c 	bl	80005f8 <__aeabi_dmul>
 8009960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009964:	3601      	adds	r6, #1
 8009966:	1064      	asrs	r4, r4, #1
 8009968:	3508      	adds	r5, #8
 800996a:	e7e5      	b.n	8009938 <_dtoa_r+0x338>
 800996c:	f000 80d2 	beq.w	8009b14 <_dtoa_r+0x514>
 8009970:	427c      	negs	r4, r7
 8009972:	4b92      	ldr	r3, [pc, #584]	@ (8009bbc <_dtoa_r+0x5bc>)
 8009974:	4d92      	ldr	r5, [pc, #584]	@ (8009bc0 <_dtoa_r+0x5c0>)
 8009976:	f004 020f 	and.w	r2, r4, #15
 800997a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800997e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009982:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009986:	f7f6 fe37 	bl	80005f8 <__aeabi_dmul>
 800998a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800998e:	1124      	asrs	r4, r4, #4
 8009990:	2300      	movs	r3, #0
 8009992:	2602      	movs	r6, #2
 8009994:	2c00      	cmp	r4, #0
 8009996:	f040 80b2 	bne.w	8009afe <_dtoa_r+0x4fe>
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1d3      	bne.n	8009946 <_dtoa_r+0x346>
 800999e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80099a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	f000 80b7 	beq.w	8009b18 <_dtoa_r+0x518>
 80099aa:	4b86      	ldr	r3, [pc, #536]	@ (8009bc4 <_dtoa_r+0x5c4>)
 80099ac:	2200      	movs	r2, #0
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f7 f893 	bl	8000adc <__aeabi_dcmplt>
 80099b6:	2800      	cmp	r0, #0
 80099b8:	f000 80ae 	beq.w	8009b18 <_dtoa_r+0x518>
 80099bc:	9b07      	ldr	r3, [sp, #28]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f000 80aa 	beq.w	8009b18 <_dtoa_r+0x518>
 80099c4:	9b00      	ldr	r3, [sp, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	dd37      	ble.n	8009a3a <_dtoa_r+0x43a>
 80099ca:	1e7b      	subs	r3, r7, #1
 80099cc:	9304      	str	r3, [sp, #16]
 80099ce:	4620      	mov	r0, r4
 80099d0:	4b7d      	ldr	r3, [pc, #500]	@ (8009bc8 <_dtoa_r+0x5c8>)
 80099d2:	2200      	movs	r2, #0
 80099d4:	4629      	mov	r1, r5
 80099d6:	f7f6 fe0f 	bl	80005f8 <__aeabi_dmul>
 80099da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099de:	9c00      	ldr	r4, [sp, #0]
 80099e0:	3601      	adds	r6, #1
 80099e2:	4630      	mov	r0, r6
 80099e4:	f7f6 fd9e 	bl	8000524 <__aeabi_i2d>
 80099e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099ec:	f7f6 fe04 	bl	80005f8 <__aeabi_dmul>
 80099f0:	4b76      	ldr	r3, [pc, #472]	@ (8009bcc <_dtoa_r+0x5cc>)
 80099f2:	2200      	movs	r2, #0
 80099f4:	f7f6 fc4a 	bl	800028c <__adddf3>
 80099f8:	4605      	mov	r5, r0
 80099fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80099fe:	2c00      	cmp	r4, #0
 8009a00:	f040 808d 	bne.w	8009b1e <_dtoa_r+0x51e>
 8009a04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a08:	4b71      	ldr	r3, [pc, #452]	@ (8009bd0 <_dtoa_r+0x5d0>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f7f6 fc3c 	bl	8000288 <__aeabi_dsub>
 8009a10:	4602      	mov	r2, r0
 8009a12:	460b      	mov	r3, r1
 8009a14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009a18:	462a      	mov	r2, r5
 8009a1a:	4633      	mov	r3, r6
 8009a1c:	f7f7 f87c 	bl	8000b18 <__aeabi_dcmpgt>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	f040 828b 	bne.w	8009f3c <_dtoa_r+0x93c>
 8009a26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a2a:	462a      	mov	r2, r5
 8009a2c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a30:	f7f7 f854 	bl	8000adc <__aeabi_dcmplt>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	f040 8128 	bne.w	8009c8a <_dtoa_r+0x68a>
 8009a3a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009a3e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009a42:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	f2c0 815a 	blt.w	8009cfe <_dtoa_r+0x6fe>
 8009a4a:	2f0e      	cmp	r7, #14
 8009a4c:	f300 8157 	bgt.w	8009cfe <_dtoa_r+0x6fe>
 8009a50:	4b5a      	ldr	r3, [pc, #360]	@ (8009bbc <_dtoa_r+0x5bc>)
 8009a52:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a56:	ed93 7b00 	vldr	d7, [r3]
 8009a5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	ed8d 7b00 	vstr	d7, [sp]
 8009a62:	da03      	bge.n	8009a6c <_dtoa_r+0x46c>
 8009a64:	9b07      	ldr	r3, [sp, #28]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	f340 8101 	ble.w	8009c6e <_dtoa_r+0x66e>
 8009a6c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a70:	4656      	mov	r6, sl
 8009a72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7f6 fee7 	bl	800084c <__aeabi_ddiv>
 8009a7e:	f7f7 f86b 	bl	8000b58 <__aeabi_d2iz>
 8009a82:	4680      	mov	r8, r0
 8009a84:	f7f6 fd4e 	bl	8000524 <__aeabi_i2d>
 8009a88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a8c:	f7f6 fdb4 	bl	80005f8 <__aeabi_dmul>
 8009a90:	4602      	mov	r2, r0
 8009a92:	460b      	mov	r3, r1
 8009a94:	4620      	mov	r0, r4
 8009a96:	4629      	mov	r1, r5
 8009a98:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009a9c:	f7f6 fbf4 	bl	8000288 <__aeabi_dsub>
 8009aa0:	f806 4b01 	strb.w	r4, [r6], #1
 8009aa4:	9d07      	ldr	r5, [sp, #28]
 8009aa6:	eba6 040a 	sub.w	r4, r6, sl
 8009aaa:	42a5      	cmp	r5, r4
 8009aac:	4602      	mov	r2, r0
 8009aae:	460b      	mov	r3, r1
 8009ab0:	f040 8117 	bne.w	8009ce2 <_dtoa_r+0x6e2>
 8009ab4:	f7f6 fbea 	bl	800028c <__adddf3>
 8009ab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009abc:	4604      	mov	r4, r0
 8009abe:	460d      	mov	r5, r1
 8009ac0:	f7f7 f82a 	bl	8000b18 <__aeabi_dcmpgt>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	f040 80f9 	bne.w	8009cbc <_dtoa_r+0x6bc>
 8009aca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ace:	4620      	mov	r0, r4
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	f7f6 fff9 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ad6:	b118      	cbz	r0, 8009ae0 <_dtoa_r+0x4e0>
 8009ad8:	f018 0f01 	tst.w	r8, #1
 8009adc:	f040 80ee 	bne.w	8009cbc <_dtoa_r+0x6bc>
 8009ae0:	4649      	mov	r1, r9
 8009ae2:	4658      	mov	r0, fp
 8009ae4:	f000 fc90 	bl	800a408 <_Bfree>
 8009ae8:	2300      	movs	r3, #0
 8009aea:	7033      	strb	r3, [r6, #0]
 8009aec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009aee:	3701      	adds	r7, #1
 8009af0:	601f      	str	r7, [r3, #0]
 8009af2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 831d 	beq.w	800a134 <_dtoa_r+0xb34>
 8009afa:	601e      	str	r6, [r3, #0]
 8009afc:	e31a      	b.n	800a134 <_dtoa_r+0xb34>
 8009afe:	07e2      	lsls	r2, r4, #31
 8009b00:	d505      	bpl.n	8009b0e <_dtoa_r+0x50e>
 8009b02:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b06:	f7f6 fd77 	bl	80005f8 <__aeabi_dmul>
 8009b0a:	3601      	adds	r6, #1
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	1064      	asrs	r4, r4, #1
 8009b10:	3508      	adds	r5, #8
 8009b12:	e73f      	b.n	8009994 <_dtoa_r+0x394>
 8009b14:	2602      	movs	r6, #2
 8009b16:	e742      	b.n	800999e <_dtoa_r+0x39e>
 8009b18:	9c07      	ldr	r4, [sp, #28]
 8009b1a:	9704      	str	r7, [sp, #16]
 8009b1c:	e761      	b.n	80099e2 <_dtoa_r+0x3e2>
 8009b1e:	4b27      	ldr	r3, [pc, #156]	@ (8009bbc <_dtoa_r+0x5bc>)
 8009b20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b26:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b2a:	4454      	add	r4, sl
 8009b2c:	2900      	cmp	r1, #0
 8009b2e:	d053      	beq.n	8009bd8 <_dtoa_r+0x5d8>
 8009b30:	4928      	ldr	r1, [pc, #160]	@ (8009bd4 <_dtoa_r+0x5d4>)
 8009b32:	2000      	movs	r0, #0
 8009b34:	f7f6 fe8a 	bl	800084c <__aeabi_ddiv>
 8009b38:	4633      	mov	r3, r6
 8009b3a:	462a      	mov	r2, r5
 8009b3c:	f7f6 fba4 	bl	8000288 <__aeabi_dsub>
 8009b40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b44:	4656      	mov	r6, sl
 8009b46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b4a:	f7f7 f805 	bl	8000b58 <__aeabi_d2iz>
 8009b4e:	4605      	mov	r5, r0
 8009b50:	f7f6 fce8 	bl	8000524 <__aeabi_i2d>
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b5c:	f7f6 fb94 	bl	8000288 <__aeabi_dsub>
 8009b60:	3530      	adds	r5, #48	@ 0x30
 8009b62:	4602      	mov	r2, r0
 8009b64:	460b      	mov	r3, r1
 8009b66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b6a:	f806 5b01 	strb.w	r5, [r6], #1
 8009b6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b72:	f7f6 ffb3 	bl	8000adc <__aeabi_dcmplt>
 8009b76:	2800      	cmp	r0, #0
 8009b78:	d171      	bne.n	8009c5e <_dtoa_r+0x65e>
 8009b7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b7e:	4911      	ldr	r1, [pc, #68]	@ (8009bc4 <_dtoa_r+0x5c4>)
 8009b80:	2000      	movs	r0, #0
 8009b82:	f7f6 fb81 	bl	8000288 <__aeabi_dsub>
 8009b86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b8a:	f7f6 ffa7 	bl	8000adc <__aeabi_dcmplt>
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	f040 8095 	bne.w	8009cbe <_dtoa_r+0x6be>
 8009b94:	42a6      	cmp	r6, r4
 8009b96:	f43f af50 	beq.w	8009a3a <_dtoa_r+0x43a>
 8009b9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8009bc8 <_dtoa_r+0x5c8>)
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f7f6 fd29 	bl	80005f8 <__aeabi_dmul>
 8009ba6:	4b08      	ldr	r3, [pc, #32]	@ (8009bc8 <_dtoa_r+0x5c8>)
 8009ba8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009bac:	2200      	movs	r2, #0
 8009bae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bb2:	f7f6 fd21 	bl	80005f8 <__aeabi_dmul>
 8009bb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bba:	e7c4      	b.n	8009b46 <_dtoa_r+0x546>
 8009bbc:	0800d538 	.word	0x0800d538
 8009bc0:	0800d510 	.word	0x0800d510
 8009bc4:	3ff00000 	.word	0x3ff00000
 8009bc8:	40240000 	.word	0x40240000
 8009bcc:	401c0000 	.word	0x401c0000
 8009bd0:	40140000 	.word	0x40140000
 8009bd4:	3fe00000 	.word	0x3fe00000
 8009bd8:	4631      	mov	r1, r6
 8009bda:	4628      	mov	r0, r5
 8009bdc:	f7f6 fd0c 	bl	80005f8 <__aeabi_dmul>
 8009be0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009be4:	9415      	str	r4, [sp, #84]	@ 0x54
 8009be6:	4656      	mov	r6, sl
 8009be8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bec:	f7f6 ffb4 	bl	8000b58 <__aeabi_d2iz>
 8009bf0:	4605      	mov	r5, r0
 8009bf2:	f7f6 fc97 	bl	8000524 <__aeabi_i2d>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bfe:	f7f6 fb43 	bl	8000288 <__aeabi_dsub>
 8009c02:	3530      	adds	r5, #48	@ 0x30
 8009c04:	f806 5b01 	strb.w	r5, [r6], #1
 8009c08:	4602      	mov	r2, r0
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	42a6      	cmp	r6, r4
 8009c0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c12:	f04f 0200 	mov.w	r2, #0
 8009c16:	d124      	bne.n	8009c62 <_dtoa_r+0x662>
 8009c18:	4bac      	ldr	r3, [pc, #688]	@ (8009ecc <_dtoa_r+0x8cc>)
 8009c1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009c1e:	f7f6 fb35 	bl	800028c <__adddf3>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c2a:	f7f6 ff75 	bl	8000b18 <__aeabi_dcmpgt>
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	d145      	bne.n	8009cbe <_dtoa_r+0x6be>
 8009c32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c36:	49a5      	ldr	r1, [pc, #660]	@ (8009ecc <_dtoa_r+0x8cc>)
 8009c38:	2000      	movs	r0, #0
 8009c3a:	f7f6 fb25 	bl	8000288 <__aeabi_dsub>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c46:	f7f6 ff49 	bl	8000adc <__aeabi_dcmplt>
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	f43f aef5 	beq.w	8009a3a <_dtoa_r+0x43a>
 8009c50:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009c52:	1e73      	subs	r3, r6, #1
 8009c54:	9315      	str	r3, [sp, #84]	@ 0x54
 8009c56:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c5a:	2b30      	cmp	r3, #48	@ 0x30
 8009c5c:	d0f8      	beq.n	8009c50 <_dtoa_r+0x650>
 8009c5e:	9f04      	ldr	r7, [sp, #16]
 8009c60:	e73e      	b.n	8009ae0 <_dtoa_r+0x4e0>
 8009c62:	4b9b      	ldr	r3, [pc, #620]	@ (8009ed0 <_dtoa_r+0x8d0>)
 8009c64:	f7f6 fcc8 	bl	80005f8 <__aeabi_dmul>
 8009c68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c6c:	e7bc      	b.n	8009be8 <_dtoa_r+0x5e8>
 8009c6e:	d10c      	bne.n	8009c8a <_dtoa_r+0x68a>
 8009c70:	4b98      	ldr	r3, [pc, #608]	@ (8009ed4 <_dtoa_r+0x8d4>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c78:	f7f6 fcbe 	bl	80005f8 <__aeabi_dmul>
 8009c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c80:	f7f6 ff40 	bl	8000b04 <__aeabi_dcmpge>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	f000 8157 	beq.w	8009f38 <_dtoa_r+0x938>
 8009c8a:	2400      	movs	r4, #0
 8009c8c:	4625      	mov	r5, r4
 8009c8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c90:	43db      	mvns	r3, r3
 8009c92:	9304      	str	r3, [sp, #16]
 8009c94:	4656      	mov	r6, sl
 8009c96:	2700      	movs	r7, #0
 8009c98:	4621      	mov	r1, r4
 8009c9a:	4658      	mov	r0, fp
 8009c9c:	f000 fbb4 	bl	800a408 <_Bfree>
 8009ca0:	2d00      	cmp	r5, #0
 8009ca2:	d0dc      	beq.n	8009c5e <_dtoa_r+0x65e>
 8009ca4:	b12f      	cbz	r7, 8009cb2 <_dtoa_r+0x6b2>
 8009ca6:	42af      	cmp	r7, r5
 8009ca8:	d003      	beq.n	8009cb2 <_dtoa_r+0x6b2>
 8009caa:	4639      	mov	r1, r7
 8009cac:	4658      	mov	r0, fp
 8009cae:	f000 fbab 	bl	800a408 <_Bfree>
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	4658      	mov	r0, fp
 8009cb6:	f000 fba7 	bl	800a408 <_Bfree>
 8009cba:	e7d0      	b.n	8009c5e <_dtoa_r+0x65e>
 8009cbc:	9704      	str	r7, [sp, #16]
 8009cbe:	4633      	mov	r3, r6
 8009cc0:	461e      	mov	r6, r3
 8009cc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cc6:	2a39      	cmp	r2, #57	@ 0x39
 8009cc8:	d107      	bne.n	8009cda <_dtoa_r+0x6da>
 8009cca:	459a      	cmp	sl, r3
 8009ccc:	d1f8      	bne.n	8009cc0 <_dtoa_r+0x6c0>
 8009cce:	9a04      	ldr	r2, [sp, #16]
 8009cd0:	3201      	adds	r2, #1
 8009cd2:	9204      	str	r2, [sp, #16]
 8009cd4:	2230      	movs	r2, #48	@ 0x30
 8009cd6:	f88a 2000 	strb.w	r2, [sl]
 8009cda:	781a      	ldrb	r2, [r3, #0]
 8009cdc:	3201      	adds	r2, #1
 8009cde:	701a      	strb	r2, [r3, #0]
 8009ce0:	e7bd      	b.n	8009c5e <_dtoa_r+0x65e>
 8009ce2:	4b7b      	ldr	r3, [pc, #492]	@ (8009ed0 <_dtoa_r+0x8d0>)
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	f7f6 fc87 	bl	80005f8 <__aeabi_dmul>
 8009cea:	2200      	movs	r2, #0
 8009cec:	2300      	movs	r3, #0
 8009cee:	4604      	mov	r4, r0
 8009cf0:	460d      	mov	r5, r1
 8009cf2:	f7f6 fee9 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cf6:	2800      	cmp	r0, #0
 8009cf8:	f43f aebb 	beq.w	8009a72 <_dtoa_r+0x472>
 8009cfc:	e6f0      	b.n	8009ae0 <_dtoa_r+0x4e0>
 8009cfe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009d00:	2a00      	cmp	r2, #0
 8009d02:	f000 80db 	beq.w	8009ebc <_dtoa_r+0x8bc>
 8009d06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d08:	2a01      	cmp	r2, #1
 8009d0a:	f300 80bf 	bgt.w	8009e8c <_dtoa_r+0x88c>
 8009d0e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009d10:	2a00      	cmp	r2, #0
 8009d12:	f000 80b7 	beq.w	8009e84 <_dtoa_r+0x884>
 8009d16:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009d1a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009d1c:	4646      	mov	r6, r8
 8009d1e:	9a08      	ldr	r2, [sp, #32]
 8009d20:	2101      	movs	r1, #1
 8009d22:	441a      	add	r2, r3
 8009d24:	4658      	mov	r0, fp
 8009d26:	4498      	add	r8, r3
 8009d28:	9208      	str	r2, [sp, #32]
 8009d2a:	f000 fc6b 	bl	800a604 <__i2b>
 8009d2e:	4605      	mov	r5, r0
 8009d30:	b15e      	cbz	r6, 8009d4a <_dtoa_r+0x74a>
 8009d32:	9b08      	ldr	r3, [sp, #32]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	dd08      	ble.n	8009d4a <_dtoa_r+0x74a>
 8009d38:	42b3      	cmp	r3, r6
 8009d3a:	9a08      	ldr	r2, [sp, #32]
 8009d3c:	bfa8      	it	ge
 8009d3e:	4633      	movge	r3, r6
 8009d40:	eba8 0803 	sub.w	r8, r8, r3
 8009d44:	1af6      	subs	r6, r6, r3
 8009d46:	1ad3      	subs	r3, r2, r3
 8009d48:	9308      	str	r3, [sp, #32]
 8009d4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d4c:	b1f3      	cbz	r3, 8009d8c <_dtoa_r+0x78c>
 8009d4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 80b7 	beq.w	8009ec4 <_dtoa_r+0x8c4>
 8009d56:	b18c      	cbz	r4, 8009d7c <_dtoa_r+0x77c>
 8009d58:	4629      	mov	r1, r5
 8009d5a:	4622      	mov	r2, r4
 8009d5c:	4658      	mov	r0, fp
 8009d5e:	f000 fd11 	bl	800a784 <__pow5mult>
 8009d62:	464a      	mov	r2, r9
 8009d64:	4601      	mov	r1, r0
 8009d66:	4605      	mov	r5, r0
 8009d68:	4658      	mov	r0, fp
 8009d6a:	f000 fc61 	bl	800a630 <__multiply>
 8009d6e:	4649      	mov	r1, r9
 8009d70:	9004      	str	r0, [sp, #16]
 8009d72:	4658      	mov	r0, fp
 8009d74:	f000 fb48 	bl	800a408 <_Bfree>
 8009d78:	9b04      	ldr	r3, [sp, #16]
 8009d7a:	4699      	mov	r9, r3
 8009d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d7e:	1b1a      	subs	r2, r3, r4
 8009d80:	d004      	beq.n	8009d8c <_dtoa_r+0x78c>
 8009d82:	4649      	mov	r1, r9
 8009d84:	4658      	mov	r0, fp
 8009d86:	f000 fcfd 	bl	800a784 <__pow5mult>
 8009d8a:	4681      	mov	r9, r0
 8009d8c:	2101      	movs	r1, #1
 8009d8e:	4658      	mov	r0, fp
 8009d90:	f000 fc38 	bl	800a604 <__i2b>
 8009d94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d96:	4604      	mov	r4, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 81cf 	beq.w	800a13c <_dtoa_r+0xb3c>
 8009d9e:	461a      	mov	r2, r3
 8009da0:	4601      	mov	r1, r0
 8009da2:	4658      	mov	r0, fp
 8009da4:	f000 fcee 	bl	800a784 <__pow5mult>
 8009da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	4604      	mov	r4, r0
 8009dae:	f300 8095 	bgt.w	8009edc <_dtoa_r+0x8dc>
 8009db2:	9b02      	ldr	r3, [sp, #8]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f040 8087 	bne.w	8009ec8 <_dtoa_r+0x8c8>
 8009dba:	9b03      	ldr	r3, [sp, #12]
 8009dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f040 8089 	bne.w	8009ed8 <_dtoa_r+0x8d8>
 8009dc6:	9b03      	ldr	r3, [sp, #12]
 8009dc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009dcc:	0d1b      	lsrs	r3, r3, #20
 8009dce:	051b      	lsls	r3, r3, #20
 8009dd0:	b12b      	cbz	r3, 8009dde <_dtoa_r+0x7de>
 8009dd2:	9b08      	ldr	r3, [sp, #32]
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	9308      	str	r3, [sp, #32]
 8009dd8:	f108 0801 	add.w	r8, r8, #1
 8009ddc:	2301      	movs	r3, #1
 8009dde:	930a      	str	r3, [sp, #40]	@ 0x28
 8009de0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f000 81b0 	beq.w	800a148 <_dtoa_r+0xb48>
 8009de8:	6923      	ldr	r3, [r4, #16]
 8009dea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009dee:	6918      	ldr	r0, [r3, #16]
 8009df0:	f000 fbbc 	bl	800a56c <__hi0bits>
 8009df4:	f1c0 0020 	rsb	r0, r0, #32
 8009df8:	9b08      	ldr	r3, [sp, #32]
 8009dfa:	4418      	add	r0, r3
 8009dfc:	f010 001f 	ands.w	r0, r0, #31
 8009e00:	d077      	beq.n	8009ef2 <_dtoa_r+0x8f2>
 8009e02:	f1c0 0320 	rsb	r3, r0, #32
 8009e06:	2b04      	cmp	r3, #4
 8009e08:	dd6b      	ble.n	8009ee2 <_dtoa_r+0x8e2>
 8009e0a:	9b08      	ldr	r3, [sp, #32]
 8009e0c:	f1c0 001c 	rsb	r0, r0, #28
 8009e10:	4403      	add	r3, r0
 8009e12:	4480      	add	r8, r0
 8009e14:	4406      	add	r6, r0
 8009e16:	9308      	str	r3, [sp, #32]
 8009e18:	f1b8 0f00 	cmp.w	r8, #0
 8009e1c:	dd05      	ble.n	8009e2a <_dtoa_r+0x82a>
 8009e1e:	4649      	mov	r1, r9
 8009e20:	4642      	mov	r2, r8
 8009e22:	4658      	mov	r0, fp
 8009e24:	f000 fd08 	bl	800a838 <__lshift>
 8009e28:	4681      	mov	r9, r0
 8009e2a:	9b08      	ldr	r3, [sp, #32]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dd05      	ble.n	8009e3c <_dtoa_r+0x83c>
 8009e30:	4621      	mov	r1, r4
 8009e32:	461a      	mov	r2, r3
 8009e34:	4658      	mov	r0, fp
 8009e36:	f000 fcff 	bl	800a838 <__lshift>
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d059      	beq.n	8009ef6 <_dtoa_r+0x8f6>
 8009e42:	4621      	mov	r1, r4
 8009e44:	4648      	mov	r0, r9
 8009e46:	f000 fd63 	bl	800a910 <__mcmp>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	da53      	bge.n	8009ef6 <_dtoa_r+0x8f6>
 8009e4e:	1e7b      	subs	r3, r7, #1
 8009e50:	9304      	str	r3, [sp, #16]
 8009e52:	4649      	mov	r1, r9
 8009e54:	2300      	movs	r3, #0
 8009e56:	220a      	movs	r2, #10
 8009e58:	4658      	mov	r0, fp
 8009e5a:	f000 faf7 	bl	800a44c <__multadd>
 8009e5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e60:	4681      	mov	r9, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f000 8172 	beq.w	800a14c <_dtoa_r+0xb4c>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	220a      	movs	r2, #10
 8009e6e:	4658      	mov	r0, fp
 8009e70:	f000 faec 	bl	800a44c <__multadd>
 8009e74:	9b00      	ldr	r3, [sp, #0]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	4605      	mov	r5, r0
 8009e7a:	dc67      	bgt.n	8009f4c <_dtoa_r+0x94c>
 8009e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	dc41      	bgt.n	8009f06 <_dtoa_r+0x906>
 8009e82:	e063      	b.n	8009f4c <_dtoa_r+0x94c>
 8009e84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009e86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e8a:	e746      	b.n	8009d1a <_dtoa_r+0x71a>
 8009e8c:	9b07      	ldr	r3, [sp, #28]
 8009e8e:	1e5c      	subs	r4, r3, #1
 8009e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e92:	42a3      	cmp	r3, r4
 8009e94:	bfbf      	itttt	lt
 8009e96:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009e98:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009e9a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009e9c:	1ae3      	sublt	r3, r4, r3
 8009e9e:	bfb4      	ite	lt
 8009ea0:	18d2      	addlt	r2, r2, r3
 8009ea2:	1b1c      	subge	r4, r3, r4
 8009ea4:	9b07      	ldr	r3, [sp, #28]
 8009ea6:	bfbc      	itt	lt
 8009ea8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009eaa:	2400      	movlt	r4, #0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	bfb5      	itete	lt
 8009eb0:	eba8 0603 	sublt.w	r6, r8, r3
 8009eb4:	9b07      	ldrge	r3, [sp, #28]
 8009eb6:	2300      	movlt	r3, #0
 8009eb8:	4646      	movge	r6, r8
 8009eba:	e730      	b.n	8009d1e <_dtoa_r+0x71e>
 8009ebc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009ebe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009ec0:	4646      	mov	r6, r8
 8009ec2:	e735      	b.n	8009d30 <_dtoa_r+0x730>
 8009ec4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ec6:	e75c      	b.n	8009d82 <_dtoa_r+0x782>
 8009ec8:	2300      	movs	r3, #0
 8009eca:	e788      	b.n	8009dde <_dtoa_r+0x7de>
 8009ecc:	3fe00000 	.word	0x3fe00000
 8009ed0:	40240000 	.word	0x40240000
 8009ed4:	40140000 	.word	0x40140000
 8009ed8:	9b02      	ldr	r3, [sp, #8]
 8009eda:	e780      	b.n	8009dde <_dtoa_r+0x7de>
 8009edc:	2300      	movs	r3, #0
 8009ede:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ee0:	e782      	b.n	8009de8 <_dtoa_r+0x7e8>
 8009ee2:	d099      	beq.n	8009e18 <_dtoa_r+0x818>
 8009ee4:	9a08      	ldr	r2, [sp, #32]
 8009ee6:	331c      	adds	r3, #28
 8009ee8:	441a      	add	r2, r3
 8009eea:	4498      	add	r8, r3
 8009eec:	441e      	add	r6, r3
 8009eee:	9208      	str	r2, [sp, #32]
 8009ef0:	e792      	b.n	8009e18 <_dtoa_r+0x818>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	e7f6      	b.n	8009ee4 <_dtoa_r+0x8e4>
 8009ef6:	9b07      	ldr	r3, [sp, #28]
 8009ef8:	9704      	str	r7, [sp, #16]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	dc20      	bgt.n	8009f40 <_dtoa_r+0x940>
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	dd1e      	ble.n	8009f44 <_dtoa_r+0x944>
 8009f06:	9b00      	ldr	r3, [sp, #0]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f47f aec0 	bne.w	8009c8e <_dtoa_r+0x68e>
 8009f0e:	4621      	mov	r1, r4
 8009f10:	2205      	movs	r2, #5
 8009f12:	4658      	mov	r0, fp
 8009f14:	f000 fa9a 	bl	800a44c <__multadd>
 8009f18:	4601      	mov	r1, r0
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	4648      	mov	r0, r9
 8009f1e:	f000 fcf7 	bl	800a910 <__mcmp>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	f77f aeb3 	ble.w	8009c8e <_dtoa_r+0x68e>
 8009f28:	4656      	mov	r6, sl
 8009f2a:	2331      	movs	r3, #49	@ 0x31
 8009f2c:	f806 3b01 	strb.w	r3, [r6], #1
 8009f30:	9b04      	ldr	r3, [sp, #16]
 8009f32:	3301      	adds	r3, #1
 8009f34:	9304      	str	r3, [sp, #16]
 8009f36:	e6ae      	b.n	8009c96 <_dtoa_r+0x696>
 8009f38:	9c07      	ldr	r4, [sp, #28]
 8009f3a:	9704      	str	r7, [sp, #16]
 8009f3c:	4625      	mov	r5, r4
 8009f3e:	e7f3      	b.n	8009f28 <_dtoa_r+0x928>
 8009f40:	9b07      	ldr	r3, [sp, #28]
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	f000 8104 	beq.w	800a154 <_dtoa_r+0xb54>
 8009f4c:	2e00      	cmp	r6, #0
 8009f4e:	dd05      	ble.n	8009f5c <_dtoa_r+0x95c>
 8009f50:	4629      	mov	r1, r5
 8009f52:	4632      	mov	r2, r6
 8009f54:	4658      	mov	r0, fp
 8009f56:	f000 fc6f 	bl	800a838 <__lshift>
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d05a      	beq.n	800a018 <_dtoa_r+0xa18>
 8009f62:	6869      	ldr	r1, [r5, #4]
 8009f64:	4658      	mov	r0, fp
 8009f66:	f000 fa0f 	bl	800a388 <_Balloc>
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	b928      	cbnz	r0, 8009f7a <_dtoa_r+0x97a>
 8009f6e:	4b84      	ldr	r3, [pc, #528]	@ (800a180 <_dtoa_r+0xb80>)
 8009f70:	4602      	mov	r2, r0
 8009f72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f76:	f7ff bb5a 	b.w	800962e <_dtoa_r+0x2e>
 8009f7a:	692a      	ldr	r2, [r5, #16]
 8009f7c:	3202      	adds	r2, #2
 8009f7e:	0092      	lsls	r2, r2, #2
 8009f80:	f105 010c 	add.w	r1, r5, #12
 8009f84:	300c      	adds	r0, #12
 8009f86:	f7ff fa80 	bl	800948a <memcpy>
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	4631      	mov	r1, r6
 8009f8e:	4658      	mov	r0, fp
 8009f90:	f000 fc52 	bl	800a838 <__lshift>
 8009f94:	f10a 0301 	add.w	r3, sl, #1
 8009f98:	9307      	str	r3, [sp, #28]
 8009f9a:	9b00      	ldr	r3, [sp, #0]
 8009f9c:	4453      	add	r3, sl
 8009f9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009fa0:	9b02      	ldr	r3, [sp, #8]
 8009fa2:	f003 0301 	and.w	r3, r3, #1
 8009fa6:	462f      	mov	r7, r5
 8009fa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009faa:	4605      	mov	r5, r0
 8009fac:	9b07      	ldr	r3, [sp, #28]
 8009fae:	4621      	mov	r1, r4
 8009fb0:	3b01      	subs	r3, #1
 8009fb2:	4648      	mov	r0, r9
 8009fb4:	9300      	str	r3, [sp, #0]
 8009fb6:	f7ff fa9b 	bl	80094f0 <quorem>
 8009fba:	4639      	mov	r1, r7
 8009fbc:	9002      	str	r0, [sp, #8]
 8009fbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009fc2:	4648      	mov	r0, r9
 8009fc4:	f000 fca4 	bl	800a910 <__mcmp>
 8009fc8:	462a      	mov	r2, r5
 8009fca:	9008      	str	r0, [sp, #32]
 8009fcc:	4621      	mov	r1, r4
 8009fce:	4658      	mov	r0, fp
 8009fd0:	f000 fcba 	bl	800a948 <__mdiff>
 8009fd4:	68c2      	ldr	r2, [r0, #12]
 8009fd6:	4606      	mov	r6, r0
 8009fd8:	bb02      	cbnz	r2, 800a01c <_dtoa_r+0xa1c>
 8009fda:	4601      	mov	r1, r0
 8009fdc:	4648      	mov	r0, r9
 8009fde:	f000 fc97 	bl	800a910 <__mcmp>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	4631      	mov	r1, r6
 8009fe6:	4658      	mov	r0, fp
 8009fe8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fea:	f000 fa0d 	bl	800a408 <_Bfree>
 8009fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ff2:	9e07      	ldr	r6, [sp, #28]
 8009ff4:	ea43 0102 	orr.w	r1, r3, r2
 8009ff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ffa:	4319      	orrs	r1, r3
 8009ffc:	d110      	bne.n	800a020 <_dtoa_r+0xa20>
 8009ffe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a002:	d029      	beq.n	800a058 <_dtoa_r+0xa58>
 800a004:	9b08      	ldr	r3, [sp, #32]
 800a006:	2b00      	cmp	r3, #0
 800a008:	dd02      	ble.n	800a010 <_dtoa_r+0xa10>
 800a00a:	9b02      	ldr	r3, [sp, #8]
 800a00c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a010:	9b00      	ldr	r3, [sp, #0]
 800a012:	f883 8000 	strb.w	r8, [r3]
 800a016:	e63f      	b.n	8009c98 <_dtoa_r+0x698>
 800a018:	4628      	mov	r0, r5
 800a01a:	e7bb      	b.n	8009f94 <_dtoa_r+0x994>
 800a01c:	2201      	movs	r2, #1
 800a01e:	e7e1      	b.n	8009fe4 <_dtoa_r+0x9e4>
 800a020:	9b08      	ldr	r3, [sp, #32]
 800a022:	2b00      	cmp	r3, #0
 800a024:	db04      	blt.n	800a030 <_dtoa_r+0xa30>
 800a026:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a028:	430b      	orrs	r3, r1
 800a02a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a02c:	430b      	orrs	r3, r1
 800a02e:	d120      	bne.n	800a072 <_dtoa_r+0xa72>
 800a030:	2a00      	cmp	r2, #0
 800a032:	dded      	ble.n	800a010 <_dtoa_r+0xa10>
 800a034:	4649      	mov	r1, r9
 800a036:	2201      	movs	r2, #1
 800a038:	4658      	mov	r0, fp
 800a03a:	f000 fbfd 	bl	800a838 <__lshift>
 800a03e:	4621      	mov	r1, r4
 800a040:	4681      	mov	r9, r0
 800a042:	f000 fc65 	bl	800a910 <__mcmp>
 800a046:	2800      	cmp	r0, #0
 800a048:	dc03      	bgt.n	800a052 <_dtoa_r+0xa52>
 800a04a:	d1e1      	bne.n	800a010 <_dtoa_r+0xa10>
 800a04c:	f018 0f01 	tst.w	r8, #1
 800a050:	d0de      	beq.n	800a010 <_dtoa_r+0xa10>
 800a052:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a056:	d1d8      	bne.n	800a00a <_dtoa_r+0xa0a>
 800a058:	9a00      	ldr	r2, [sp, #0]
 800a05a:	2339      	movs	r3, #57	@ 0x39
 800a05c:	7013      	strb	r3, [r2, #0]
 800a05e:	4633      	mov	r3, r6
 800a060:	461e      	mov	r6, r3
 800a062:	3b01      	subs	r3, #1
 800a064:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a068:	2a39      	cmp	r2, #57	@ 0x39
 800a06a:	d052      	beq.n	800a112 <_dtoa_r+0xb12>
 800a06c:	3201      	adds	r2, #1
 800a06e:	701a      	strb	r2, [r3, #0]
 800a070:	e612      	b.n	8009c98 <_dtoa_r+0x698>
 800a072:	2a00      	cmp	r2, #0
 800a074:	dd07      	ble.n	800a086 <_dtoa_r+0xa86>
 800a076:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a07a:	d0ed      	beq.n	800a058 <_dtoa_r+0xa58>
 800a07c:	9a00      	ldr	r2, [sp, #0]
 800a07e:	f108 0301 	add.w	r3, r8, #1
 800a082:	7013      	strb	r3, [r2, #0]
 800a084:	e608      	b.n	8009c98 <_dtoa_r+0x698>
 800a086:	9b07      	ldr	r3, [sp, #28]
 800a088:	9a07      	ldr	r2, [sp, #28]
 800a08a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a08e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a090:	4293      	cmp	r3, r2
 800a092:	d028      	beq.n	800a0e6 <_dtoa_r+0xae6>
 800a094:	4649      	mov	r1, r9
 800a096:	2300      	movs	r3, #0
 800a098:	220a      	movs	r2, #10
 800a09a:	4658      	mov	r0, fp
 800a09c:	f000 f9d6 	bl	800a44c <__multadd>
 800a0a0:	42af      	cmp	r7, r5
 800a0a2:	4681      	mov	r9, r0
 800a0a4:	f04f 0300 	mov.w	r3, #0
 800a0a8:	f04f 020a 	mov.w	r2, #10
 800a0ac:	4639      	mov	r1, r7
 800a0ae:	4658      	mov	r0, fp
 800a0b0:	d107      	bne.n	800a0c2 <_dtoa_r+0xac2>
 800a0b2:	f000 f9cb 	bl	800a44c <__multadd>
 800a0b6:	4607      	mov	r7, r0
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	9b07      	ldr	r3, [sp, #28]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	9307      	str	r3, [sp, #28]
 800a0c0:	e774      	b.n	8009fac <_dtoa_r+0x9ac>
 800a0c2:	f000 f9c3 	bl	800a44c <__multadd>
 800a0c6:	4629      	mov	r1, r5
 800a0c8:	4607      	mov	r7, r0
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	220a      	movs	r2, #10
 800a0ce:	4658      	mov	r0, fp
 800a0d0:	f000 f9bc 	bl	800a44c <__multadd>
 800a0d4:	4605      	mov	r5, r0
 800a0d6:	e7f0      	b.n	800a0ba <_dtoa_r+0xaba>
 800a0d8:	9b00      	ldr	r3, [sp, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	bfcc      	ite	gt
 800a0de:	461e      	movgt	r6, r3
 800a0e0:	2601      	movle	r6, #1
 800a0e2:	4456      	add	r6, sl
 800a0e4:	2700      	movs	r7, #0
 800a0e6:	4649      	mov	r1, r9
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	4658      	mov	r0, fp
 800a0ec:	f000 fba4 	bl	800a838 <__lshift>
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	4681      	mov	r9, r0
 800a0f4:	f000 fc0c 	bl	800a910 <__mcmp>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	dcb0      	bgt.n	800a05e <_dtoa_r+0xa5e>
 800a0fc:	d102      	bne.n	800a104 <_dtoa_r+0xb04>
 800a0fe:	f018 0f01 	tst.w	r8, #1
 800a102:	d1ac      	bne.n	800a05e <_dtoa_r+0xa5e>
 800a104:	4633      	mov	r3, r6
 800a106:	461e      	mov	r6, r3
 800a108:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a10c:	2a30      	cmp	r2, #48	@ 0x30
 800a10e:	d0fa      	beq.n	800a106 <_dtoa_r+0xb06>
 800a110:	e5c2      	b.n	8009c98 <_dtoa_r+0x698>
 800a112:	459a      	cmp	sl, r3
 800a114:	d1a4      	bne.n	800a060 <_dtoa_r+0xa60>
 800a116:	9b04      	ldr	r3, [sp, #16]
 800a118:	3301      	adds	r3, #1
 800a11a:	9304      	str	r3, [sp, #16]
 800a11c:	2331      	movs	r3, #49	@ 0x31
 800a11e:	f88a 3000 	strb.w	r3, [sl]
 800a122:	e5b9      	b.n	8009c98 <_dtoa_r+0x698>
 800a124:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a126:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a184 <_dtoa_r+0xb84>
 800a12a:	b11b      	cbz	r3, 800a134 <_dtoa_r+0xb34>
 800a12c:	f10a 0308 	add.w	r3, sl, #8
 800a130:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a132:	6013      	str	r3, [r2, #0]
 800a134:	4650      	mov	r0, sl
 800a136:	b019      	add	sp, #100	@ 0x64
 800a138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a13c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a13e:	2b01      	cmp	r3, #1
 800a140:	f77f ae37 	ble.w	8009db2 <_dtoa_r+0x7b2>
 800a144:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a146:	930a      	str	r3, [sp, #40]	@ 0x28
 800a148:	2001      	movs	r0, #1
 800a14a:	e655      	b.n	8009df8 <_dtoa_r+0x7f8>
 800a14c:	9b00      	ldr	r3, [sp, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	f77f aed6 	ble.w	8009f00 <_dtoa_r+0x900>
 800a154:	4656      	mov	r6, sl
 800a156:	4621      	mov	r1, r4
 800a158:	4648      	mov	r0, r9
 800a15a:	f7ff f9c9 	bl	80094f0 <quorem>
 800a15e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a162:	f806 8b01 	strb.w	r8, [r6], #1
 800a166:	9b00      	ldr	r3, [sp, #0]
 800a168:	eba6 020a 	sub.w	r2, r6, sl
 800a16c:	4293      	cmp	r3, r2
 800a16e:	ddb3      	ble.n	800a0d8 <_dtoa_r+0xad8>
 800a170:	4649      	mov	r1, r9
 800a172:	2300      	movs	r3, #0
 800a174:	220a      	movs	r2, #10
 800a176:	4658      	mov	r0, fp
 800a178:	f000 f968 	bl	800a44c <__multadd>
 800a17c:	4681      	mov	r9, r0
 800a17e:	e7ea      	b.n	800a156 <_dtoa_r+0xb56>
 800a180:	0800d497 	.word	0x0800d497
 800a184:	0800d432 	.word	0x0800d432

0800a188 <_free_r>:
 800a188:	b538      	push	{r3, r4, r5, lr}
 800a18a:	4605      	mov	r5, r0
 800a18c:	2900      	cmp	r1, #0
 800a18e:	d041      	beq.n	800a214 <_free_r+0x8c>
 800a190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a194:	1f0c      	subs	r4, r1, #4
 800a196:	2b00      	cmp	r3, #0
 800a198:	bfb8      	it	lt
 800a19a:	18e4      	addlt	r4, r4, r3
 800a19c:	f000 f8e8 	bl	800a370 <__malloc_lock>
 800a1a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a218 <_free_r+0x90>)
 800a1a2:	6813      	ldr	r3, [r2, #0]
 800a1a4:	b933      	cbnz	r3, 800a1b4 <_free_r+0x2c>
 800a1a6:	6063      	str	r3, [r4, #4]
 800a1a8:	6014      	str	r4, [r2, #0]
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1b0:	f000 b8e4 	b.w	800a37c <__malloc_unlock>
 800a1b4:	42a3      	cmp	r3, r4
 800a1b6:	d908      	bls.n	800a1ca <_free_r+0x42>
 800a1b8:	6820      	ldr	r0, [r4, #0]
 800a1ba:	1821      	adds	r1, r4, r0
 800a1bc:	428b      	cmp	r3, r1
 800a1be:	bf01      	itttt	eq
 800a1c0:	6819      	ldreq	r1, [r3, #0]
 800a1c2:	685b      	ldreq	r3, [r3, #4]
 800a1c4:	1809      	addeq	r1, r1, r0
 800a1c6:	6021      	streq	r1, [r4, #0]
 800a1c8:	e7ed      	b.n	800a1a6 <_free_r+0x1e>
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	b10b      	cbz	r3, 800a1d4 <_free_r+0x4c>
 800a1d0:	42a3      	cmp	r3, r4
 800a1d2:	d9fa      	bls.n	800a1ca <_free_r+0x42>
 800a1d4:	6811      	ldr	r1, [r2, #0]
 800a1d6:	1850      	adds	r0, r2, r1
 800a1d8:	42a0      	cmp	r0, r4
 800a1da:	d10b      	bne.n	800a1f4 <_free_r+0x6c>
 800a1dc:	6820      	ldr	r0, [r4, #0]
 800a1de:	4401      	add	r1, r0
 800a1e0:	1850      	adds	r0, r2, r1
 800a1e2:	4283      	cmp	r3, r0
 800a1e4:	6011      	str	r1, [r2, #0]
 800a1e6:	d1e0      	bne.n	800a1aa <_free_r+0x22>
 800a1e8:	6818      	ldr	r0, [r3, #0]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	6053      	str	r3, [r2, #4]
 800a1ee:	4408      	add	r0, r1
 800a1f0:	6010      	str	r0, [r2, #0]
 800a1f2:	e7da      	b.n	800a1aa <_free_r+0x22>
 800a1f4:	d902      	bls.n	800a1fc <_free_r+0x74>
 800a1f6:	230c      	movs	r3, #12
 800a1f8:	602b      	str	r3, [r5, #0]
 800a1fa:	e7d6      	b.n	800a1aa <_free_r+0x22>
 800a1fc:	6820      	ldr	r0, [r4, #0]
 800a1fe:	1821      	adds	r1, r4, r0
 800a200:	428b      	cmp	r3, r1
 800a202:	bf04      	itt	eq
 800a204:	6819      	ldreq	r1, [r3, #0]
 800a206:	685b      	ldreq	r3, [r3, #4]
 800a208:	6063      	str	r3, [r4, #4]
 800a20a:	bf04      	itt	eq
 800a20c:	1809      	addeq	r1, r1, r0
 800a20e:	6021      	streq	r1, [r4, #0]
 800a210:	6054      	str	r4, [r2, #4]
 800a212:	e7ca      	b.n	800a1aa <_free_r+0x22>
 800a214:	bd38      	pop	{r3, r4, r5, pc}
 800a216:	bf00      	nop
 800a218:	20000fd4 	.word	0x20000fd4

0800a21c <malloc>:
 800a21c:	4b02      	ldr	r3, [pc, #8]	@ (800a228 <malloc+0xc>)
 800a21e:	4601      	mov	r1, r0
 800a220:	6818      	ldr	r0, [r3, #0]
 800a222:	f000 b825 	b.w	800a270 <_malloc_r>
 800a226:	bf00      	nop
 800a228:	20000060 	.word	0x20000060

0800a22c <sbrk_aligned>:
 800a22c:	b570      	push	{r4, r5, r6, lr}
 800a22e:	4e0f      	ldr	r6, [pc, #60]	@ (800a26c <sbrk_aligned+0x40>)
 800a230:	460c      	mov	r4, r1
 800a232:	6831      	ldr	r1, [r6, #0]
 800a234:	4605      	mov	r5, r0
 800a236:	b911      	cbnz	r1, 800a23e <sbrk_aligned+0x12>
 800a238:	f001 ffd2 	bl	800c1e0 <_sbrk_r>
 800a23c:	6030      	str	r0, [r6, #0]
 800a23e:	4621      	mov	r1, r4
 800a240:	4628      	mov	r0, r5
 800a242:	f001 ffcd 	bl	800c1e0 <_sbrk_r>
 800a246:	1c43      	adds	r3, r0, #1
 800a248:	d103      	bne.n	800a252 <sbrk_aligned+0x26>
 800a24a:	f04f 34ff 	mov.w	r4, #4294967295
 800a24e:	4620      	mov	r0, r4
 800a250:	bd70      	pop	{r4, r5, r6, pc}
 800a252:	1cc4      	adds	r4, r0, #3
 800a254:	f024 0403 	bic.w	r4, r4, #3
 800a258:	42a0      	cmp	r0, r4
 800a25a:	d0f8      	beq.n	800a24e <sbrk_aligned+0x22>
 800a25c:	1a21      	subs	r1, r4, r0
 800a25e:	4628      	mov	r0, r5
 800a260:	f001 ffbe 	bl	800c1e0 <_sbrk_r>
 800a264:	3001      	adds	r0, #1
 800a266:	d1f2      	bne.n	800a24e <sbrk_aligned+0x22>
 800a268:	e7ef      	b.n	800a24a <sbrk_aligned+0x1e>
 800a26a:	bf00      	nop
 800a26c:	20000fd0 	.word	0x20000fd0

0800a270 <_malloc_r>:
 800a270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a274:	1ccd      	adds	r5, r1, #3
 800a276:	f025 0503 	bic.w	r5, r5, #3
 800a27a:	3508      	adds	r5, #8
 800a27c:	2d0c      	cmp	r5, #12
 800a27e:	bf38      	it	cc
 800a280:	250c      	movcc	r5, #12
 800a282:	2d00      	cmp	r5, #0
 800a284:	4606      	mov	r6, r0
 800a286:	db01      	blt.n	800a28c <_malloc_r+0x1c>
 800a288:	42a9      	cmp	r1, r5
 800a28a:	d904      	bls.n	800a296 <_malloc_r+0x26>
 800a28c:	230c      	movs	r3, #12
 800a28e:	6033      	str	r3, [r6, #0]
 800a290:	2000      	movs	r0, #0
 800a292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a296:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a36c <_malloc_r+0xfc>
 800a29a:	f000 f869 	bl	800a370 <__malloc_lock>
 800a29e:	f8d8 3000 	ldr.w	r3, [r8]
 800a2a2:	461c      	mov	r4, r3
 800a2a4:	bb44      	cbnz	r4, 800a2f8 <_malloc_r+0x88>
 800a2a6:	4629      	mov	r1, r5
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	f7ff ffbf 	bl	800a22c <sbrk_aligned>
 800a2ae:	1c43      	adds	r3, r0, #1
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	d158      	bne.n	800a366 <_malloc_r+0xf6>
 800a2b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a2b8:	4627      	mov	r7, r4
 800a2ba:	2f00      	cmp	r7, #0
 800a2bc:	d143      	bne.n	800a346 <_malloc_r+0xd6>
 800a2be:	2c00      	cmp	r4, #0
 800a2c0:	d04b      	beq.n	800a35a <_malloc_r+0xea>
 800a2c2:	6823      	ldr	r3, [r4, #0]
 800a2c4:	4639      	mov	r1, r7
 800a2c6:	4630      	mov	r0, r6
 800a2c8:	eb04 0903 	add.w	r9, r4, r3
 800a2cc:	f001 ff88 	bl	800c1e0 <_sbrk_r>
 800a2d0:	4581      	cmp	r9, r0
 800a2d2:	d142      	bne.n	800a35a <_malloc_r+0xea>
 800a2d4:	6821      	ldr	r1, [r4, #0]
 800a2d6:	1a6d      	subs	r5, r5, r1
 800a2d8:	4629      	mov	r1, r5
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f7ff ffa6 	bl	800a22c <sbrk_aligned>
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	d03a      	beq.n	800a35a <_malloc_r+0xea>
 800a2e4:	6823      	ldr	r3, [r4, #0]
 800a2e6:	442b      	add	r3, r5
 800a2e8:	6023      	str	r3, [r4, #0]
 800a2ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a2ee:	685a      	ldr	r2, [r3, #4]
 800a2f0:	bb62      	cbnz	r2, 800a34c <_malloc_r+0xdc>
 800a2f2:	f8c8 7000 	str.w	r7, [r8]
 800a2f6:	e00f      	b.n	800a318 <_malloc_r+0xa8>
 800a2f8:	6822      	ldr	r2, [r4, #0]
 800a2fa:	1b52      	subs	r2, r2, r5
 800a2fc:	d420      	bmi.n	800a340 <_malloc_r+0xd0>
 800a2fe:	2a0b      	cmp	r2, #11
 800a300:	d917      	bls.n	800a332 <_malloc_r+0xc2>
 800a302:	1961      	adds	r1, r4, r5
 800a304:	42a3      	cmp	r3, r4
 800a306:	6025      	str	r5, [r4, #0]
 800a308:	bf18      	it	ne
 800a30a:	6059      	strne	r1, [r3, #4]
 800a30c:	6863      	ldr	r3, [r4, #4]
 800a30e:	bf08      	it	eq
 800a310:	f8c8 1000 	streq.w	r1, [r8]
 800a314:	5162      	str	r2, [r4, r5]
 800a316:	604b      	str	r3, [r1, #4]
 800a318:	4630      	mov	r0, r6
 800a31a:	f000 f82f 	bl	800a37c <__malloc_unlock>
 800a31e:	f104 000b 	add.w	r0, r4, #11
 800a322:	1d23      	adds	r3, r4, #4
 800a324:	f020 0007 	bic.w	r0, r0, #7
 800a328:	1ac2      	subs	r2, r0, r3
 800a32a:	bf1c      	itt	ne
 800a32c:	1a1b      	subne	r3, r3, r0
 800a32e:	50a3      	strne	r3, [r4, r2]
 800a330:	e7af      	b.n	800a292 <_malloc_r+0x22>
 800a332:	6862      	ldr	r2, [r4, #4]
 800a334:	42a3      	cmp	r3, r4
 800a336:	bf0c      	ite	eq
 800a338:	f8c8 2000 	streq.w	r2, [r8]
 800a33c:	605a      	strne	r2, [r3, #4]
 800a33e:	e7eb      	b.n	800a318 <_malloc_r+0xa8>
 800a340:	4623      	mov	r3, r4
 800a342:	6864      	ldr	r4, [r4, #4]
 800a344:	e7ae      	b.n	800a2a4 <_malloc_r+0x34>
 800a346:	463c      	mov	r4, r7
 800a348:	687f      	ldr	r7, [r7, #4]
 800a34a:	e7b6      	b.n	800a2ba <_malloc_r+0x4a>
 800a34c:	461a      	mov	r2, r3
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	42a3      	cmp	r3, r4
 800a352:	d1fb      	bne.n	800a34c <_malloc_r+0xdc>
 800a354:	2300      	movs	r3, #0
 800a356:	6053      	str	r3, [r2, #4]
 800a358:	e7de      	b.n	800a318 <_malloc_r+0xa8>
 800a35a:	230c      	movs	r3, #12
 800a35c:	6033      	str	r3, [r6, #0]
 800a35e:	4630      	mov	r0, r6
 800a360:	f000 f80c 	bl	800a37c <__malloc_unlock>
 800a364:	e794      	b.n	800a290 <_malloc_r+0x20>
 800a366:	6005      	str	r5, [r0, #0]
 800a368:	e7d6      	b.n	800a318 <_malloc_r+0xa8>
 800a36a:	bf00      	nop
 800a36c:	20000fd4 	.word	0x20000fd4

0800a370 <__malloc_lock>:
 800a370:	4801      	ldr	r0, [pc, #4]	@ (800a378 <__malloc_lock+0x8>)
 800a372:	f7ff b888 	b.w	8009486 <__retarget_lock_acquire_recursive>
 800a376:	bf00      	nop
 800a378:	20000fcc 	.word	0x20000fcc

0800a37c <__malloc_unlock>:
 800a37c:	4801      	ldr	r0, [pc, #4]	@ (800a384 <__malloc_unlock+0x8>)
 800a37e:	f7ff b883 	b.w	8009488 <__retarget_lock_release_recursive>
 800a382:	bf00      	nop
 800a384:	20000fcc 	.word	0x20000fcc

0800a388 <_Balloc>:
 800a388:	b570      	push	{r4, r5, r6, lr}
 800a38a:	69c6      	ldr	r6, [r0, #28]
 800a38c:	4604      	mov	r4, r0
 800a38e:	460d      	mov	r5, r1
 800a390:	b976      	cbnz	r6, 800a3b0 <_Balloc+0x28>
 800a392:	2010      	movs	r0, #16
 800a394:	f7ff ff42 	bl	800a21c <malloc>
 800a398:	4602      	mov	r2, r0
 800a39a:	61e0      	str	r0, [r4, #28]
 800a39c:	b920      	cbnz	r0, 800a3a8 <_Balloc+0x20>
 800a39e:	4b18      	ldr	r3, [pc, #96]	@ (800a400 <_Balloc+0x78>)
 800a3a0:	4818      	ldr	r0, [pc, #96]	@ (800a404 <_Balloc+0x7c>)
 800a3a2:	216b      	movs	r1, #107	@ 0x6b
 800a3a4:	f7ff f886 	bl	80094b4 <__assert_func>
 800a3a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3ac:	6006      	str	r6, [r0, #0]
 800a3ae:	60c6      	str	r6, [r0, #12]
 800a3b0:	69e6      	ldr	r6, [r4, #28]
 800a3b2:	68f3      	ldr	r3, [r6, #12]
 800a3b4:	b183      	cbz	r3, 800a3d8 <_Balloc+0x50>
 800a3b6:	69e3      	ldr	r3, [r4, #28]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3be:	b9b8      	cbnz	r0, 800a3f0 <_Balloc+0x68>
 800a3c0:	2101      	movs	r1, #1
 800a3c2:	fa01 f605 	lsl.w	r6, r1, r5
 800a3c6:	1d72      	adds	r2, r6, #5
 800a3c8:	0092      	lsls	r2, r2, #2
 800a3ca:	4620      	mov	r0, r4
 800a3cc:	f001 ff27 	bl	800c21e <_calloc_r>
 800a3d0:	b160      	cbz	r0, 800a3ec <_Balloc+0x64>
 800a3d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a3d6:	e00e      	b.n	800a3f6 <_Balloc+0x6e>
 800a3d8:	2221      	movs	r2, #33	@ 0x21
 800a3da:	2104      	movs	r1, #4
 800a3dc:	4620      	mov	r0, r4
 800a3de:	f001 ff1e 	bl	800c21e <_calloc_r>
 800a3e2:	69e3      	ldr	r3, [r4, #28]
 800a3e4:	60f0      	str	r0, [r6, #12]
 800a3e6:	68db      	ldr	r3, [r3, #12]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1e4      	bne.n	800a3b6 <_Balloc+0x2e>
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	bd70      	pop	{r4, r5, r6, pc}
 800a3f0:	6802      	ldr	r2, [r0, #0]
 800a3f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3fc:	e7f7      	b.n	800a3ee <_Balloc+0x66>
 800a3fe:	bf00      	nop
 800a400:	0800d385 	.word	0x0800d385
 800a404:	0800d4a8 	.word	0x0800d4a8

0800a408 <_Bfree>:
 800a408:	b570      	push	{r4, r5, r6, lr}
 800a40a:	69c6      	ldr	r6, [r0, #28]
 800a40c:	4605      	mov	r5, r0
 800a40e:	460c      	mov	r4, r1
 800a410:	b976      	cbnz	r6, 800a430 <_Bfree+0x28>
 800a412:	2010      	movs	r0, #16
 800a414:	f7ff ff02 	bl	800a21c <malloc>
 800a418:	4602      	mov	r2, r0
 800a41a:	61e8      	str	r0, [r5, #28]
 800a41c:	b920      	cbnz	r0, 800a428 <_Bfree+0x20>
 800a41e:	4b09      	ldr	r3, [pc, #36]	@ (800a444 <_Bfree+0x3c>)
 800a420:	4809      	ldr	r0, [pc, #36]	@ (800a448 <_Bfree+0x40>)
 800a422:	218f      	movs	r1, #143	@ 0x8f
 800a424:	f7ff f846 	bl	80094b4 <__assert_func>
 800a428:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a42c:	6006      	str	r6, [r0, #0]
 800a42e:	60c6      	str	r6, [r0, #12]
 800a430:	b13c      	cbz	r4, 800a442 <_Bfree+0x3a>
 800a432:	69eb      	ldr	r3, [r5, #28]
 800a434:	6862      	ldr	r2, [r4, #4]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a43c:	6021      	str	r1, [r4, #0]
 800a43e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a442:	bd70      	pop	{r4, r5, r6, pc}
 800a444:	0800d385 	.word	0x0800d385
 800a448:	0800d4a8 	.word	0x0800d4a8

0800a44c <__multadd>:
 800a44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a450:	690d      	ldr	r5, [r1, #16]
 800a452:	4607      	mov	r7, r0
 800a454:	460c      	mov	r4, r1
 800a456:	461e      	mov	r6, r3
 800a458:	f101 0c14 	add.w	ip, r1, #20
 800a45c:	2000      	movs	r0, #0
 800a45e:	f8dc 3000 	ldr.w	r3, [ip]
 800a462:	b299      	uxth	r1, r3
 800a464:	fb02 6101 	mla	r1, r2, r1, r6
 800a468:	0c1e      	lsrs	r6, r3, #16
 800a46a:	0c0b      	lsrs	r3, r1, #16
 800a46c:	fb02 3306 	mla	r3, r2, r6, r3
 800a470:	b289      	uxth	r1, r1
 800a472:	3001      	adds	r0, #1
 800a474:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a478:	4285      	cmp	r5, r0
 800a47a:	f84c 1b04 	str.w	r1, [ip], #4
 800a47e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a482:	dcec      	bgt.n	800a45e <__multadd+0x12>
 800a484:	b30e      	cbz	r6, 800a4ca <__multadd+0x7e>
 800a486:	68a3      	ldr	r3, [r4, #8]
 800a488:	42ab      	cmp	r3, r5
 800a48a:	dc19      	bgt.n	800a4c0 <__multadd+0x74>
 800a48c:	6861      	ldr	r1, [r4, #4]
 800a48e:	4638      	mov	r0, r7
 800a490:	3101      	adds	r1, #1
 800a492:	f7ff ff79 	bl	800a388 <_Balloc>
 800a496:	4680      	mov	r8, r0
 800a498:	b928      	cbnz	r0, 800a4a6 <__multadd+0x5a>
 800a49a:	4602      	mov	r2, r0
 800a49c:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d0 <__multadd+0x84>)
 800a49e:	480d      	ldr	r0, [pc, #52]	@ (800a4d4 <__multadd+0x88>)
 800a4a0:	21ba      	movs	r1, #186	@ 0xba
 800a4a2:	f7ff f807 	bl	80094b4 <__assert_func>
 800a4a6:	6922      	ldr	r2, [r4, #16]
 800a4a8:	3202      	adds	r2, #2
 800a4aa:	f104 010c 	add.w	r1, r4, #12
 800a4ae:	0092      	lsls	r2, r2, #2
 800a4b0:	300c      	adds	r0, #12
 800a4b2:	f7fe ffea 	bl	800948a <memcpy>
 800a4b6:	4621      	mov	r1, r4
 800a4b8:	4638      	mov	r0, r7
 800a4ba:	f7ff ffa5 	bl	800a408 <_Bfree>
 800a4be:	4644      	mov	r4, r8
 800a4c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4c4:	3501      	adds	r5, #1
 800a4c6:	615e      	str	r6, [r3, #20]
 800a4c8:	6125      	str	r5, [r4, #16]
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4d0:	0800d497 	.word	0x0800d497
 800a4d4:	0800d4a8 	.word	0x0800d4a8

0800a4d8 <__s2b>:
 800a4d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4dc:	460c      	mov	r4, r1
 800a4de:	4615      	mov	r5, r2
 800a4e0:	461f      	mov	r7, r3
 800a4e2:	2209      	movs	r2, #9
 800a4e4:	3308      	adds	r3, #8
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	db09      	blt.n	800a508 <__s2b+0x30>
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	f7ff ff47 	bl	800a388 <_Balloc>
 800a4fa:	b940      	cbnz	r0, 800a50e <__s2b+0x36>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	4b19      	ldr	r3, [pc, #100]	@ (800a564 <__s2b+0x8c>)
 800a500:	4819      	ldr	r0, [pc, #100]	@ (800a568 <__s2b+0x90>)
 800a502:	21d3      	movs	r1, #211	@ 0xd3
 800a504:	f7fe ffd6 	bl	80094b4 <__assert_func>
 800a508:	0052      	lsls	r2, r2, #1
 800a50a:	3101      	adds	r1, #1
 800a50c:	e7f0      	b.n	800a4f0 <__s2b+0x18>
 800a50e:	9b08      	ldr	r3, [sp, #32]
 800a510:	6143      	str	r3, [r0, #20]
 800a512:	2d09      	cmp	r5, #9
 800a514:	f04f 0301 	mov.w	r3, #1
 800a518:	6103      	str	r3, [r0, #16]
 800a51a:	dd16      	ble.n	800a54a <__s2b+0x72>
 800a51c:	f104 0909 	add.w	r9, r4, #9
 800a520:	46c8      	mov	r8, r9
 800a522:	442c      	add	r4, r5
 800a524:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a528:	4601      	mov	r1, r0
 800a52a:	3b30      	subs	r3, #48	@ 0x30
 800a52c:	220a      	movs	r2, #10
 800a52e:	4630      	mov	r0, r6
 800a530:	f7ff ff8c 	bl	800a44c <__multadd>
 800a534:	45a0      	cmp	r8, r4
 800a536:	d1f5      	bne.n	800a524 <__s2b+0x4c>
 800a538:	f1a5 0408 	sub.w	r4, r5, #8
 800a53c:	444c      	add	r4, r9
 800a53e:	1b2d      	subs	r5, r5, r4
 800a540:	1963      	adds	r3, r4, r5
 800a542:	42bb      	cmp	r3, r7
 800a544:	db04      	blt.n	800a550 <__s2b+0x78>
 800a546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a54a:	340a      	adds	r4, #10
 800a54c:	2509      	movs	r5, #9
 800a54e:	e7f6      	b.n	800a53e <__s2b+0x66>
 800a550:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a554:	4601      	mov	r1, r0
 800a556:	3b30      	subs	r3, #48	@ 0x30
 800a558:	220a      	movs	r2, #10
 800a55a:	4630      	mov	r0, r6
 800a55c:	f7ff ff76 	bl	800a44c <__multadd>
 800a560:	e7ee      	b.n	800a540 <__s2b+0x68>
 800a562:	bf00      	nop
 800a564:	0800d497 	.word	0x0800d497
 800a568:	0800d4a8 	.word	0x0800d4a8

0800a56c <__hi0bits>:
 800a56c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a570:	4603      	mov	r3, r0
 800a572:	bf36      	itet	cc
 800a574:	0403      	lslcc	r3, r0, #16
 800a576:	2000      	movcs	r0, #0
 800a578:	2010      	movcc	r0, #16
 800a57a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a57e:	bf3c      	itt	cc
 800a580:	021b      	lslcc	r3, r3, #8
 800a582:	3008      	addcc	r0, #8
 800a584:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a588:	bf3c      	itt	cc
 800a58a:	011b      	lslcc	r3, r3, #4
 800a58c:	3004      	addcc	r0, #4
 800a58e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a592:	bf3c      	itt	cc
 800a594:	009b      	lslcc	r3, r3, #2
 800a596:	3002      	addcc	r0, #2
 800a598:	2b00      	cmp	r3, #0
 800a59a:	db05      	blt.n	800a5a8 <__hi0bits+0x3c>
 800a59c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a5a0:	f100 0001 	add.w	r0, r0, #1
 800a5a4:	bf08      	it	eq
 800a5a6:	2020      	moveq	r0, #32
 800a5a8:	4770      	bx	lr

0800a5aa <__lo0bits>:
 800a5aa:	6803      	ldr	r3, [r0, #0]
 800a5ac:	4602      	mov	r2, r0
 800a5ae:	f013 0007 	ands.w	r0, r3, #7
 800a5b2:	d00b      	beq.n	800a5cc <__lo0bits+0x22>
 800a5b4:	07d9      	lsls	r1, r3, #31
 800a5b6:	d421      	bmi.n	800a5fc <__lo0bits+0x52>
 800a5b8:	0798      	lsls	r0, r3, #30
 800a5ba:	bf49      	itett	mi
 800a5bc:	085b      	lsrmi	r3, r3, #1
 800a5be:	089b      	lsrpl	r3, r3, #2
 800a5c0:	2001      	movmi	r0, #1
 800a5c2:	6013      	strmi	r3, [r2, #0]
 800a5c4:	bf5c      	itt	pl
 800a5c6:	6013      	strpl	r3, [r2, #0]
 800a5c8:	2002      	movpl	r0, #2
 800a5ca:	4770      	bx	lr
 800a5cc:	b299      	uxth	r1, r3
 800a5ce:	b909      	cbnz	r1, 800a5d4 <__lo0bits+0x2a>
 800a5d0:	0c1b      	lsrs	r3, r3, #16
 800a5d2:	2010      	movs	r0, #16
 800a5d4:	b2d9      	uxtb	r1, r3
 800a5d6:	b909      	cbnz	r1, 800a5dc <__lo0bits+0x32>
 800a5d8:	3008      	adds	r0, #8
 800a5da:	0a1b      	lsrs	r3, r3, #8
 800a5dc:	0719      	lsls	r1, r3, #28
 800a5de:	bf04      	itt	eq
 800a5e0:	091b      	lsreq	r3, r3, #4
 800a5e2:	3004      	addeq	r0, #4
 800a5e4:	0799      	lsls	r1, r3, #30
 800a5e6:	bf04      	itt	eq
 800a5e8:	089b      	lsreq	r3, r3, #2
 800a5ea:	3002      	addeq	r0, #2
 800a5ec:	07d9      	lsls	r1, r3, #31
 800a5ee:	d403      	bmi.n	800a5f8 <__lo0bits+0x4e>
 800a5f0:	085b      	lsrs	r3, r3, #1
 800a5f2:	f100 0001 	add.w	r0, r0, #1
 800a5f6:	d003      	beq.n	800a600 <__lo0bits+0x56>
 800a5f8:	6013      	str	r3, [r2, #0]
 800a5fa:	4770      	bx	lr
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	4770      	bx	lr
 800a600:	2020      	movs	r0, #32
 800a602:	4770      	bx	lr

0800a604 <__i2b>:
 800a604:	b510      	push	{r4, lr}
 800a606:	460c      	mov	r4, r1
 800a608:	2101      	movs	r1, #1
 800a60a:	f7ff febd 	bl	800a388 <_Balloc>
 800a60e:	4602      	mov	r2, r0
 800a610:	b928      	cbnz	r0, 800a61e <__i2b+0x1a>
 800a612:	4b05      	ldr	r3, [pc, #20]	@ (800a628 <__i2b+0x24>)
 800a614:	4805      	ldr	r0, [pc, #20]	@ (800a62c <__i2b+0x28>)
 800a616:	f240 1145 	movw	r1, #325	@ 0x145
 800a61a:	f7fe ff4b 	bl	80094b4 <__assert_func>
 800a61e:	2301      	movs	r3, #1
 800a620:	6144      	str	r4, [r0, #20]
 800a622:	6103      	str	r3, [r0, #16]
 800a624:	bd10      	pop	{r4, pc}
 800a626:	bf00      	nop
 800a628:	0800d497 	.word	0x0800d497
 800a62c:	0800d4a8 	.word	0x0800d4a8

0800a630 <__multiply>:
 800a630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a634:	4614      	mov	r4, r2
 800a636:	690a      	ldr	r2, [r1, #16]
 800a638:	6923      	ldr	r3, [r4, #16]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	bfa8      	it	ge
 800a63e:	4623      	movge	r3, r4
 800a640:	460f      	mov	r7, r1
 800a642:	bfa4      	itt	ge
 800a644:	460c      	movge	r4, r1
 800a646:	461f      	movge	r7, r3
 800a648:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a64c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a650:	68a3      	ldr	r3, [r4, #8]
 800a652:	6861      	ldr	r1, [r4, #4]
 800a654:	eb0a 0609 	add.w	r6, sl, r9
 800a658:	42b3      	cmp	r3, r6
 800a65a:	b085      	sub	sp, #20
 800a65c:	bfb8      	it	lt
 800a65e:	3101      	addlt	r1, #1
 800a660:	f7ff fe92 	bl	800a388 <_Balloc>
 800a664:	b930      	cbnz	r0, 800a674 <__multiply+0x44>
 800a666:	4602      	mov	r2, r0
 800a668:	4b44      	ldr	r3, [pc, #272]	@ (800a77c <__multiply+0x14c>)
 800a66a:	4845      	ldr	r0, [pc, #276]	@ (800a780 <__multiply+0x150>)
 800a66c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a670:	f7fe ff20 	bl	80094b4 <__assert_func>
 800a674:	f100 0514 	add.w	r5, r0, #20
 800a678:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a67c:	462b      	mov	r3, r5
 800a67e:	2200      	movs	r2, #0
 800a680:	4543      	cmp	r3, r8
 800a682:	d321      	bcc.n	800a6c8 <__multiply+0x98>
 800a684:	f107 0114 	add.w	r1, r7, #20
 800a688:	f104 0214 	add.w	r2, r4, #20
 800a68c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a690:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a694:	9302      	str	r3, [sp, #8]
 800a696:	1b13      	subs	r3, r2, r4
 800a698:	3b15      	subs	r3, #21
 800a69a:	f023 0303 	bic.w	r3, r3, #3
 800a69e:	3304      	adds	r3, #4
 800a6a0:	f104 0715 	add.w	r7, r4, #21
 800a6a4:	42ba      	cmp	r2, r7
 800a6a6:	bf38      	it	cc
 800a6a8:	2304      	movcc	r3, #4
 800a6aa:	9301      	str	r3, [sp, #4]
 800a6ac:	9b02      	ldr	r3, [sp, #8]
 800a6ae:	9103      	str	r1, [sp, #12]
 800a6b0:	428b      	cmp	r3, r1
 800a6b2:	d80c      	bhi.n	800a6ce <__multiply+0x9e>
 800a6b4:	2e00      	cmp	r6, #0
 800a6b6:	dd03      	ble.n	800a6c0 <__multiply+0x90>
 800a6b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d05b      	beq.n	800a778 <__multiply+0x148>
 800a6c0:	6106      	str	r6, [r0, #16]
 800a6c2:	b005      	add	sp, #20
 800a6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6c8:	f843 2b04 	str.w	r2, [r3], #4
 800a6cc:	e7d8      	b.n	800a680 <__multiply+0x50>
 800a6ce:	f8b1 a000 	ldrh.w	sl, [r1]
 800a6d2:	f1ba 0f00 	cmp.w	sl, #0
 800a6d6:	d024      	beq.n	800a722 <__multiply+0xf2>
 800a6d8:	f104 0e14 	add.w	lr, r4, #20
 800a6dc:	46a9      	mov	r9, r5
 800a6de:	f04f 0c00 	mov.w	ip, #0
 800a6e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a6e6:	f8d9 3000 	ldr.w	r3, [r9]
 800a6ea:	fa1f fb87 	uxth.w	fp, r7
 800a6ee:	b29b      	uxth	r3, r3
 800a6f0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a6f4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a6f8:	f8d9 7000 	ldr.w	r7, [r9]
 800a6fc:	4463      	add	r3, ip
 800a6fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a702:	fb0a c70b 	mla	r7, sl, fp, ip
 800a706:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a710:	4572      	cmp	r2, lr
 800a712:	f849 3b04 	str.w	r3, [r9], #4
 800a716:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a71a:	d8e2      	bhi.n	800a6e2 <__multiply+0xb2>
 800a71c:	9b01      	ldr	r3, [sp, #4]
 800a71e:	f845 c003 	str.w	ip, [r5, r3]
 800a722:	9b03      	ldr	r3, [sp, #12]
 800a724:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a728:	3104      	adds	r1, #4
 800a72a:	f1b9 0f00 	cmp.w	r9, #0
 800a72e:	d021      	beq.n	800a774 <__multiply+0x144>
 800a730:	682b      	ldr	r3, [r5, #0]
 800a732:	f104 0c14 	add.w	ip, r4, #20
 800a736:	46ae      	mov	lr, r5
 800a738:	f04f 0a00 	mov.w	sl, #0
 800a73c:	f8bc b000 	ldrh.w	fp, [ip]
 800a740:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a744:	fb09 770b 	mla	r7, r9, fp, r7
 800a748:	4457      	add	r7, sl
 800a74a:	b29b      	uxth	r3, r3
 800a74c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a750:	f84e 3b04 	str.w	r3, [lr], #4
 800a754:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a758:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a75c:	f8be 3000 	ldrh.w	r3, [lr]
 800a760:	fb09 330a 	mla	r3, r9, sl, r3
 800a764:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a768:	4562      	cmp	r2, ip
 800a76a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a76e:	d8e5      	bhi.n	800a73c <__multiply+0x10c>
 800a770:	9f01      	ldr	r7, [sp, #4]
 800a772:	51eb      	str	r3, [r5, r7]
 800a774:	3504      	adds	r5, #4
 800a776:	e799      	b.n	800a6ac <__multiply+0x7c>
 800a778:	3e01      	subs	r6, #1
 800a77a:	e79b      	b.n	800a6b4 <__multiply+0x84>
 800a77c:	0800d497 	.word	0x0800d497
 800a780:	0800d4a8 	.word	0x0800d4a8

0800a784 <__pow5mult>:
 800a784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a788:	4615      	mov	r5, r2
 800a78a:	f012 0203 	ands.w	r2, r2, #3
 800a78e:	4607      	mov	r7, r0
 800a790:	460e      	mov	r6, r1
 800a792:	d007      	beq.n	800a7a4 <__pow5mult+0x20>
 800a794:	4c25      	ldr	r4, [pc, #148]	@ (800a82c <__pow5mult+0xa8>)
 800a796:	3a01      	subs	r2, #1
 800a798:	2300      	movs	r3, #0
 800a79a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a79e:	f7ff fe55 	bl	800a44c <__multadd>
 800a7a2:	4606      	mov	r6, r0
 800a7a4:	10ad      	asrs	r5, r5, #2
 800a7a6:	d03d      	beq.n	800a824 <__pow5mult+0xa0>
 800a7a8:	69fc      	ldr	r4, [r7, #28]
 800a7aa:	b97c      	cbnz	r4, 800a7cc <__pow5mult+0x48>
 800a7ac:	2010      	movs	r0, #16
 800a7ae:	f7ff fd35 	bl	800a21c <malloc>
 800a7b2:	4602      	mov	r2, r0
 800a7b4:	61f8      	str	r0, [r7, #28]
 800a7b6:	b928      	cbnz	r0, 800a7c4 <__pow5mult+0x40>
 800a7b8:	4b1d      	ldr	r3, [pc, #116]	@ (800a830 <__pow5mult+0xac>)
 800a7ba:	481e      	ldr	r0, [pc, #120]	@ (800a834 <__pow5mult+0xb0>)
 800a7bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a7c0:	f7fe fe78 	bl	80094b4 <__assert_func>
 800a7c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7c8:	6004      	str	r4, [r0, #0]
 800a7ca:	60c4      	str	r4, [r0, #12]
 800a7cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a7d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a7d4:	b94c      	cbnz	r4, 800a7ea <__pow5mult+0x66>
 800a7d6:	f240 2171 	movw	r1, #625	@ 0x271
 800a7da:	4638      	mov	r0, r7
 800a7dc:	f7ff ff12 	bl	800a604 <__i2b>
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7e6:	4604      	mov	r4, r0
 800a7e8:	6003      	str	r3, [r0, #0]
 800a7ea:	f04f 0900 	mov.w	r9, #0
 800a7ee:	07eb      	lsls	r3, r5, #31
 800a7f0:	d50a      	bpl.n	800a808 <__pow5mult+0x84>
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4622      	mov	r2, r4
 800a7f6:	4638      	mov	r0, r7
 800a7f8:	f7ff ff1a 	bl	800a630 <__multiply>
 800a7fc:	4631      	mov	r1, r6
 800a7fe:	4680      	mov	r8, r0
 800a800:	4638      	mov	r0, r7
 800a802:	f7ff fe01 	bl	800a408 <_Bfree>
 800a806:	4646      	mov	r6, r8
 800a808:	106d      	asrs	r5, r5, #1
 800a80a:	d00b      	beq.n	800a824 <__pow5mult+0xa0>
 800a80c:	6820      	ldr	r0, [r4, #0]
 800a80e:	b938      	cbnz	r0, 800a820 <__pow5mult+0x9c>
 800a810:	4622      	mov	r2, r4
 800a812:	4621      	mov	r1, r4
 800a814:	4638      	mov	r0, r7
 800a816:	f7ff ff0b 	bl	800a630 <__multiply>
 800a81a:	6020      	str	r0, [r4, #0]
 800a81c:	f8c0 9000 	str.w	r9, [r0]
 800a820:	4604      	mov	r4, r0
 800a822:	e7e4      	b.n	800a7ee <__pow5mult+0x6a>
 800a824:	4630      	mov	r0, r6
 800a826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a82a:	bf00      	nop
 800a82c:	0800d504 	.word	0x0800d504
 800a830:	0800d385 	.word	0x0800d385
 800a834:	0800d4a8 	.word	0x0800d4a8

0800a838 <__lshift>:
 800a838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a83c:	460c      	mov	r4, r1
 800a83e:	6849      	ldr	r1, [r1, #4]
 800a840:	6923      	ldr	r3, [r4, #16]
 800a842:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a846:	68a3      	ldr	r3, [r4, #8]
 800a848:	4607      	mov	r7, r0
 800a84a:	4691      	mov	r9, r2
 800a84c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a850:	f108 0601 	add.w	r6, r8, #1
 800a854:	42b3      	cmp	r3, r6
 800a856:	db0b      	blt.n	800a870 <__lshift+0x38>
 800a858:	4638      	mov	r0, r7
 800a85a:	f7ff fd95 	bl	800a388 <_Balloc>
 800a85e:	4605      	mov	r5, r0
 800a860:	b948      	cbnz	r0, 800a876 <__lshift+0x3e>
 800a862:	4602      	mov	r2, r0
 800a864:	4b28      	ldr	r3, [pc, #160]	@ (800a908 <__lshift+0xd0>)
 800a866:	4829      	ldr	r0, [pc, #164]	@ (800a90c <__lshift+0xd4>)
 800a868:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a86c:	f7fe fe22 	bl	80094b4 <__assert_func>
 800a870:	3101      	adds	r1, #1
 800a872:	005b      	lsls	r3, r3, #1
 800a874:	e7ee      	b.n	800a854 <__lshift+0x1c>
 800a876:	2300      	movs	r3, #0
 800a878:	f100 0114 	add.w	r1, r0, #20
 800a87c:	f100 0210 	add.w	r2, r0, #16
 800a880:	4618      	mov	r0, r3
 800a882:	4553      	cmp	r3, sl
 800a884:	db33      	blt.n	800a8ee <__lshift+0xb6>
 800a886:	6920      	ldr	r0, [r4, #16]
 800a888:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a88c:	f104 0314 	add.w	r3, r4, #20
 800a890:	f019 091f 	ands.w	r9, r9, #31
 800a894:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a898:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a89c:	d02b      	beq.n	800a8f6 <__lshift+0xbe>
 800a89e:	f1c9 0e20 	rsb	lr, r9, #32
 800a8a2:	468a      	mov	sl, r1
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	6818      	ldr	r0, [r3, #0]
 800a8a8:	fa00 f009 	lsl.w	r0, r0, r9
 800a8ac:	4310      	orrs	r0, r2
 800a8ae:	f84a 0b04 	str.w	r0, [sl], #4
 800a8b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8b6:	459c      	cmp	ip, r3
 800a8b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a8bc:	d8f3      	bhi.n	800a8a6 <__lshift+0x6e>
 800a8be:	ebac 0304 	sub.w	r3, ip, r4
 800a8c2:	3b15      	subs	r3, #21
 800a8c4:	f023 0303 	bic.w	r3, r3, #3
 800a8c8:	3304      	adds	r3, #4
 800a8ca:	f104 0015 	add.w	r0, r4, #21
 800a8ce:	4584      	cmp	ip, r0
 800a8d0:	bf38      	it	cc
 800a8d2:	2304      	movcc	r3, #4
 800a8d4:	50ca      	str	r2, [r1, r3]
 800a8d6:	b10a      	cbz	r2, 800a8dc <__lshift+0xa4>
 800a8d8:	f108 0602 	add.w	r6, r8, #2
 800a8dc:	3e01      	subs	r6, #1
 800a8de:	4638      	mov	r0, r7
 800a8e0:	612e      	str	r6, [r5, #16]
 800a8e2:	4621      	mov	r1, r4
 800a8e4:	f7ff fd90 	bl	800a408 <_Bfree>
 800a8e8:	4628      	mov	r0, r5
 800a8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	e7c5      	b.n	800a882 <__lshift+0x4a>
 800a8f6:	3904      	subs	r1, #4
 800a8f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a900:	459c      	cmp	ip, r3
 800a902:	d8f9      	bhi.n	800a8f8 <__lshift+0xc0>
 800a904:	e7ea      	b.n	800a8dc <__lshift+0xa4>
 800a906:	bf00      	nop
 800a908:	0800d497 	.word	0x0800d497
 800a90c:	0800d4a8 	.word	0x0800d4a8

0800a910 <__mcmp>:
 800a910:	690a      	ldr	r2, [r1, #16]
 800a912:	4603      	mov	r3, r0
 800a914:	6900      	ldr	r0, [r0, #16]
 800a916:	1a80      	subs	r0, r0, r2
 800a918:	b530      	push	{r4, r5, lr}
 800a91a:	d10e      	bne.n	800a93a <__mcmp+0x2a>
 800a91c:	3314      	adds	r3, #20
 800a91e:	3114      	adds	r1, #20
 800a920:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a924:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a928:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a92c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a930:	4295      	cmp	r5, r2
 800a932:	d003      	beq.n	800a93c <__mcmp+0x2c>
 800a934:	d205      	bcs.n	800a942 <__mcmp+0x32>
 800a936:	f04f 30ff 	mov.w	r0, #4294967295
 800a93a:	bd30      	pop	{r4, r5, pc}
 800a93c:	42a3      	cmp	r3, r4
 800a93e:	d3f3      	bcc.n	800a928 <__mcmp+0x18>
 800a940:	e7fb      	b.n	800a93a <__mcmp+0x2a>
 800a942:	2001      	movs	r0, #1
 800a944:	e7f9      	b.n	800a93a <__mcmp+0x2a>
	...

0800a948 <__mdiff>:
 800a948:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a94c:	4689      	mov	r9, r1
 800a94e:	4606      	mov	r6, r0
 800a950:	4611      	mov	r1, r2
 800a952:	4648      	mov	r0, r9
 800a954:	4614      	mov	r4, r2
 800a956:	f7ff ffdb 	bl	800a910 <__mcmp>
 800a95a:	1e05      	subs	r5, r0, #0
 800a95c:	d112      	bne.n	800a984 <__mdiff+0x3c>
 800a95e:	4629      	mov	r1, r5
 800a960:	4630      	mov	r0, r6
 800a962:	f7ff fd11 	bl	800a388 <_Balloc>
 800a966:	4602      	mov	r2, r0
 800a968:	b928      	cbnz	r0, 800a976 <__mdiff+0x2e>
 800a96a:	4b3f      	ldr	r3, [pc, #252]	@ (800aa68 <__mdiff+0x120>)
 800a96c:	f240 2137 	movw	r1, #567	@ 0x237
 800a970:	483e      	ldr	r0, [pc, #248]	@ (800aa6c <__mdiff+0x124>)
 800a972:	f7fe fd9f 	bl	80094b4 <__assert_func>
 800a976:	2301      	movs	r3, #1
 800a978:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a97c:	4610      	mov	r0, r2
 800a97e:	b003      	add	sp, #12
 800a980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a984:	bfbc      	itt	lt
 800a986:	464b      	movlt	r3, r9
 800a988:	46a1      	movlt	r9, r4
 800a98a:	4630      	mov	r0, r6
 800a98c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a990:	bfba      	itte	lt
 800a992:	461c      	movlt	r4, r3
 800a994:	2501      	movlt	r5, #1
 800a996:	2500      	movge	r5, #0
 800a998:	f7ff fcf6 	bl	800a388 <_Balloc>
 800a99c:	4602      	mov	r2, r0
 800a99e:	b918      	cbnz	r0, 800a9a8 <__mdiff+0x60>
 800a9a0:	4b31      	ldr	r3, [pc, #196]	@ (800aa68 <__mdiff+0x120>)
 800a9a2:	f240 2145 	movw	r1, #581	@ 0x245
 800a9a6:	e7e3      	b.n	800a970 <__mdiff+0x28>
 800a9a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a9ac:	6926      	ldr	r6, [r4, #16]
 800a9ae:	60c5      	str	r5, [r0, #12]
 800a9b0:	f109 0310 	add.w	r3, r9, #16
 800a9b4:	f109 0514 	add.w	r5, r9, #20
 800a9b8:	f104 0e14 	add.w	lr, r4, #20
 800a9bc:	f100 0b14 	add.w	fp, r0, #20
 800a9c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a9c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a9c8:	9301      	str	r3, [sp, #4]
 800a9ca:	46d9      	mov	r9, fp
 800a9cc:	f04f 0c00 	mov.w	ip, #0
 800a9d0:	9b01      	ldr	r3, [sp, #4]
 800a9d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a9d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a9da:	9301      	str	r3, [sp, #4]
 800a9dc:	fa1f f38a 	uxth.w	r3, sl
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	b283      	uxth	r3, r0
 800a9e4:	1acb      	subs	r3, r1, r3
 800a9e6:	0c00      	lsrs	r0, r0, #16
 800a9e8:	4463      	add	r3, ip
 800a9ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a9ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a9f2:	b29b      	uxth	r3, r3
 800a9f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a9f8:	4576      	cmp	r6, lr
 800a9fa:	f849 3b04 	str.w	r3, [r9], #4
 800a9fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa02:	d8e5      	bhi.n	800a9d0 <__mdiff+0x88>
 800aa04:	1b33      	subs	r3, r6, r4
 800aa06:	3b15      	subs	r3, #21
 800aa08:	f023 0303 	bic.w	r3, r3, #3
 800aa0c:	3415      	adds	r4, #21
 800aa0e:	3304      	adds	r3, #4
 800aa10:	42a6      	cmp	r6, r4
 800aa12:	bf38      	it	cc
 800aa14:	2304      	movcc	r3, #4
 800aa16:	441d      	add	r5, r3
 800aa18:	445b      	add	r3, fp
 800aa1a:	461e      	mov	r6, r3
 800aa1c:	462c      	mov	r4, r5
 800aa1e:	4544      	cmp	r4, r8
 800aa20:	d30e      	bcc.n	800aa40 <__mdiff+0xf8>
 800aa22:	f108 0103 	add.w	r1, r8, #3
 800aa26:	1b49      	subs	r1, r1, r5
 800aa28:	f021 0103 	bic.w	r1, r1, #3
 800aa2c:	3d03      	subs	r5, #3
 800aa2e:	45a8      	cmp	r8, r5
 800aa30:	bf38      	it	cc
 800aa32:	2100      	movcc	r1, #0
 800aa34:	440b      	add	r3, r1
 800aa36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa3a:	b191      	cbz	r1, 800aa62 <__mdiff+0x11a>
 800aa3c:	6117      	str	r7, [r2, #16]
 800aa3e:	e79d      	b.n	800a97c <__mdiff+0x34>
 800aa40:	f854 1b04 	ldr.w	r1, [r4], #4
 800aa44:	46e6      	mov	lr, ip
 800aa46:	0c08      	lsrs	r0, r1, #16
 800aa48:	fa1c fc81 	uxtah	ip, ip, r1
 800aa4c:	4471      	add	r1, lr
 800aa4e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aa52:	b289      	uxth	r1, r1
 800aa54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aa58:	f846 1b04 	str.w	r1, [r6], #4
 800aa5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa60:	e7dd      	b.n	800aa1e <__mdiff+0xd6>
 800aa62:	3f01      	subs	r7, #1
 800aa64:	e7e7      	b.n	800aa36 <__mdiff+0xee>
 800aa66:	bf00      	nop
 800aa68:	0800d497 	.word	0x0800d497
 800aa6c:	0800d4a8 	.word	0x0800d4a8

0800aa70 <__ulp>:
 800aa70:	b082      	sub	sp, #8
 800aa72:	ed8d 0b00 	vstr	d0, [sp]
 800aa76:	9a01      	ldr	r2, [sp, #4]
 800aa78:	4b0f      	ldr	r3, [pc, #60]	@ (800aab8 <__ulp+0x48>)
 800aa7a:	4013      	ands	r3, r2
 800aa7c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	dc08      	bgt.n	800aa96 <__ulp+0x26>
 800aa84:	425b      	negs	r3, r3
 800aa86:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aa8a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa8e:	da04      	bge.n	800aa9a <__ulp+0x2a>
 800aa90:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aa94:	4113      	asrs	r3, r2
 800aa96:	2200      	movs	r2, #0
 800aa98:	e008      	b.n	800aaac <__ulp+0x3c>
 800aa9a:	f1a2 0314 	sub.w	r3, r2, #20
 800aa9e:	2b1e      	cmp	r3, #30
 800aaa0:	bfda      	itte	le
 800aaa2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aaa6:	40da      	lsrle	r2, r3
 800aaa8:	2201      	movgt	r2, #1
 800aaaa:	2300      	movs	r3, #0
 800aaac:	4619      	mov	r1, r3
 800aaae:	4610      	mov	r0, r2
 800aab0:	ec41 0b10 	vmov	d0, r0, r1
 800aab4:	b002      	add	sp, #8
 800aab6:	4770      	bx	lr
 800aab8:	7ff00000 	.word	0x7ff00000

0800aabc <__b2d>:
 800aabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aac0:	6906      	ldr	r6, [r0, #16]
 800aac2:	f100 0814 	add.w	r8, r0, #20
 800aac6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aaca:	1f37      	subs	r7, r6, #4
 800aacc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aad0:	4610      	mov	r0, r2
 800aad2:	f7ff fd4b 	bl	800a56c <__hi0bits>
 800aad6:	f1c0 0320 	rsb	r3, r0, #32
 800aada:	280a      	cmp	r0, #10
 800aadc:	600b      	str	r3, [r1, #0]
 800aade:	491b      	ldr	r1, [pc, #108]	@ (800ab4c <__b2d+0x90>)
 800aae0:	dc15      	bgt.n	800ab0e <__b2d+0x52>
 800aae2:	f1c0 0c0b 	rsb	ip, r0, #11
 800aae6:	fa22 f30c 	lsr.w	r3, r2, ip
 800aaea:	45b8      	cmp	r8, r7
 800aaec:	ea43 0501 	orr.w	r5, r3, r1
 800aaf0:	bf34      	ite	cc
 800aaf2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aaf6:	2300      	movcs	r3, #0
 800aaf8:	3015      	adds	r0, #21
 800aafa:	fa02 f000 	lsl.w	r0, r2, r0
 800aafe:	fa23 f30c 	lsr.w	r3, r3, ip
 800ab02:	4303      	orrs	r3, r0
 800ab04:	461c      	mov	r4, r3
 800ab06:	ec45 4b10 	vmov	d0, r4, r5
 800ab0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab0e:	45b8      	cmp	r8, r7
 800ab10:	bf3a      	itte	cc
 800ab12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ab16:	f1a6 0708 	subcc.w	r7, r6, #8
 800ab1a:	2300      	movcs	r3, #0
 800ab1c:	380b      	subs	r0, #11
 800ab1e:	d012      	beq.n	800ab46 <__b2d+0x8a>
 800ab20:	f1c0 0120 	rsb	r1, r0, #32
 800ab24:	fa23 f401 	lsr.w	r4, r3, r1
 800ab28:	4082      	lsls	r2, r0
 800ab2a:	4322      	orrs	r2, r4
 800ab2c:	4547      	cmp	r7, r8
 800ab2e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ab32:	bf8c      	ite	hi
 800ab34:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ab38:	2200      	movls	r2, #0
 800ab3a:	4083      	lsls	r3, r0
 800ab3c:	40ca      	lsrs	r2, r1
 800ab3e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ab42:	4313      	orrs	r3, r2
 800ab44:	e7de      	b.n	800ab04 <__b2d+0x48>
 800ab46:	ea42 0501 	orr.w	r5, r2, r1
 800ab4a:	e7db      	b.n	800ab04 <__b2d+0x48>
 800ab4c:	3ff00000 	.word	0x3ff00000

0800ab50 <__d2b>:
 800ab50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab54:	460f      	mov	r7, r1
 800ab56:	2101      	movs	r1, #1
 800ab58:	ec59 8b10 	vmov	r8, r9, d0
 800ab5c:	4616      	mov	r6, r2
 800ab5e:	f7ff fc13 	bl	800a388 <_Balloc>
 800ab62:	4604      	mov	r4, r0
 800ab64:	b930      	cbnz	r0, 800ab74 <__d2b+0x24>
 800ab66:	4602      	mov	r2, r0
 800ab68:	4b23      	ldr	r3, [pc, #140]	@ (800abf8 <__d2b+0xa8>)
 800ab6a:	4824      	ldr	r0, [pc, #144]	@ (800abfc <__d2b+0xac>)
 800ab6c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ab70:	f7fe fca0 	bl	80094b4 <__assert_func>
 800ab74:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab7c:	b10d      	cbz	r5, 800ab82 <__d2b+0x32>
 800ab7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab82:	9301      	str	r3, [sp, #4]
 800ab84:	f1b8 0300 	subs.w	r3, r8, #0
 800ab88:	d023      	beq.n	800abd2 <__d2b+0x82>
 800ab8a:	4668      	mov	r0, sp
 800ab8c:	9300      	str	r3, [sp, #0]
 800ab8e:	f7ff fd0c 	bl	800a5aa <__lo0bits>
 800ab92:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab96:	b1d0      	cbz	r0, 800abce <__d2b+0x7e>
 800ab98:	f1c0 0320 	rsb	r3, r0, #32
 800ab9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aba0:	430b      	orrs	r3, r1
 800aba2:	40c2      	lsrs	r2, r0
 800aba4:	6163      	str	r3, [r4, #20]
 800aba6:	9201      	str	r2, [sp, #4]
 800aba8:	9b01      	ldr	r3, [sp, #4]
 800abaa:	61a3      	str	r3, [r4, #24]
 800abac:	2b00      	cmp	r3, #0
 800abae:	bf0c      	ite	eq
 800abb0:	2201      	moveq	r2, #1
 800abb2:	2202      	movne	r2, #2
 800abb4:	6122      	str	r2, [r4, #16]
 800abb6:	b1a5      	cbz	r5, 800abe2 <__d2b+0x92>
 800abb8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800abbc:	4405      	add	r5, r0
 800abbe:	603d      	str	r5, [r7, #0]
 800abc0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800abc4:	6030      	str	r0, [r6, #0]
 800abc6:	4620      	mov	r0, r4
 800abc8:	b003      	add	sp, #12
 800abca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abce:	6161      	str	r1, [r4, #20]
 800abd0:	e7ea      	b.n	800aba8 <__d2b+0x58>
 800abd2:	a801      	add	r0, sp, #4
 800abd4:	f7ff fce9 	bl	800a5aa <__lo0bits>
 800abd8:	9b01      	ldr	r3, [sp, #4]
 800abda:	6163      	str	r3, [r4, #20]
 800abdc:	3020      	adds	r0, #32
 800abde:	2201      	movs	r2, #1
 800abe0:	e7e8      	b.n	800abb4 <__d2b+0x64>
 800abe2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abe6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800abea:	6038      	str	r0, [r7, #0]
 800abec:	6918      	ldr	r0, [r3, #16]
 800abee:	f7ff fcbd 	bl	800a56c <__hi0bits>
 800abf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abf6:	e7e5      	b.n	800abc4 <__d2b+0x74>
 800abf8:	0800d497 	.word	0x0800d497
 800abfc:	0800d4a8 	.word	0x0800d4a8

0800ac00 <__ratio>:
 800ac00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac04:	b085      	sub	sp, #20
 800ac06:	e9cd 1000 	strd	r1, r0, [sp]
 800ac0a:	a902      	add	r1, sp, #8
 800ac0c:	f7ff ff56 	bl	800aabc <__b2d>
 800ac10:	9800      	ldr	r0, [sp, #0]
 800ac12:	a903      	add	r1, sp, #12
 800ac14:	ec55 4b10 	vmov	r4, r5, d0
 800ac18:	f7ff ff50 	bl	800aabc <__b2d>
 800ac1c:	9b01      	ldr	r3, [sp, #4]
 800ac1e:	6919      	ldr	r1, [r3, #16]
 800ac20:	9b00      	ldr	r3, [sp, #0]
 800ac22:	691b      	ldr	r3, [r3, #16]
 800ac24:	1ac9      	subs	r1, r1, r3
 800ac26:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ac2a:	1a9b      	subs	r3, r3, r2
 800ac2c:	ec5b ab10 	vmov	sl, fp, d0
 800ac30:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	bfce      	itee	gt
 800ac38:	462a      	movgt	r2, r5
 800ac3a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ac3e:	465a      	movle	r2, fp
 800ac40:	462f      	mov	r7, r5
 800ac42:	46d9      	mov	r9, fp
 800ac44:	bfcc      	ite	gt
 800ac46:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ac4a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ac4e:	464b      	mov	r3, r9
 800ac50:	4652      	mov	r2, sl
 800ac52:	4620      	mov	r0, r4
 800ac54:	4639      	mov	r1, r7
 800ac56:	f7f5 fdf9 	bl	800084c <__aeabi_ddiv>
 800ac5a:	ec41 0b10 	vmov	d0, r0, r1
 800ac5e:	b005      	add	sp, #20
 800ac60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac64 <__copybits>:
 800ac64:	3901      	subs	r1, #1
 800ac66:	b570      	push	{r4, r5, r6, lr}
 800ac68:	1149      	asrs	r1, r1, #5
 800ac6a:	6914      	ldr	r4, [r2, #16]
 800ac6c:	3101      	adds	r1, #1
 800ac6e:	f102 0314 	add.w	r3, r2, #20
 800ac72:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ac76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ac7a:	1f05      	subs	r5, r0, #4
 800ac7c:	42a3      	cmp	r3, r4
 800ac7e:	d30c      	bcc.n	800ac9a <__copybits+0x36>
 800ac80:	1aa3      	subs	r3, r4, r2
 800ac82:	3b11      	subs	r3, #17
 800ac84:	f023 0303 	bic.w	r3, r3, #3
 800ac88:	3211      	adds	r2, #17
 800ac8a:	42a2      	cmp	r2, r4
 800ac8c:	bf88      	it	hi
 800ac8e:	2300      	movhi	r3, #0
 800ac90:	4418      	add	r0, r3
 800ac92:	2300      	movs	r3, #0
 800ac94:	4288      	cmp	r0, r1
 800ac96:	d305      	bcc.n	800aca4 <__copybits+0x40>
 800ac98:	bd70      	pop	{r4, r5, r6, pc}
 800ac9a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac9e:	f845 6f04 	str.w	r6, [r5, #4]!
 800aca2:	e7eb      	b.n	800ac7c <__copybits+0x18>
 800aca4:	f840 3b04 	str.w	r3, [r0], #4
 800aca8:	e7f4      	b.n	800ac94 <__copybits+0x30>

0800acaa <__any_on>:
 800acaa:	f100 0214 	add.w	r2, r0, #20
 800acae:	6900      	ldr	r0, [r0, #16]
 800acb0:	114b      	asrs	r3, r1, #5
 800acb2:	4298      	cmp	r0, r3
 800acb4:	b510      	push	{r4, lr}
 800acb6:	db11      	blt.n	800acdc <__any_on+0x32>
 800acb8:	dd0a      	ble.n	800acd0 <__any_on+0x26>
 800acba:	f011 011f 	ands.w	r1, r1, #31
 800acbe:	d007      	beq.n	800acd0 <__any_on+0x26>
 800acc0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800acc4:	fa24 f001 	lsr.w	r0, r4, r1
 800acc8:	fa00 f101 	lsl.w	r1, r0, r1
 800accc:	428c      	cmp	r4, r1
 800acce:	d10b      	bne.n	800ace8 <__any_on+0x3e>
 800acd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d803      	bhi.n	800ace0 <__any_on+0x36>
 800acd8:	2000      	movs	r0, #0
 800acda:	bd10      	pop	{r4, pc}
 800acdc:	4603      	mov	r3, r0
 800acde:	e7f7      	b.n	800acd0 <__any_on+0x26>
 800ace0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ace4:	2900      	cmp	r1, #0
 800ace6:	d0f5      	beq.n	800acd4 <__any_on+0x2a>
 800ace8:	2001      	movs	r0, #1
 800acea:	e7f6      	b.n	800acda <__any_on+0x30>

0800acec <sulp>:
 800acec:	b570      	push	{r4, r5, r6, lr}
 800acee:	4604      	mov	r4, r0
 800acf0:	460d      	mov	r5, r1
 800acf2:	ec45 4b10 	vmov	d0, r4, r5
 800acf6:	4616      	mov	r6, r2
 800acf8:	f7ff feba 	bl	800aa70 <__ulp>
 800acfc:	ec51 0b10 	vmov	r0, r1, d0
 800ad00:	b17e      	cbz	r6, 800ad22 <sulp+0x36>
 800ad02:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ad06:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	dd09      	ble.n	800ad22 <sulp+0x36>
 800ad0e:	051b      	lsls	r3, r3, #20
 800ad10:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ad14:	2400      	movs	r4, #0
 800ad16:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ad1a:	4622      	mov	r2, r4
 800ad1c:	462b      	mov	r3, r5
 800ad1e:	f7f5 fc6b 	bl	80005f8 <__aeabi_dmul>
 800ad22:	ec41 0b10 	vmov	d0, r0, r1
 800ad26:	bd70      	pop	{r4, r5, r6, pc}

0800ad28 <_strtod_l>:
 800ad28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2c:	b09f      	sub	sp, #124	@ 0x7c
 800ad2e:	460c      	mov	r4, r1
 800ad30:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ad32:	2200      	movs	r2, #0
 800ad34:	921a      	str	r2, [sp, #104]	@ 0x68
 800ad36:	9005      	str	r0, [sp, #20]
 800ad38:	f04f 0a00 	mov.w	sl, #0
 800ad3c:	f04f 0b00 	mov.w	fp, #0
 800ad40:	460a      	mov	r2, r1
 800ad42:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad44:	7811      	ldrb	r1, [r2, #0]
 800ad46:	292b      	cmp	r1, #43	@ 0x2b
 800ad48:	d04a      	beq.n	800ade0 <_strtod_l+0xb8>
 800ad4a:	d838      	bhi.n	800adbe <_strtod_l+0x96>
 800ad4c:	290d      	cmp	r1, #13
 800ad4e:	d832      	bhi.n	800adb6 <_strtod_l+0x8e>
 800ad50:	2908      	cmp	r1, #8
 800ad52:	d832      	bhi.n	800adba <_strtod_l+0x92>
 800ad54:	2900      	cmp	r1, #0
 800ad56:	d03b      	beq.n	800add0 <_strtod_l+0xa8>
 800ad58:	2200      	movs	r2, #0
 800ad5a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad5c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ad5e:	782a      	ldrb	r2, [r5, #0]
 800ad60:	2a30      	cmp	r2, #48	@ 0x30
 800ad62:	f040 80b3 	bne.w	800aecc <_strtod_l+0x1a4>
 800ad66:	786a      	ldrb	r2, [r5, #1]
 800ad68:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ad6c:	2a58      	cmp	r2, #88	@ 0x58
 800ad6e:	d16e      	bne.n	800ae4e <_strtod_l+0x126>
 800ad70:	9302      	str	r3, [sp, #8]
 800ad72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad74:	9301      	str	r3, [sp, #4]
 800ad76:	ab1a      	add	r3, sp, #104	@ 0x68
 800ad78:	9300      	str	r3, [sp, #0]
 800ad7a:	4a8e      	ldr	r2, [pc, #568]	@ (800afb4 <_strtod_l+0x28c>)
 800ad7c:	9805      	ldr	r0, [sp, #20]
 800ad7e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ad80:	a919      	add	r1, sp, #100	@ 0x64
 800ad82:	f001 fac7 	bl	800c314 <__gethex>
 800ad86:	f010 060f 	ands.w	r6, r0, #15
 800ad8a:	4604      	mov	r4, r0
 800ad8c:	d005      	beq.n	800ad9a <_strtod_l+0x72>
 800ad8e:	2e06      	cmp	r6, #6
 800ad90:	d128      	bne.n	800ade4 <_strtod_l+0xbc>
 800ad92:	3501      	adds	r5, #1
 800ad94:	2300      	movs	r3, #0
 800ad96:	9519      	str	r5, [sp, #100]	@ 0x64
 800ad98:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	f040 858e 	bne.w	800b8be <_strtod_l+0xb96>
 800ada2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ada4:	b1cb      	cbz	r3, 800adda <_strtod_l+0xb2>
 800ada6:	4652      	mov	r2, sl
 800ada8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800adac:	ec43 2b10 	vmov	d0, r2, r3
 800adb0:	b01f      	add	sp, #124	@ 0x7c
 800adb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adb6:	2920      	cmp	r1, #32
 800adb8:	d1ce      	bne.n	800ad58 <_strtod_l+0x30>
 800adba:	3201      	adds	r2, #1
 800adbc:	e7c1      	b.n	800ad42 <_strtod_l+0x1a>
 800adbe:	292d      	cmp	r1, #45	@ 0x2d
 800adc0:	d1ca      	bne.n	800ad58 <_strtod_l+0x30>
 800adc2:	2101      	movs	r1, #1
 800adc4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800adc6:	1c51      	adds	r1, r2, #1
 800adc8:	9119      	str	r1, [sp, #100]	@ 0x64
 800adca:	7852      	ldrb	r2, [r2, #1]
 800adcc:	2a00      	cmp	r2, #0
 800adce:	d1c5      	bne.n	800ad5c <_strtod_l+0x34>
 800add0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800add2:	9419      	str	r4, [sp, #100]	@ 0x64
 800add4:	2b00      	cmp	r3, #0
 800add6:	f040 8570 	bne.w	800b8ba <_strtod_l+0xb92>
 800adda:	4652      	mov	r2, sl
 800addc:	465b      	mov	r3, fp
 800adde:	e7e5      	b.n	800adac <_strtod_l+0x84>
 800ade0:	2100      	movs	r1, #0
 800ade2:	e7ef      	b.n	800adc4 <_strtod_l+0x9c>
 800ade4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ade6:	b13a      	cbz	r2, 800adf8 <_strtod_l+0xd0>
 800ade8:	2135      	movs	r1, #53	@ 0x35
 800adea:	a81c      	add	r0, sp, #112	@ 0x70
 800adec:	f7ff ff3a 	bl	800ac64 <__copybits>
 800adf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800adf2:	9805      	ldr	r0, [sp, #20]
 800adf4:	f7ff fb08 	bl	800a408 <_Bfree>
 800adf8:	3e01      	subs	r6, #1
 800adfa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800adfc:	2e04      	cmp	r6, #4
 800adfe:	d806      	bhi.n	800ae0e <_strtod_l+0xe6>
 800ae00:	e8df f006 	tbb	[pc, r6]
 800ae04:	201d0314 	.word	0x201d0314
 800ae08:	14          	.byte	0x14
 800ae09:	00          	.byte	0x00
 800ae0a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ae0e:	05e1      	lsls	r1, r4, #23
 800ae10:	bf48      	it	mi
 800ae12:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ae16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae1a:	0d1b      	lsrs	r3, r3, #20
 800ae1c:	051b      	lsls	r3, r3, #20
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1bb      	bne.n	800ad9a <_strtod_l+0x72>
 800ae22:	f7fe fb05 	bl	8009430 <__errno>
 800ae26:	2322      	movs	r3, #34	@ 0x22
 800ae28:	6003      	str	r3, [r0, #0]
 800ae2a:	e7b6      	b.n	800ad9a <_strtod_l+0x72>
 800ae2c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ae30:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ae34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ae38:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ae3c:	e7e7      	b.n	800ae0e <_strtod_l+0xe6>
 800ae3e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800afbc <_strtod_l+0x294>
 800ae42:	e7e4      	b.n	800ae0e <_strtod_l+0xe6>
 800ae44:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ae48:	f04f 3aff 	mov.w	sl, #4294967295
 800ae4c:	e7df      	b.n	800ae0e <_strtod_l+0xe6>
 800ae4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae50:	1c5a      	adds	r2, r3, #1
 800ae52:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae54:	785b      	ldrb	r3, [r3, #1]
 800ae56:	2b30      	cmp	r3, #48	@ 0x30
 800ae58:	d0f9      	beq.n	800ae4e <_strtod_l+0x126>
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d09d      	beq.n	800ad9a <_strtod_l+0x72>
 800ae5e:	2301      	movs	r3, #1
 800ae60:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae64:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae66:	2300      	movs	r3, #0
 800ae68:	9308      	str	r3, [sp, #32]
 800ae6a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae6c:	461f      	mov	r7, r3
 800ae6e:	220a      	movs	r2, #10
 800ae70:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ae72:	7805      	ldrb	r5, [r0, #0]
 800ae74:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ae78:	b2d9      	uxtb	r1, r3
 800ae7a:	2909      	cmp	r1, #9
 800ae7c:	d928      	bls.n	800aed0 <_strtod_l+0x1a8>
 800ae7e:	494e      	ldr	r1, [pc, #312]	@ (800afb8 <_strtod_l+0x290>)
 800ae80:	2201      	movs	r2, #1
 800ae82:	f7fe f9f3 	bl	800926c <strncmp>
 800ae86:	2800      	cmp	r0, #0
 800ae88:	d032      	beq.n	800aef0 <_strtod_l+0x1c8>
 800ae8a:	2000      	movs	r0, #0
 800ae8c:	462a      	mov	r2, r5
 800ae8e:	4681      	mov	r9, r0
 800ae90:	463d      	mov	r5, r7
 800ae92:	4603      	mov	r3, r0
 800ae94:	2a65      	cmp	r2, #101	@ 0x65
 800ae96:	d001      	beq.n	800ae9c <_strtod_l+0x174>
 800ae98:	2a45      	cmp	r2, #69	@ 0x45
 800ae9a:	d114      	bne.n	800aec6 <_strtod_l+0x19e>
 800ae9c:	b91d      	cbnz	r5, 800aea6 <_strtod_l+0x17e>
 800ae9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aea0:	4302      	orrs	r2, r0
 800aea2:	d095      	beq.n	800add0 <_strtod_l+0xa8>
 800aea4:	2500      	movs	r5, #0
 800aea6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aea8:	1c62      	adds	r2, r4, #1
 800aeaa:	9219      	str	r2, [sp, #100]	@ 0x64
 800aeac:	7862      	ldrb	r2, [r4, #1]
 800aeae:	2a2b      	cmp	r2, #43	@ 0x2b
 800aeb0:	d077      	beq.n	800afa2 <_strtod_l+0x27a>
 800aeb2:	2a2d      	cmp	r2, #45	@ 0x2d
 800aeb4:	d07b      	beq.n	800afae <_strtod_l+0x286>
 800aeb6:	f04f 0c00 	mov.w	ip, #0
 800aeba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800aebe:	2909      	cmp	r1, #9
 800aec0:	f240 8082 	bls.w	800afc8 <_strtod_l+0x2a0>
 800aec4:	9419      	str	r4, [sp, #100]	@ 0x64
 800aec6:	f04f 0800 	mov.w	r8, #0
 800aeca:	e0a2      	b.n	800b012 <_strtod_l+0x2ea>
 800aecc:	2300      	movs	r3, #0
 800aece:	e7c7      	b.n	800ae60 <_strtod_l+0x138>
 800aed0:	2f08      	cmp	r7, #8
 800aed2:	bfd5      	itete	le
 800aed4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800aed6:	9908      	ldrgt	r1, [sp, #32]
 800aed8:	fb02 3301 	mlale	r3, r2, r1, r3
 800aedc:	fb02 3301 	mlagt	r3, r2, r1, r3
 800aee0:	f100 0001 	add.w	r0, r0, #1
 800aee4:	bfd4      	ite	le
 800aee6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800aee8:	9308      	strgt	r3, [sp, #32]
 800aeea:	3701      	adds	r7, #1
 800aeec:	9019      	str	r0, [sp, #100]	@ 0x64
 800aeee:	e7bf      	b.n	800ae70 <_strtod_l+0x148>
 800aef0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aef2:	1c5a      	adds	r2, r3, #1
 800aef4:	9219      	str	r2, [sp, #100]	@ 0x64
 800aef6:	785a      	ldrb	r2, [r3, #1]
 800aef8:	b37f      	cbz	r7, 800af5a <_strtod_l+0x232>
 800aefa:	4681      	mov	r9, r0
 800aefc:	463d      	mov	r5, r7
 800aefe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800af02:	2b09      	cmp	r3, #9
 800af04:	d912      	bls.n	800af2c <_strtod_l+0x204>
 800af06:	2301      	movs	r3, #1
 800af08:	e7c4      	b.n	800ae94 <_strtod_l+0x16c>
 800af0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af0c:	1c5a      	adds	r2, r3, #1
 800af0e:	9219      	str	r2, [sp, #100]	@ 0x64
 800af10:	785a      	ldrb	r2, [r3, #1]
 800af12:	3001      	adds	r0, #1
 800af14:	2a30      	cmp	r2, #48	@ 0x30
 800af16:	d0f8      	beq.n	800af0a <_strtod_l+0x1e2>
 800af18:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800af1c:	2b08      	cmp	r3, #8
 800af1e:	f200 84d3 	bhi.w	800b8c8 <_strtod_l+0xba0>
 800af22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af24:	930c      	str	r3, [sp, #48]	@ 0x30
 800af26:	4681      	mov	r9, r0
 800af28:	2000      	movs	r0, #0
 800af2a:	4605      	mov	r5, r0
 800af2c:	3a30      	subs	r2, #48	@ 0x30
 800af2e:	f100 0301 	add.w	r3, r0, #1
 800af32:	d02a      	beq.n	800af8a <_strtod_l+0x262>
 800af34:	4499      	add	r9, r3
 800af36:	eb00 0c05 	add.w	ip, r0, r5
 800af3a:	462b      	mov	r3, r5
 800af3c:	210a      	movs	r1, #10
 800af3e:	4563      	cmp	r3, ip
 800af40:	d10d      	bne.n	800af5e <_strtod_l+0x236>
 800af42:	1c69      	adds	r1, r5, #1
 800af44:	4401      	add	r1, r0
 800af46:	4428      	add	r0, r5
 800af48:	2808      	cmp	r0, #8
 800af4a:	dc16      	bgt.n	800af7a <_strtod_l+0x252>
 800af4c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800af4e:	230a      	movs	r3, #10
 800af50:	fb03 2300 	mla	r3, r3, r0, r2
 800af54:	930a      	str	r3, [sp, #40]	@ 0x28
 800af56:	2300      	movs	r3, #0
 800af58:	e018      	b.n	800af8c <_strtod_l+0x264>
 800af5a:	4638      	mov	r0, r7
 800af5c:	e7da      	b.n	800af14 <_strtod_l+0x1ec>
 800af5e:	2b08      	cmp	r3, #8
 800af60:	f103 0301 	add.w	r3, r3, #1
 800af64:	dc03      	bgt.n	800af6e <_strtod_l+0x246>
 800af66:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800af68:	434e      	muls	r6, r1
 800af6a:	960a      	str	r6, [sp, #40]	@ 0x28
 800af6c:	e7e7      	b.n	800af3e <_strtod_l+0x216>
 800af6e:	2b10      	cmp	r3, #16
 800af70:	bfde      	ittt	le
 800af72:	9e08      	ldrle	r6, [sp, #32]
 800af74:	434e      	mulle	r6, r1
 800af76:	9608      	strle	r6, [sp, #32]
 800af78:	e7e1      	b.n	800af3e <_strtod_l+0x216>
 800af7a:	280f      	cmp	r0, #15
 800af7c:	dceb      	bgt.n	800af56 <_strtod_l+0x22e>
 800af7e:	9808      	ldr	r0, [sp, #32]
 800af80:	230a      	movs	r3, #10
 800af82:	fb03 2300 	mla	r3, r3, r0, r2
 800af86:	9308      	str	r3, [sp, #32]
 800af88:	e7e5      	b.n	800af56 <_strtod_l+0x22e>
 800af8a:	4629      	mov	r1, r5
 800af8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800af8e:	1c50      	adds	r0, r2, #1
 800af90:	9019      	str	r0, [sp, #100]	@ 0x64
 800af92:	7852      	ldrb	r2, [r2, #1]
 800af94:	4618      	mov	r0, r3
 800af96:	460d      	mov	r5, r1
 800af98:	e7b1      	b.n	800aefe <_strtod_l+0x1d6>
 800af9a:	f04f 0900 	mov.w	r9, #0
 800af9e:	2301      	movs	r3, #1
 800afa0:	e77d      	b.n	800ae9e <_strtod_l+0x176>
 800afa2:	f04f 0c00 	mov.w	ip, #0
 800afa6:	1ca2      	adds	r2, r4, #2
 800afa8:	9219      	str	r2, [sp, #100]	@ 0x64
 800afaa:	78a2      	ldrb	r2, [r4, #2]
 800afac:	e785      	b.n	800aeba <_strtod_l+0x192>
 800afae:	f04f 0c01 	mov.w	ip, #1
 800afb2:	e7f8      	b.n	800afa6 <_strtod_l+0x27e>
 800afb4:	0800d618 	.word	0x0800d618
 800afb8:	0800d600 	.word	0x0800d600
 800afbc:	7ff00000 	.word	0x7ff00000
 800afc0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afc2:	1c51      	adds	r1, r2, #1
 800afc4:	9119      	str	r1, [sp, #100]	@ 0x64
 800afc6:	7852      	ldrb	r2, [r2, #1]
 800afc8:	2a30      	cmp	r2, #48	@ 0x30
 800afca:	d0f9      	beq.n	800afc0 <_strtod_l+0x298>
 800afcc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800afd0:	2908      	cmp	r1, #8
 800afd2:	f63f af78 	bhi.w	800aec6 <_strtod_l+0x19e>
 800afd6:	3a30      	subs	r2, #48	@ 0x30
 800afd8:	920e      	str	r2, [sp, #56]	@ 0x38
 800afda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afdc:	920f      	str	r2, [sp, #60]	@ 0x3c
 800afde:	f04f 080a 	mov.w	r8, #10
 800afe2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afe4:	1c56      	adds	r6, r2, #1
 800afe6:	9619      	str	r6, [sp, #100]	@ 0x64
 800afe8:	7852      	ldrb	r2, [r2, #1]
 800afea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800afee:	f1be 0f09 	cmp.w	lr, #9
 800aff2:	d939      	bls.n	800b068 <_strtod_l+0x340>
 800aff4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aff6:	1a76      	subs	r6, r6, r1
 800aff8:	2e08      	cmp	r6, #8
 800affa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800affe:	dc03      	bgt.n	800b008 <_strtod_l+0x2e0>
 800b000:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b002:	4588      	cmp	r8, r1
 800b004:	bfa8      	it	ge
 800b006:	4688      	movge	r8, r1
 800b008:	f1bc 0f00 	cmp.w	ip, #0
 800b00c:	d001      	beq.n	800b012 <_strtod_l+0x2ea>
 800b00e:	f1c8 0800 	rsb	r8, r8, #0
 800b012:	2d00      	cmp	r5, #0
 800b014:	d14e      	bne.n	800b0b4 <_strtod_l+0x38c>
 800b016:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b018:	4308      	orrs	r0, r1
 800b01a:	f47f aebe 	bne.w	800ad9a <_strtod_l+0x72>
 800b01e:	2b00      	cmp	r3, #0
 800b020:	f47f aed6 	bne.w	800add0 <_strtod_l+0xa8>
 800b024:	2a69      	cmp	r2, #105	@ 0x69
 800b026:	d028      	beq.n	800b07a <_strtod_l+0x352>
 800b028:	dc25      	bgt.n	800b076 <_strtod_l+0x34e>
 800b02a:	2a49      	cmp	r2, #73	@ 0x49
 800b02c:	d025      	beq.n	800b07a <_strtod_l+0x352>
 800b02e:	2a4e      	cmp	r2, #78	@ 0x4e
 800b030:	f47f aece 	bne.w	800add0 <_strtod_l+0xa8>
 800b034:	499b      	ldr	r1, [pc, #620]	@ (800b2a4 <_strtod_l+0x57c>)
 800b036:	a819      	add	r0, sp, #100	@ 0x64
 800b038:	f001 fb8e 	bl	800c758 <__match>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	f43f aec7 	beq.w	800add0 <_strtod_l+0xa8>
 800b042:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	2b28      	cmp	r3, #40	@ 0x28
 800b048:	d12e      	bne.n	800b0a8 <_strtod_l+0x380>
 800b04a:	4997      	ldr	r1, [pc, #604]	@ (800b2a8 <_strtod_l+0x580>)
 800b04c:	aa1c      	add	r2, sp, #112	@ 0x70
 800b04e:	a819      	add	r0, sp, #100	@ 0x64
 800b050:	f001 fb96 	bl	800c780 <__hexnan>
 800b054:	2805      	cmp	r0, #5
 800b056:	d127      	bne.n	800b0a8 <_strtod_l+0x380>
 800b058:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b05a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b05e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b062:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b066:	e698      	b.n	800ad9a <_strtod_l+0x72>
 800b068:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b06a:	fb08 2101 	mla	r1, r8, r1, r2
 800b06e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b072:	920e      	str	r2, [sp, #56]	@ 0x38
 800b074:	e7b5      	b.n	800afe2 <_strtod_l+0x2ba>
 800b076:	2a6e      	cmp	r2, #110	@ 0x6e
 800b078:	e7da      	b.n	800b030 <_strtod_l+0x308>
 800b07a:	498c      	ldr	r1, [pc, #560]	@ (800b2ac <_strtod_l+0x584>)
 800b07c:	a819      	add	r0, sp, #100	@ 0x64
 800b07e:	f001 fb6b 	bl	800c758 <__match>
 800b082:	2800      	cmp	r0, #0
 800b084:	f43f aea4 	beq.w	800add0 <_strtod_l+0xa8>
 800b088:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b08a:	4989      	ldr	r1, [pc, #548]	@ (800b2b0 <_strtod_l+0x588>)
 800b08c:	3b01      	subs	r3, #1
 800b08e:	a819      	add	r0, sp, #100	@ 0x64
 800b090:	9319      	str	r3, [sp, #100]	@ 0x64
 800b092:	f001 fb61 	bl	800c758 <__match>
 800b096:	b910      	cbnz	r0, 800b09e <_strtod_l+0x376>
 800b098:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b09a:	3301      	adds	r3, #1
 800b09c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b09e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b2c0 <_strtod_l+0x598>
 800b0a2:	f04f 0a00 	mov.w	sl, #0
 800b0a6:	e678      	b.n	800ad9a <_strtod_l+0x72>
 800b0a8:	4882      	ldr	r0, [pc, #520]	@ (800b2b4 <_strtod_l+0x58c>)
 800b0aa:	f001 f8a9 	bl	800c200 <nan>
 800b0ae:	ec5b ab10 	vmov	sl, fp, d0
 800b0b2:	e672      	b.n	800ad9a <_strtod_l+0x72>
 800b0b4:	eba8 0309 	sub.w	r3, r8, r9
 800b0b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b0ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0bc:	2f00      	cmp	r7, #0
 800b0be:	bf08      	it	eq
 800b0c0:	462f      	moveq	r7, r5
 800b0c2:	2d10      	cmp	r5, #16
 800b0c4:	462c      	mov	r4, r5
 800b0c6:	bfa8      	it	ge
 800b0c8:	2410      	movge	r4, #16
 800b0ca:	f7f5 fa1b 	bl	8000504 <__aeabi_ui2d>
 800b0ce:	2d09      	cmp	r5, #9
 800b0d0:	4682      	mov	sl, r0
 800b0d2:	468b      	mov	fp, r1
 800b0d4:	dc13      	bgt.n	800b0fe <_strtod_l+0x3d6>
 800b0d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	f43f ae5e 	beq.w	800ad9a <_strtod_l+0x72>
 800b0de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0e0:	dd78      	ble.n	800b1d4 <_strtod_l+0x4ac>
 800b0e2:	2b16      	cmp	r3, #22
 800b0e4:	dc5f      	bgt.n	800b1a6 <_strtod_l+0x47e>
 800b0e6:	4974      	ldr	r1, [pc, #464]	@ (800b2b8 <_strtod_l+0x590>)
 800b0e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b0ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0f0:	4652      	mov	r2, sl
 800b0f2:	465b      	mov	r3, fp
 800b0f4:	f7f5 fa80 	bl	80005f8 <__aeabi_dmul>
 800b0f8:	4682      	mov	sl, r0
 800b0fa:	468b      	mov	fp, r1
 800b0fc:	e64d      	b.n	800ad9a <_strtod_l+0x72>
 800b0fe:	4b6e      	ldr	r3, [pc, #440]	@ (800b2b8 <_strtod_l+0x590>)
 800b100:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b104:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b108:	f7f5 fa76 	bl	80005f8 <__aeabi_dmul>
 800b10c:	4682      	mov	sl, r0
 800b10e:	9808      	ldr	r0, [sp, #32]
 800b110:	468b      	mov	fp, r1
 800b112:	f7f5 f9f7 	bl	8000504 <__aeabi_ui2d>
 800b116:	4602      	mov	r2, r0
 800b118:	460b      	mov	r3, r1
 800b11a:	4650      	mov	r0, sl
 800b11c:	4659      	mov	r1, fp
 800b11e:	f7f5 f8b5 	bl	800028c <__adddf3>
 800b122:	2d0f      	cmp	r5, #15
 800b124:	4682      	mov	sl, r0
 800b126:	468b      	mov	fp, r1
 800b128:	ddd5      	ble.n	800b0d6 <_strtod_l+0x3ae>
 800b12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b12c:	1b2c      	subs	r4, r5, r4
 800b12e:	441c      	add	r4, r3
 800b130:	2c00      	cmp	r4, #0
 800b132:	f340 8096 	ble.w	800b262 <_strtod_l+0x53a>
 800b136:	f014 030f 	ands.w	r3, r4, #15
 800b13a:	d00a      	beq.n	800b152 <_strtod_l+0x42a>
 800b13c:	495e      	ldr	r1, [pc, #376]	@ (800b2b8 <_strtod_l+0x590>)
 800b13e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b142:	4652      	mov	r2, sl
 800b144:	465b      	mov	r3, fp
 800b146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b14a:	f7f5 fa55 	bl	80005f8 <__aeabi_dmul>
 800b14e:	4682      	mov	sl, r0
 800b150:	468b      	mov	fp, r1
 800b152:	f034 040f 	bics.w	r4, r4, #15
 800b156:	d073      	beq.n	800b240 <_strtod_l+0x518>
 800b158:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b15c:	dd48      	ble.n	800b1f0 <_strtod_l+0x4c8>
 800b15e:	2400      	movs	r4, #0
 800b160:	46a0      	mov	r8, r4
 800b162:	940a      	str	r4, [sp, #40]	@ 0x28
 800b164:	46a1      	mov	r9, r4
 800b166:	9a05      	ldr	r2, [sp, #20]
 800b168:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b2c0 <_strtod_l+0x598>
 800b16c:	2322      	movs	r3, #34	@ 0x22
 800b16e:	6013      	str	r3, [r2, #0]
 800b170:	f04f 0a00 	mov.w	sl, #0
 800b174:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b176:	2b00      	cmp	r3, #0
 800b178:	f43f ae0f 	beq.w	800ad9a <_strtod_l+0x72>
 800b17c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b17e:	9805      	ldr	r0, [sp, #20]
 800b180:	f7ff f942 	bl	800a408 <_Bfree>
 800b184:	9805      	ldr	r0, [sp, #20]
 800b186:	4649      	mov	r1, r9
 800b188:	f7ff f93e 	bl	800a408 <_Bfree>
 800b18c:	9805      	ldr	r0, [sp, #20]
 800b18e:	4641      	mov	r1, r8
 800b190:	f7ff f93a 	bl	800a408 <_Bfree>
 800b194:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b196:	9805      	ldr	r0, [sp, #20]
 800b198:	f7ff f936 	bl	800a408 <_Bfree>
 800b19c:	9805      	ldr	r0, [sp, #20]
 800b19e:	4621      	mov	r1, r4
 800b1a0:	f7ff f932 	bl	800a408 <_Bfree>
 800b1a4:	e5f9      	b.n	800ad9a <_strtod_l+0x72>
 800b1a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	dbbc      	blt.n	800b12a <_strtod_l+0x402>
 800b1b0:	4c41      	ldr	r4, [pc, #260]	@ (800b2b8 <_strtod_l+0x590>)
 800b1b2:	f1c5 050f 	rsb	r5, r5, #15
 800b1b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b1ba:	4652      	mov	r2, sl
 800b1bc:	465b      	mov	r3, fp
 800b1be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1c2:	f7f5 fa19 	bl	80005f8 <__aeabi_dmul>
 800b1c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1c8:	1b5d      	subs	r5, r3, r5
 800b1ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b1ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b1d2:	e78f      	b.n	800b0f4 <_strtod_l+0x3cc>
 800b1d4:	3316      	adds	r3, #22
 800b1d6:	dba8      	blt.n	800b12a <_strtod_l+0x402>
 800b1d8:	4b37      	ldr	r3, [pc, #220]	@ (800b2b8 <_strtod_l+0x590>)
 800b1da:	eba9 0808 	sub.w	r8, r9, r8
 800b1de:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b1e2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b1e6:	4650      	mov	r0, sl
 800b1e8:	4659      	mov	r1, fp
 800b1ea:	f7f5 fb2f 	bl	800084c <__aeabi_ddiv>
 800b1ee:	e783      	b.n	800b0f8 <_strtod_l+0x3d0>
 800b1f0:	4b32      	ldr	r3, [pc, #200]	@ (800b2bc <_strtod_l+0x594>)
 800b1f2:	9308      	str	r3, [sp, #32]
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	1124      	asrs	r4, r4, #4
 800b1f8:	4650      	mov	r0, sl
 800b1fa:	4659      	mov	r1, fp
 800b1fc:	461e      	mov	r6, r3
 800b1fe:	2c01      	cmp	r4, #1
 800b200:	dc21      	bgt.n	800b246 <_strtod_l+0x51e>
 800b202:	b10b      	cbz	r3, 800b208 <_strtod_l+0x4e0>
 800b204:	4682      	mov	sl, r0
 800b206:	468b      	mov	fp, r1
 800b208:	492c      	ldr	r1, [pc, #176]	@ (800b2bc <_strtod_l+0x594>)
 800b20a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b20e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b212:	4652      	mov	r2, sl
 800b214:	465b      	mov	r3, fp
 800b216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b21a:	f7f5 f9ed 	bl	80005f8 <__aeabi_dmul>
 800b21e:	4b28      	ldr	r3, [pc, #160]	@ (800b2c0 <_strtod_l+0x598>)
 800b220:	460a      	mov	r2, r1
 800b222:	400b      	ands	r3, r1
 800b224:	4927      	ldr	r1, [pc, #156]	@ (800b2c4 <_strtod_l+0x59c>)
 800b226:	428b      	cmp	r3, r1
 800b228:	4682      	mov	sl, r0
 800b22a:	d898      	bhi.n	800b15e <_strtod_l+0x436>
 800b22c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b230:	428b      	cmp	r3, r1
 800b232:	bf86      	itte	hi
 800b234:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b2c8 <_strtod_l+0x5a0>
 800b238:	f04f 3aff 	movhi.w	sl, #4294967295
 800b23c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b240:	2300      	movs	r3, #0
 800b242:	9308      	str	r3, [sp, #32]
 800b244:	e07a      	b.n	800b33c <_strtod_l+0x614>
 800b246:	07e2      	lsls	r2, r4, #31
 800b248:	d505      	bpl.n	800b256 <_strtod_l+0x52e>
 800b24a:	9b08      	ldr	r3, [sp, #32]
 800b24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b250:	f7f5 f9d2 	bl	80005f8 <__aeabi_dmul>
 800b254:	2301      	movs	r3, #1
 800b256:	9a08      	ldr	r2, [sp, #32]
 800b258:	3208      	adds	r2, #8
 800b25a:	3601      	adds	r6, #1
 800b25c:	1064      	asrs	r4, r4, #1
 800b25e:	9208      	str	r2, [sp, #32]
 800b260:	e7cd      	b.n	800b1fe <_strtod_l+0x4d6>
 800b262:	d0ed      	beq.n	800b240 <_strtod_l+0x518>
 800b264:	4264      	negs	r4, r4
 800b266:	f014 020f 	ands.w	r2, r4, #15
 800b26a:	d00a      	beq.n	800b282 <_strtod_l+0x55a>
 800b26c:	4b12      	ldr	r3, [pc, #72]	@ (800b2b8 <_strtod_l+0x590>)
 800b26e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b272:	4650      	mov	r0, sl
 800b274:	4659      	mov	r1, fp
 800b276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b27a:	f7f5 fae7 	bl	800084c <__aeabi_ddiv>
 800b27e:	4682      	mov	sl, r0
 800b280:	468b      	mov	fp, r1
 800b282:	1124      	asrs	r4, r4, #4
 800b284:	d0dc      	beq.n	800b240 <_strtod_l+0x518>
 800b286:	2c1f      	cmp	r4, #31
 800b288:	dd20      	ble.n	800b2cc <_strtod_l+0x5a4>
 800b28a:	2400      	movs	r4, #0
 800b28c:	46a0      	mov	r8, r4
 800b28e:	940a      	str	r4, [sp, #40]	@ 0x28
 800b290:	46a1      	mov	r9, r4
 800b292:	9a05      	ldr	r2, [sp, #20]
 800b294:	2322      	movs	r3, #34	@ 0x22
 800b296:	f04f 0a00 	mov.w	sl, #0
 800b29a:	f04f 0b00 	mov.w	fp, #0
 800b29e:	6013      	str	r3, [r2, #0]
 800b2a0:	e768      	b.n	800b174 <_strtod_l+0x44c>
 800b2a2:	bf00      	nop
 800b2a4:	0800d359 	.word	0x0800d359
 800b2a8:	0800d604 	.word	0x0800d604
 800b2ac:	0800d351 	.word	0x0800d351
 800b2b0:	0800d435 	.word	0x0800d435
 800b2b4:	0800d431 	.word	0x0800d431
 800b2b8:	0800d538 	.word	0x0800d538
 800b2bc:	0800d510 	.word	0x0800d510
 800b2c0:	7ff00000 	.word	0x7ff00000
 800b2c4:	7ca00000 	.word	0x7ca00000
 800b2c8:	7fefffff 	.word	0x7fefffff
 800b2cc:	f014 0310 	ands.w	r3, r4, #16
 800b2d0:	bf18      	it	ne
 800b2d2:	236a      	movne	r3, #106	@ 0x6a
 800b2d4:	4ea9      	ldr	r6, [pc, #676]	@ (800b57c <_strtod_l+0x854>)
 800b2d6:	9308      	str	r3, [sp, #32]
 800b2d8:	4650      	mov	r0, sl
 800b2da:	4659      	mov	r1, fp
 800b2dc:	2300      	movs	r3, #0
 800b2de:	07e2      	lsls	r2, r4, #31
 800b2e0:	d504      	bpl.n	800b2ec <_strtod_l+0x5c4>
 800b2e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b2e6:	f7f5 f987 	bl	80005f8 <__aeabi_dmul>
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	1064      	asrs	r4, r4, #1
 800b2ee:	f106 0608 	add.w	r6, r6, #8
 800b2f2:	d1f4      	bne.n	800b2de <_strtod_l+0x5b6>
 800b2f4:	b10b      	cbz	r3, 800b2fa <_strtod_l+0x5d2>
 800b2f6:	4682      	mov	sl, r0
 800b2f8:	468b      	mov	fp, r1
 800b2fa:	9b08      	ldr	r3, [sp, #32]
 800b2fc:	b1b3      	cbz	r3, 800b32c <_strtod_l+0x604>
 800b2fe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b302:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b306:	2b00      	cmp	r3, #0
 800b308:	4659      	mov	r1, fp
 800b30a:	dd0f      	ble.n	800b32c <_strtod_l+0x604>
 800b30c:	2b1f      	cmp	r3, #31
 800b30e:	dd55      	ble.n	800b3bc <_strtod_l+0x694>
 800b310:	2b34      	cmp	r3, #52	@ 0x34
 800b312:	bfde      	ittt	le
 800b314:	f04f 33ff 	movle.w	r3, #4294967295
 800b318:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b31c:	4093      	lslle	r3, r2
 800b31e:	f04f 0a00 	mov.w	sl, #0
 800b322:	bfcc      	ite	gt
 800b324:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b328:	ea03 0b01 	andle.w	fp, r3, r1
 800b32c:	2200      	movs	r2, #0
 800b32e:	2300      	movs	r3, #0
 800b330:	4650      	mov	r0, sl
 800b332:	4659      	mov	r1, fp
 800b334:	f7f5 fbc8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b338:	2800      	cmp	r0, #0
 800b33a:	d1a6      	bne.n	800b28a <_strtod_l+0x562>
 800b33c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b342:	9805      	ldr	r0, [sp, #20]
 800b344:	462b      	mov	r3, r5
 800b346:	463a      	mov	r2, r7
 800b348:	f7ff f8c6 	bl	800a4d8 <__s2b>
 800b34c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b34e:	2800      	cmp	r0, #0
 800b350:	f43f af05 	beq.w	800b15e <_strtod_l+0x436>
 800b354:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b356:	2a00      	cmp	r2, #0
 800b358:	eba9 0308 	sub.w	r3, r9, r8
 800b35c:	bfa8      	it	ge
 800b35e:	2300      	movge	r3, #0
 800b360:	9312      	str	r3, [sp, #72]	@ 0x48
 800b362:	2400      	movs	r4, #0
 800b364:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b368:	9316      	str	r3, [sp, #88]	@ 0x58
 800b36a:	46a0      	mov	r8, r4
 800b36c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b36e:	9805      	ldr	r0, [sp, #20]
 800b370:	6859      	ldr	r1, [r3, #4]
 800b372:	f7ff f809 	bl	800a388 <_Balloc>
 800b376:	4681      	mov	r9, r0
 800b378:	2800      	cmp	r0, #0
 800b37a:	f43f aef4 	beq.w	800b166 <_strtod_l+0x43e>
 800b37e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b380:	691a      	ldr	r2, [r3, #16]
 800b382:	3202      	adds	r2, #2
 800b384:	f103 010c 	add.w	r1, r3, #12
 800b388:	0092      	lsls	r2, r2, #2
 800b38a:	300c      	adds	r0, #12
 800b38c:	f7fe f87d 	bl	800948a <memcpy>
 800b390:	ec4b ab10 	vmov	d0, sl, fp
 800b394:	9805      	ldr	r0, [sp, #20]
 800b396:	aa1c      	add	r2, sp, #112	@ 0x70
 800b398:	a91b      	add	r1, sp, #108	@ 0x6c
 800b39a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b39e:	f7ff fbd7 	bl	800ab50 <__d2b>
 800b3a2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	f43f aede 	beq.w	800b166 <_strtod_l+0x43e>
 800b3aa:	9805      	ldr	r0, [sp, #20]
 800b3ac:	2101      	movs	r1, #1
 800b3ae:	f7ff f929 	bl	800a604 <__i2b>
 800b3b2:	4680      	mov	r8, r0
 800b3b4:	b948      	cbnz	r0, 800b3ca <_strtod_l+0x6a2>
 800b3b6:	f04f 0800 	mov.w	r8, #0
 800b3ba:	e6d4      	b.n	800b166 <_strtod_l+0x43e>
 800b3bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b3c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b3c4:	ea03 0a0a 	and.w	sl, r3, sl
 800b3c8:	e7b0      	b.n	800b32c <_strtod_l+0x604>
 800b3ca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b3cc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b3ce:	2d00      	cmp	r5, #0
 800b3d0:	bfab      	itete	ge
 800b3d2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b3d4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b3d6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b3d8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b3da:	bfac      	ite	ge
 800b3dc:	18ef      	addge	r7, r5, r3
 800b3de:	1b5e      	sublt	r6, r3, r5
 800b3e0:	9b08      	ldr	r3, [sp, #32]
 800b3e2:	1aed      	subs	r5, r5, r3
 800b3e4:	4415      	add	r5, r2
 800b3e6:	4b66      	ldr	r3, [pc, #408]	@ (800b580 <_strtod_l+0x858>)
 800b3e8:	3d01      	subs	r5, #1
 800b3ea:	429d      	cmp	r5, r3
 800b3ec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b3f0:	da50      	bge.n	800b494 <_strtod_l+0x76c>
 800b3f2:	1b5b      	subs	r3, r3, r5
 800b3f4:	2b1f      	cmp	r3, #31
 800b3f6:	eba2 0203 	sub.w	r2, r2, r3
 800b3fa:	f04f 0101 	mov.w	r1, #1
 800b3fe:	dc3d      	bgt.n	800b47c <_strtod_l+0x754>
 800b400:	fa01 f303 	lsl.w	r3, r1, r3
 800b404:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b406:	2300      	movs	r3, #0
 800b408:	9310      	str	r3, [sp, #64]	@ 0x40
 800b40a:	18bd      	adds	r5, r7, r2
 800b40c:	9b08      	ldr	r3, [sp, #32]
 800b40e:	42af      	cmp	r7, r5
 800b410:	4416      	add	r6, r2
 800b412:	441e      	add	r6, r3
 800b414:	463b      	mov	r3, r7
 800b416:	bfa8      	it	ge
 800b418:	462b      	movge	r3, r5
 800b41a:	42b3      	cmp	r3, r6
 800b41c:	bfa8      	it	ge
 800b41e:	4633      	movge	r3, r6
 800b420:	2b00      	cmp	r3, #0
 800b422:	bfc2      	ittt	gt
 800b424:	1aed      	subgt	r5, r5, r3
 800b426:	1af6      	subgt	r6, r6, r3
 800b428:	1aff      	subgt	r7, r7, r3
 800b42a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	dd16      	ble.n	800b45e <_strtod_l+0x736>
 800b430:	4641      	mov	r1, r8
 800b432:	9805      	ldr	r0, [sp, #20]
 800b434:	461a      	mov	r2, r3
 800b436:	f7ff f9a5 	bl	800a784 <__pow5mult>
 800b43a:	4680      	mov	r8, r0
 800b43c:	2800      	cmp	r0, #0
 800b43e:	d0ba      	beq.n	800b3b6 <_strtod_l+0x68e>
 800b440:	4601      	mov	r1, r0
 800b442:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b444:	9805      	ldr	r0, [sp, #20]
 800b446:	f7ff f8f3 	bl	800a630 <__multiply>
 800b44a:	900e      	str	r0, [sp, #56]	@ 0x38
 800b44c:	2800      	cmp	r0, #0
 800b44e:	f43f ae8a 	beq.w	800b166 <_strtod_l+0x43e>
 800b452:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b454:	9805      	ldr	r0, [sp, #20]
 800b456:	f7fe ffd7 	bl	800a408 <_Bfree>
 800b45a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b45c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b45e:	2d00      	cmp	r5, #0
 800b460:	dc1d      	bgt.n	800b49e <_strtod_l+0x776>
 800b462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b464:	2b00      	cmp	r3, #0
 800b466:	dd23      	ble.n	800b4b0 <_strtod_l+0x788>
 800b468:	4649      	mov	r1, r9
 800b46a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b46c:	9805      	ldr	r0, [sp, #20]
 800b46e:	f7ff f989 	bl	800a784 <__pow5mult>
 800b472:	4681      	mov	r9, r0
 800b474:	b9e0      	cbnz	r0, 800b4b0 <_strtod_l+0x788>
 800b476:	f04f 0900 	mov.w	r9, #0
 800b47a:	e674      	b.n	800b166 <_strtod_l+0x43e>
 800b47c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b480:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b484:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b488:	35e2      	adds	r5, #226	@ 0xe2
 800b48a:	fa01 f305 	lsl.w	r3, r1, r5
 800b48e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b490:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b492:	e7ba      	b.n	800b40a <_strtod_l+0x6e2>
 800b494:	2300      	movs	r3, #0
 800b496:	9310      	str	r3, [sp, #64]	@ 0x40
 800b498:	2301      	movs	r3, #1
 800b49a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b49c:	e7b5      	b.n	800b40a <_strtod_l+0x6e2>
 800b49e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b4a0:	9805      	ldr	r0, [sp, #20]
 800b4a2:	462a      	mov	r2, r5
 800b4a4:	f7ff f9c8 	bl	800a838 <__lshift>
 800b4a8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	d1d9      	bne.n	800b462 <_strtod_l+0x73a>
 800b4ae:	e65a      	b.n	800b166 <_strtod_l+0x43e>
 800b4b0:	2e00      	cmp	r6, #0
 800b4b2:	dd07      	ble.n	800b4c4 <_strtod_l+0x79c>
 800b4b4:	4649      	mov	r1, r9
 800b4b6:	9805      	ldr	r0, [sp, #20]
 800b4b8:	4632      	mov	r2, r6
 800b4ba:	f7ff f9bd 	bl	800a838 <__lshift>
 800b4be:	4681      	mov	r9, r0
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d0d8      	beq.n	800b476 <_strtod_l+0x74e>
 800b4c4:	2f00      	cmp	r7, #0
 800b4c6:	dd08      	ble.n	800b4da <_strtod_l+0x7b2>
 800b4c8:	4641      	mov	r1, r8
 800b4ca:	9805      	ldr	r0, [sp, #20]
 800b4cc:	463a      	mov	r2, r7
 800b4ce:	f7ff f9b3 	bl	800a838 <__lshift>
 800b4d2:	4680      	mov	r8, r0
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	f43f ae46 	beq.w	800b166 <_strtod_l+0x43e>
 800b4da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b4dc:	9805      	ldr	r0, [sp, #20]
 800b4de:	464a      	mov	r2, r9
 800b4e0:	f7ff fa32 	bl	800a948 <__mdiff>
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	f43f ae3d 	beq.w	800b166 <_strtod_l+0x43e>
 800b4ec:	68c3      	ldr	r3, [r0, #12]
 800b4ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	60c3      	str	r3, [r0, #12]
 800b4f4:	4641      	mov	r1, r8
 800b4f6:	f7ff fa0b 	bl	800a910 <__mcmp>
 800b4fa:	2800      	cmp	r0, #0
 800b4fc:	da46      	bge.n	800b58c <_strtod_l+0x864>
 800b4fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b500:	ea53 030a 	orrs.w	r3, r3, sl
 800b504:	d16c      	bne.n	800b5e0 <_strtod_l+0x8b8>
 800b506:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d168      	bne.n	800b5e0 <_strtod_l+0x8b8>
 800b50e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b512:	0d1b      	lsrs	r3, r3, #20
 800b514:	051b      	lsls	r3, r3, #20
 800b516:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b51a:	d961      	bls.n	800b5e0 <_strtod_l+0x8b8>
 800b51c:	6963      	ldr	r3, [r4, #20]
 800b51e:	b913      	cbnz	r3, 800b526 <_strtod_l+0x7fe>
 800b520:	6923      	ldr	r3, [r4, #16]
 800b522:	2b01      	cmp	r3, #1
 800b524:	dd5c      	ble.n	800b5e0 <_strtod_l+0x8b8>
 800b526:	4621      	mov	r1, r4
 800b528:	2201      	movs	r2, #1
 800b52a:	9805      	ldr	r0, [sp, #20]
 800b52c:	f7ff f984 	bl	800a838 <__lshift>
 800b530:	4641      	mov	r1, r8
 800b532:	4604      	mov	r4, r0
 800b534:	f7ff f9ec 	bl	800a910 <__mcmp>
 800b538:	2800      	cmp	r0, #0
 800b53a:	dd51      	ble.n	800b5e0 <_strtod_l+0x8b8>
 800b53c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b540:	9a08      	ldr	r2, [sp, #32]
 800b542:	0d1b      	lsrs	r3, r3, #20
 800b544:	051b      	lsls	r3, r3, #20
 800b546:	2a00      	cmp	r2, #0
 800b548:	d06b      	beq.n	800b622 <_strtod_l+0x8fa>
 800b54a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b54e:	d868      	bhi.n	800b622 <_strtod_l+0x8fa>
 800b550:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b554:	f67f ae9d 	bls.w	800b292 <_strtod_l+0x56a>
 800b558:	4b0a      	ldr	r3, [pc, #40]	@ (800b584 <_strtod_l+0x85c>)
 800b55a:	4650      	mov	r0, sl
 800b55c:	4659      	mov	r1, fp
 800b55e:	2200      	movs	r2, #0
 800b560:	f7f5 f84a 	bl	80005f8 <__aeabi_dmul>
 800b564:	4b08      	ldr	r3, [pc, #32]	@ (800b588 <_strtod_l+0x860>)
 800b566:	400b      	ands	r3, r1
 800b568:	4682      	mov	sl, r0
 800b56a:	468b      	mov	fp, r1
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f47f ae05 	bne.w	800b17c <_strtod_l+0x454>
 800b572:	9a05      	ldr	r2, [sp, #20]
 800b574:	2322      	movs	r3, #34	@ 0x22
 800b576:	6013      	str	r3, [r2, #0]
 800b578:	e600      	b.n	800b17c <_strtod_l+0x454>
 800b57a:	bf00      	nop
 800b57c:	0800d630 	.word	0x0800d630
 800b580:	fffffc02 	.word	0xfffffc02
 800b584:	39500000 	.word	0x39500000
 800b588:	7ff00000 	.word	0x7ff00000
 800b58c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b590:	d165      	bne.n	800b65e <_strtod_l+0x936>
 800b592:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b594:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b598:	b35a      	cbz	r2, 800b5f2 <_strtod_l+0x8ca>
 800b59a:	4a9f      	ldr	r2, [pc, #636]	@ (800b818 <_strtod_l+0xaf0>)
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d12b      	bne.n	800b5f8 <_strtod_l+0x8d0>
 800b5a0:	9b08      	ldr	r3, [sp, #32]
 800b5a2:	4651      	mov	r1, sl
 800b5a4:	b303      	cbz	r3, 800b5e8 <_strtod_l+0x8c0>
 800b5a6:	4b9d      	ldr	r3, [pc, #628]	@ (800b81c <_strtod_l+0xaf4>)
 800b5a8:	465a      	mov	r2, fp
 800b5aa:	4013      	ands	r3, r2
 800b5ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b5b0:	f04f 32ff 	mov.w	r2, #4294967295
 800b5b4:	d81b      	bhi.n	800b5ee <_strtod_l+0x8c6>
 800b5b6:	0d1b      	lsrs	r3, r3, #20
 800b5b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b5bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b5c0:	4299      	cmp	r1, r3
 800b5c2:	d119      	bne.n	800b5f8 <_strtod_l+0x8d0>
 800b5c4:	4b96      	ldr	r3, [pc, #600]	@ (800b820 <_strtod_l+0xaf8>)
 800b5c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5c8:	429a      	cmp	r2, r3
 800b5ca:	d102      	bne.n	800b5d2 <_strtod_l+0x8aa>
 800b5cc:	3101      	adds	r1, #1
 800b5ce:	f43f adca 	beq.w	800b166 <_strtod_l+0x43e>
 800b5d2:	4b92      	ldr	r3, [pc, #584]	@ (800b81c <_strtod_l+0xaf4>)
 800b5d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5d6:	401a      	ands	r2, r3
 800b5d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b5dc:	f04f 0a00 	mov.w	sl, #0
 800b5e0:	9b08      	ldr	r3, [sp, #32]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d1b8      	bne.n	800b558 <_strtod_l+0x830>
 800b5e6:	e5c9      	b.n	800b17c <_strtod_l+0x454>
 800b5e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b5ec:	e7e8      	b.n	800b5c0 <_strtod_l+0x898>
 800b5ee:	4613      	mov	r3, r2
 800b5f0:	e7e6      	b.n	800b5c0 <_strtod_l+0x898>
 800b5f2:	ea53 030a 	orrs.w	r3, r3, sl
 800b5f6:	d0a1      	beq.n	800b53c <_strtod_l+0x814>
 800b5f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5fa:	b1db      	cbz	r3, 800b634 <_strtod_l+0x90c>
 800b5fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5fe:	4213      	tst	r3, r2
 800b600:	d0ee      	beq.n	800b5e0 <_strtod_l+0x8b8>
 800b602:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b604:	9a08      	ldr	r2, [sp, #32]
 800b606:	4650      	mov	r0, sl
 800b608:	4659      	mov	r1, fp
 800b60a:	b1bb      	cbz	r3, 800b63c <_strtod_l+0x914>
 800b60c:	f7ff fb6e 	bl	800acec <sulp>
 800b610:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b614:	ec53 2b10 	vmov	r2, r3, d0
 800b618:	f7f4 fe38 	bl	800028c <__adddf3>
 800b61c:	4682      	mov	sl, r0
 800b61e:	468b      	mov	fp, r1
 800b620:	e7de      	b.n	800b5e0 <_strtod_l+0x8b8>
 800b622:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b626:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b62a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b62e:	f04f 3aff 	mov.w	sl, #4294967295
 800b632:	e7d5      	b.n	800b5e0 <_strtod_l+0x8b8>
 800b634:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b636:	ea13 0f0a 	tst.w	r3, sl
 800b63a:	e7e1      	b.n	800b600 <_strtod_l+0x8d8>
 800b63c:	f7ff fb56 	bl	800acec <sulp>
 800b640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b644:	ec53 2b10 	vmov	r2, r3, d0
 800b648:	f7f4 fe1e 	bl	8000288 <__aeabi_dsub>
 800b64c:	2200      	movs	r2, #0
 800b64e:	2300      	movs	r3, #0
 800b650:	4682      	mov	sl, r0
 800b652:	468b      	mov	fp, r1
 800b654:	f7f5 fa38 	bl	8000ac8 <__aeabi_dcmpeq>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d0c1      	beq.n	800b5e0 <_strtod_l+0x8b8>
 800b65c:	e619      	b.n	800b292 <_strtod_l+0x56a>
 800b65e:	4641      	mov	r1, r8
 800b660:	4620      	mov	r0, r4
 800b662:	f7ff facd 	bl	800ac00 <__ratio>
 800b666:	ec57 6b10 	vmov	r6, r7, d0
 800b66a:	2200      	movs	r2, #0
 800b66c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b670:	4630      	mov	r0, r6
 800b672:	4639      	mov	r1, r7
 800b674:	f7f5 fa3c 	bl	8000af0 <__aeabi_dcmple>
 800b678:	2800      	cmp	r0, #0
 800b67a:	d06f      	beq.n	800b75c <_strtod_l+0xa34>
 800b67c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d17a      	bne.n	800b778 <_strtod_l+0xa50>
 800b682:	f1ba 0f00 	cmp.w	sl, #0
 800b686:	d158      	bne.n	800b73a <_strtod_l+0xa12>
 800b688:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b68a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d15a      	bne.n	800b748 <_strtod_l+0xa20>
 800b692:	4b64      	ldr	r3, [pc, #400]	@ (800b824 <_strtod_l+0xafc>)
 800b694:	2200      	movs	r2, #0
 800b696:	4630      	mov	r0, r6
 800b698:	4639      	mov	r1, r7
 800b69a:	f7f5 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800b69e:	2800      	cmp	r0, #0
 800b6a0:	d159      	bne.n	800b756 <_strtod_l+0xa2e>
 800b6a2:	4630      	mov	r0, r6
 800b6a4:	4639      	mov	r1, r7
 800b6a6:	4b60      	ldr	r3, [pc, #384]	@ (800b828 <_strtod_l+0xb00>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	f7f4 ffa5 	bl	80005f8 <__aeabi_dmul>
 800b6ae:	4606      	mov	r6, r0
 800b6b0:	460f      	mov	r7, r1
 800b6b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b6b6:	9606      	str	r6, [sp, #24]
 800b6b8:	9307      	str	r3, [sp, #28]
 800b6ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6be:	4d57      	ldr	r5, [pc, #348]	@ (800b81c <_strtod_l+0xaf4>)
 800b6c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b6c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6c6:	401d      	ands	r5, r3
 800b6c8:	4b58      	ldr	r3, [pc, #352]	@ (800b82c <_strtod_l+0xb04>)
 800b6ca:	429d      	cmp	r5, r3
 800b6cc:	f040 80b2 	bne.w	800b834 <_strtod_l+0xb0c>
 800b6d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b6d6:	ec4b ab10 	vmov	d0, sl, fp
 800b6da:	f7ff f9c9 	bl	800aa70 <__ulp>
 800b6de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6e2:	ec51 0b10 	vmov	r0, r1, d0
 800b6e6:	f7f4 ff87 	bl	80005f8 <__aeabi_dmul>
 800b6ea:	4652      	mov	r2, sl
 800b6ec:	465b      	mov	r3, fp
 800b6ee:	f7f4 fdcd 	bl	800028c <__adddf3>
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4949      	ldr	r1, [pc, #292]	@ (800b81c <_strtod_l+0xaf4>)
 800b6f6:	4a4e      	ldr	r2, [pc, #312]	@ (800b830 <_strtod_l+0xb08>)
 800b6f8:	4019      	ands	r1, r3
 800b6fa:	4291      	cmp	r1, r2
 800b6fc:	4682      	mov	sl, r0
 800b6fe:	d942      	bls.n	800b786 <_strtod_l+0xa5e>
 800b700:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b702:	4b47      	ldr	r3, [pc, #284]	@ (800b820 <_strtod_l+0xaf8>)
 800b704:	429a      	cmp	r2, r3
 800b706:	d103      	bne.n	800b710 <_strtod_l+0x9e8>
 800b708:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b70a:	3301      	adds	r3, #1
 800b70c:	f43f ad2b 	beq.w	800b166 <_strtod_l+0x43e>
 800b710:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b820 <_strtod_l+0xaf8>
 800b714:	f04f 3aff 	mov.w	sl, #4294967295
 800b718:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b71a:	9805      	ldr	r0, [sp, #20]
 800b71c:	f7fe fe74 	bl	800a408 <_Bfree>
 800b720:	9805      	ldr	r0, [sp, #20]
 800b722:	4649      	mov	r1, r9
 800b724:	f7fe fe70 	bl	800a408 <_Bfree>
 800b728:	9805      	ldr	r0, [sp, #20]
 800b72a:	4641      	mov	r1, r8
 800b72c:	f7fe fe6c 	bl	800a408 <_Bfree>
 800b730:	9805      	ldr	r0, [sp, #20]
 800b732:	4621      	mov	r1, r4
 800b734:	f7fe fe68 	bl	800a408 <_Bfree>
 800b738:	e618      	b.n	800b36c <_strtod_l+0x644>
 800b73a:	f1ba 0f01 	cmp.w	sl, #1
 800b73e:	d103      	bne.n	800b748 <_strtod_l+0xa20>
 800b740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b742:	2b00      	cmp	r3, #0
 800b744:	f43f ada5 	beq.w	800b292 <_strtod_l+0x56a>
 800b748:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b7f8 <_strtod_l+0xad0>
 800b74c:	4f35      	ldr	r7, [pc, #212]	@ (800b824 <_strtod_l+0xafc>)
 800b74e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b752:	2600      	movs	r6, #0
 800b754:	e7b1      	b.n	800b6ba <_strtod_l+0x992>
 800b756:	4f34      	ldr	r7, [pc, #208]	@ (800b828 <_strtod_l+0xb00>)
 800b758:	2600      	movs	r6, #0
 800b75a:	e7aa      	b.n	800b6b2 <_strtod_l+0x98a>
 800b75c:	4b32      	ldr	r3, [pc, #200]	@ (800b828 <_strtod_l+0xb00>)
 800b75e:	4630      	mov	r0, r6
 800b760:	4639      	mov	r1, r7
 800b762:	2200      	movs	r2, #0
 800b764:	f7f4 ff48 	bl	80005f8 <__aeabi_dmul>
 800b768:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b76a:	4606      	mov	r6, r0
 800b76c:	460f      	mov	r7, r1
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d09f      	beq.n	800b6b2 <_strtod_l+0x98a>
 800b772:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b776:	e7a0      	b.n	800b6ba <_strtod_l+0x992>
 800b778:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b800 <_strtod_l+0xad8>
 800b77c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b780:	ec57 6b17 	vmov	r6, r7, d7
 800b784:	e799      	b.n	800b6ba <_strtod_l+0x992>
 800b786:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b78a:	9b08      	ldr	r3, [sp, #32]
 800b78c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b790:	2b00      	cmp	r3, #0
 800b792:	d1c1      	bne.n	800b718 <_strtod_l+0x9f0>
 800b794:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b798:	0d1b      	lsrs	r3, r3, #20
 800b79a:	051b      	lsls	r3, r3, #20
 800b79c:	429d      	cmp	r5, r3
 800b79e:	d1bb      	bne.n	800b718 <_strtod_l+0x9f0>
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	4639      	mov	r1, r7
 800b7a4:	f7f5 fa88 	bl	8000cb8 <__aeabi_d2lz>
 800b7a8:	f7f4 fef8 	bl	800059c <__aeabi_l2d>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	4639      	mov	r1, r7
 800b7b4:	f7f4 fd68 	bl	8000288 <__aeabi_dsub>
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	4602      	mov	r2, r0
 800b7bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b7c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b7c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7c6:	ea46 060a 	orr.w	r6, r6, sl
 800b7ca:	431e      	orrs	r6, r3
 800b7cc:	d06f      	beq.n	800b8ae <_strtod_l+0xb86>
 800b7ce:	a30e      	add	r3, pc, #56	@ (adr r3, 800b808 <_strtod_l+0xae0>)
 800b7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d4:	f7f5 f982 	bl	8000adc <__aeabi_dcmplt>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	f47f accf 	bne.w	800b17c <_strtod_l+0x454>
 800b7de:	a30c      	add	r3, pc, #48	@ (adr r3, 800b810 <_strtod_l+0xae8>)
 800b7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7e8:	f7f5 f996 	bl	8000b18 <__aeabi_dcmpgt>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d093      	beq.n	800b718 <_strtod_l+0x9f0>
 800b7f0:	e4c4      	b.n	800b17c <_strtod_l+0x454>
 800b7f2:	bf00      	nop
 800b7f4:	f3af 8000 	nop.w
 800b7f8:	00000000 	.word	0x00000000
 800b7fc:	bff00000 	.word	0xbff00000
 800b800:	00000000 	.word	0x00000000
 800b804:	3ff00000 	.word	0x3ff00000
 800b808:	94a03595 	.word	0x94a03595
 800b80c:	3fdfffff 	.word	0x3fdfffff
 800b810:	35afe535 	.word	0x35afe535
 800b814:	3fe00000 	.word	0x3fe00000
 800b818:	000fffff 	.word	0x000fffff
 800b81c:	7ff00000 	.word	0x7ff00000
 800b820:	7fefffff 	.word	0x7fefffff
 800b824:	3ff00000 	.word	0x3ff00000
 800b828:	3fe00000 	.word	0x3fe00000
 800b82c:	7fe00000 	.word	0x7fe00000
 800b830:	7c9fffff 	.word	0x7c9fffff
 800b834:	9b08      	ldr	r3, [sp, #32]
 800b836:	b323      	cbz	r3, 800b882 <_strtod_l+0xb5a>
 800b838:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b83c:	d821      	bhi.n	800b882 <_strtod_l+0xb5a>
 800b83e:	a328      	add	r3, pc, #160	@ (adr r3, 800b8e0 <_strtod_l+0xbb8>)
 800b840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b844:	4630      	mov	r0, r6
 800b846:	4639      	mov	r1, r7
 800b848:	f7f5 f952 	bl	8000af0 <__aeabi_dcmple>
 800b84c:	b1a0      	cbz	r0, 800b878 <_strtod_l+0xb50>
 800b84e:	4639      	mov	r1, r7
 800b850:	4630      	mov	r0, r6
 800b852:	f7f5 f9a9 	bl	8000ba8 <__aeabi_d2uiz>
 800b856:	2801      	cmp	r0, #1
 800b858:	bf38      	it	cc
 800b85a:	2001      	movcc	r0, #1
 800b85c:	f7f4 fe52 	bl	8000504 <__aeabi_ui2d>
 800b860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b862:	4606      	mov	r6, r0
 800b864:	460f      	mov	r7, r1
 800b866:	b9fb      	cbnz	r3, 800b8a8 <_strtod_l+0xb80>
 800b868:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b86c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b86e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b870:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b874:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b878:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b87a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b87e:	1b5b      	subs	r3, r3, r5
 800b880:	9311      	str	r3, [sp, #68]	@ 0x44
 800b882:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b886:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b88a:	f7ff f8f1 	bl	800aa70 <__ulp>
 800b88e:	4650      	mov	r0, sl
 800b890:	ec53 2b10 	vmov	r2, r3, d0
 800b894:	4659      	mov	r1, fp
 800b896:	f7f4 feaf 	bl	80005f8 <__aeabi_dmul>
 800b89a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b89e:	f7f4 fcf5 	bl	800028c <__adddf3>
 800b8a2:	4682      	mov	sl, r0
 800b8a4:	468b      	mov	fp, r1
 800b8a6:	e770      	b.n	800b78a <_strtod_l+0xa62>
 800b8a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b8ac:	e7e0      	b.n	800b870 <_strtod_l+0xb48>
 800b8ae:	a30e      	add	r3, pc, #56	@ (adr r3, 800b8e8 <_strtod_l+0xbc0>)
 800b8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b4:	f7f5 f912 	bl	8000adc <__aeabi_dcmplt>
 800b8b8:	e798      	b.n	800b7ec <_strtod_l+0xac4>
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b8c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8c2:	6013      	str	r3, [r2, #0]
 800b8c4:	f7ff ba6d 	b.w	800ada2 <_strtod_l+0x7a>
 800b8c8:	2a65      	cmp	r2, #101	@ 0x65
 800b8ca:	f43f ab66 	beq.w	800af9a <_strtod_l+0x272>
 800b8ce:	2a45      	cmp	r2, #69	@ 0x45
 800b8d0:	f43f ab63 	beq.w	800af9a <_strtod_l+0x272>
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	f7ff bb9e 	b.w	800b016 <_strtod_l+0x2ee>
 800b8da:	bf00      	nop
 800b8dc:	f3af 8000 	nop.w
 800b8e0:	ffc00000 	.word	0xffc00000
 800b8e4:	41dfffff 	.word	0x41dfffff
 800b8e8:	94a03595 	.word	0x94a03595
 800b8ec:	3fcfffff 	.word	0x3fcfffff

0800b8f0 <_strtod_r>:
 800b8f0:	4b01      	ldr	r3, [pc, #4]	@ (800b8f8 <_strtod_r+0x8>)
 800b8f2:	f7ff ba19 	b.w	800ad28 <_strtod_l>
 800b8f6:	bf00      	nop
 800b8f8:	200000b0 	.word	0x200000b0

0800b8fc <_strtol_l.constprop.0>:
 800b8fc:	2b24      	cmp	r3, #36	@ 0x24
 800b8fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b902:	4686      	mov	lr, r0
 800b904:	4690      	mov	r8, r2
 800b906:	d801      	bhi.n	800b90c <_strtol_l.constprop.0+0x10>
 800b908:	2b01      	cmp	r3, #1
 800b90a:	d106      	bne.n	800b91a <_strtol_l.constprop.0+0x1e>
 800b90c:	f7fd fd90 	bl	8009430 <__errno>
 800b910:	2316      	movs	r3, #22
 800b912:	6003      	str	r3, [r0, #0]
 800b914:	2000      	movs	r0, #0
 800b916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b91a:	4834      	ldr	r0, [pc, #208]	@ (800b9ec <_strtol_l.constprop.0+0xf0>)
 800b91c:	460d      	mov	r5, r1
 800b91e:	462a      	mov	r2, r5
 800b920:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b924:	5d06      	ldrb	r6, [r0, r4]
 800b926:	f016 0608 	ands.w	r6, r6, #8
 800b92a:	d1f8      	bne.n	800b91e <_strtol_l.constprop.0+0x22>
 800b92c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b92e:	d12d      	bne.n	800b98c <_strtol_l.constprop.0+0x90>
 800b930:	782c      	ldrb	r4, [r5, #0]
 800b932:	2601      	movs	r6, #1
 800b934:	1c95      	adds	r5, r2, #2
 800b936:	f033 0210 	bics.w	r2, r3, #16
 800b93a:	d109      	bne.n	800b950 <_strtol_l.constprop.0+0x54>
 800b93c:	2c30      	cmp	r4, #48	@ 0x30
 800b93e:	d12a      	bne.n	800b996 <_strtol_l.constprop.0+0x9a>
 800b940:	782a      	ldrb	r2, [r5, #0]
 800b942:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b946:	2a58      	cmp	r2, #88	@ 0x58
 800b948:	d125      	bne.n	800b996 <_strtol_l.constprop.0+0x9a>
 800b94a:	786c      	ldrb	r4, [r5, #1]
 800b94c:	2310      	movs	r3, #16
 800b94e:	3502      	adds	r5, #2
 800b950:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b954:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b958:	2200      	movs	r2, #0
 800b95a:	fbbc f9f3 	udiv	r9, ip, r3
 800b95e:	4610      	mov	r0, r2
 800b960:	fb03 ca19 	mls	sl, r3, r9, ip
 800b964:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b968:	2f09      	cmp	r7, #9
 800b96a:	d81b      	bhi.n	800b9a4 <_strtol_l.constprop.0+0xa8>
 800b96c:	463c      	mov	r4, r7
 800b96e:	42a3      	cmp	r3, r4
 800b970:	dd27      	ble.n	800b9c2 <_strtol_l.constprop.0+0xc6>
 800b972:	1c57      	adds	r7, r2, #1
 800b974:	d007      	beq.n	800b986 <_strtol_l.constprop.0+0x8a>
 800b976:	4581      	cmp	r9, r0
 800b978:	d320      	bcc.n	800b9bc <_strtol_l.constprop.0+0xc0>
 800b97a:	d101      	bne.n	800b980 <_strtol_l.constprop.0+0x84>
 800b97c:	45a2      	cmp	sl, r4
 800b97e:	db1d      	blt.n	800b9bc <_strtol_l.constprop.0+0xc0>
 800b980:	fb00 4003 	mla	r0, r0, r3, r4
 800b984:	2201      	movs	r2, #1
 800b986:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b98a:	e7eb      	b.n	800b964 <_strtol_l.constprop.0+0x68>
 800b98c:	2c2b      	cmp	r4, #43	@ 0x2b
 800b98e:	bf04      	itt	eq
 800b990:	782c      	ldrbeq	r4, [r5, #0]
 800b992:	1c95      	addeq	r5, r2, #2
 800b994:	e7cf      	b.n	800b936 <_strtol_l.constprop.0+0x3a>
 800b996:	2b00      	cmp	r3, #0
 800b998:	d1da      	bne.n	800b950 <_strtol_l.constprop.0+0x54>
 800b99a:	2c30      	cmp	r4, #48	@ 0x30
 800b99c:	bf0c      	ite	eq
 800b99e:	2308      	moveq	r3, #8
 800b9a0:	230a      	movne	r3, #10
 800b9a2:	e7d5      	b.n	800b950 <_strtol_l.constprop.0+0x54>
 800b9a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b9a8:	2f19      	cmp	r7, #25
 800b9aa:	d801      	bhi.n	800b9b0 <_strtol_l.constprop.0+0xb4>
 800b9ac:	3c37      	subs	r4, #55	@ 0x37
 800b9ae:	e7de      	b.n	800b96e <_strtol_l.constprop.0+0x72>
 800b9b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b9b4:	2f19      	cmp	r7, #25
 800b9b6:	d804      	bhi.n	800b9c2 <_strtol_l.constprop.0+0xc6>
 800b9b8:	3c57      	subs	r4, #87	@ 0x57
 800b9ba:	e7d8      	b.n	800b96e <_strtol_l.constprop.0+0x72>
 800b9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c0:	e7e1      	b.n	800b986 <_strtol_l.constprop.0+0x8a>
 800b9c2:	1c53      	adds	r3, r2, #1
 800b9c4:	d108      	bne.n	800b9d8 <_strtol_l.constprop.0+0xdc>
 800b9c6:	2322      	movs	r3, #34	@ 0x22
 800b9c8:	f8ce 3000 	str.w	r3, [lr]
 800b9cc:	4660      	mov	r0, ip
 800b9ce:	f1b8 0f00 	cmp.w	r8, #0
 800b9d2:	d0a0      	beq.n	800b916 <_strtol_l.constprop.0+0x1a>
 800b9d4:	1e69      	subs	r1, r5, #1
 800b9d6:	e006      	b.n	800b9e6 <_strtol_l.constprop.0+0xea>
 800b9d8:	b106      	cbz	r6, 800b9dc <_strtol_l.constprop.0+0xe0>
 800b9da:	4240      	negs	r0, r0
 800b9dc:	f1b8 0f00 	cmp.w	r8, #0
 800b9e0:	d099      	beq.n	800b916 <_strtol_l.constprop.0+0x1a>
 800b9e2:	2a00      	cmp	r2, #0
 800b9e4:	d1f6      	bne.n	800b9d4 <_strtol_l.constprop.0+0xd8>
 800b9e6:	f8c8 1000 	str.w	r1, [r8]
 800b9ea:	e794      	b.n	800b916 <_strtol_l.constprop.0+0x1a>
 800b9ec:	0800d659 	.word	0x0800d659

0800b9f0 <_strtol_r>:
 800b9f0:	f7ff bf84 	b.w	800b8fc <_strtol_l.constprop.0>

0800b9f4 <__ssputs_r>:
 800b9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f8:	688e      	ldr	r6, [r1, #8]
 800b9fa:	461f      	mov	r7, r3
 800b9fc:	42be      	cmp	r6, r7
 800b9fe:	680b      	ldr	r3, [r1, #0]
 800ba00:	4682      	mov	sl, r0
 800ba02:	460c      	mov	r4, r1
 800ba04:	4690      	mov	r8, r2
 800ba06:	d82d      	bhi.n	800ba64 <__ssputs_r+0x70>
 800ba08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ba10:	d026      	beq.n	800ba60 <__ssputs_r+0x6c>
 800ba12:	6965      	ldr	r5, [r4, #20]
 800ba14:	6909      	ldr	r1, [r1, #16]
 800ba16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba1a:	eba3 0901 	sub.w	r9, r3, r1
 800ba1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba22:	1c7b      	adds	r3, r7, #1
 800ba24:	444b      	add	r3, r9
 800ba26:	106d      	asrs	r5, r5, #1
 800ba28:	429d      	cmp	r5, r3
 800ba2a:	bf38      	it	cc
 800ba2c:	461d      	movcc	r5, r3
 800ba2e:	0553      	lsls	r3, r2, #21
 800ba30:	d527      	bpl.n	800ba82 <__ssputs_r+0x8e>
 800ba32:	4629      	mov	r1, r5
 800ba34:	f7fe fc1c 	bl	800a270 <_malloc_r>
 800ba38:	4606      	mov	r6, r0
 800ba3a:	b360      	cbz	r0, 800ba96 <__ssputs_r+0xa2>
 800ba3c:	6921      	ldr	r1, [r4, #16]
 800ba3e:	464a      	mov	r2, r9
 800ba40:	f7fd fd23 	bl	800948a <memcpy>
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ba4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	6126      	str	r6, [r4, #16]
 800ba52:	6165      	str	r5, [r4, #20]
 800ba54:	444e      	add	r6, r9
 800ba56:	eba5 0509 	sub.w	r5, r5, r9
 800ba5a:	6026      	str	r6, [r4, #0]
 800ba5c:	60a5      	str	r5, [r4, #8]
 800ba5e:	463e      	mov	r6, r7
 800ba60:	42be      	cmp	r6, r7
 800ba62:	d900      	bls.n	800ba66 <__ssputs_r+0x72>
 800ba64:	463e      	mov	r6, r7
 800ba66:	6820      	ldr	r0, [r4, #0]
 800ba68:	4632      	mov	r2, r6
 800ba6a:	4641      	mov	r1, r8
 800ba6c:	f000 fb7c 	bl	800c168 <memmove>
 800ba70:	68a3      	ldr	r3, [r4, #8]
 800ba72:	1b9b      	subs	r3, r3, r6
 800ba74:	60a3      	str	r3, [r4, #8]
 800ba76:	6823      	ldr	r3, [r4, #0]
 800ba78:	4433      	add	r3, r6
 800ba7a:	6023      	str	r3, [r4, #0]
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba82:	462a      	mov	r2, r5
 800ba84:	f000 ff29 	bl	800c8da <_realloc_r>
 800ba88:	4606      	mov	r6, r0
 800ba8a:	2800      	cmp	r0, #0
 800ba8c:	d1e0      	bne.n	800ba50 <__ssputs_r+0x5c>
 800ba8e:	6921      	ldr	r1, [r4, #16]
 800ba90:	4650      	mov	r0, sl
 800ba92:	f7fe fb79 	bl	800a188 <_free_r>
 800ba96:	230c      	movs	r3, #12
 800ba98:	f8ca 3000 	str.w	r3, [sl]
 800ba9c:	89a3      	ldrh	r3, [r4, #12]
 800ba9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baa2:	81a3      	strh	r3, [r4, #12]
 800baa4:	f04f 30ff 	mov.w	r0, #4294967295
 800baa8:	e7e9      	b.n	800ba7e <__ssputs_r+0x8a>
	...

0800baac <_svfiprintf_r>:
 800baac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab0:	4698      	mov	r8, r3
 800bab2:	898b      	ldrh	r3, [r1, #12]
 800bab4:	061b      	lsls	r3, r3, #24
 800bab6:	b09d      	sub	sp, #116	@ 0x74
 800bab8:	4607      	mov	r7, r0
 800baba:	460d      	mov	r5, r1
 800babc:	4614      	mov	r4, r2
 800babe:	d510      	bpl.n	800bae2 <_svfiprintf_r+0x36>
 800bac0:	690b      	ldr	r3, [r1, #16]
 800bac2:	b973      	cbnz	r3, 800bae2 <_svfiprintf_r+0x36>
 800bac4:	2140      	movs	r1, #64	@ 0x40
 800bac6:	f7fe fbd3 	bl	800a270 <_malloc_r>
 800baca:	6028      	str	r0, [r5, #0]
 800bacc:	6128      	str	r0, [r5, #16]
 800bace:	b930      	cbnz	r0, 800bade <_svfiprintf_r+0x32>
 800bad0:	230c      	movs	r3, #12
 800bad2:	603b      	str	r3, [r7, #0]
 800bad4:	f04f 30ff 	mov.w	r0, #4294967295
 800bad8:	b01d      	add	sp, #116	@ 0x74
 800bada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bade:	2340      	movs	r3, #64	@ 0x40
 800bae0:	616b      	str	r3, [r5, #20]
 800bae2:	2300      	movs	r3, #0
 800bae4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bae6:	2320      	movs	r3, #32
 800bae8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800baec:	f8cd 800c 	str.w	r8, [sp, #12]
 800baf0:	2330      	movs	r3, #48	@ 0x30
 800baf2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bc90 <_svfiprintf_r+0x1e4>
 800baf6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bafa:	f04f 0901 	mov.w	r9, #1
 800bafe:	4623      	mov	r3, r4
 800bb00:	469a      	mov	sl, r3
 800bb02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb06:	b10a      	cbz	r2, 800bb0c <_svfiprintf_r+0x60>
 800bb08:	2a25      	cmp	r2, #37	@ 0x25
 800bb0a:	d1f9      	bne.n	800bb00 <_svfiprintf_r+0x54>
 800bb0c:	ebba 0b04 	subs.w	fp, sl, r4
 800bb10:	d00b      	beq.n	800bb2a <_svfiprintf_r+0x7e>
 800bb12:	465b      	mov	r3, fp
 800bb14:	4622      	mov	r2, r4
 800bb16:	4629      	mov	r1, r5
 800bb18:	4638      	mov	r0, r7
 800bb1a:	f7ff ff6b 	bl	800b9f4 <__ssputs_r>
 800bb1e:	3001      	adds	r0, #1
 800bb20:	f000 80a7 	beq.w	800bc72 <_svfiprintf_r+0x1c6>
 800bb24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb26:	445a      	add	r2, fp
 800bb28:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb2a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 809f 	beq.w	800bc72 <_svfiprintf_r+0x1c6>
 800bb34:	2300      	movs	r3, #0
 800bb36:	f04f 32ff 	mov.w	r2, #4294967295
 800bb3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb3e:	f10a 0a01 	add.w	sl, sl, #1
 800bb42:	9304      	str	r3, [sp, #16]
 800bb44:	9307      	str	r3, [sp, #28]
 800bb46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb4a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb4c:	4654      	mov	r4, sl
 800bb4e:	2205      	movs	r2, #5
 800bb50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb54:	484e      	ldr	r0, [pc, #312]	@ (800bc90 <_svfiprintf_r+0x1e4>)
 800bb56:	f7f4 fb3b 	bl	80001d0 <memchr>
 800bb5a:	9a04      	ldr	r2, [sp, #16]
 800bb5c:	b9d8      	cbnz	r0, 800bb96 <_svfiprintf_r+0xea>
 800bb5e:	06d0      	lsls	r0, r2, #27
 800bb60:	bf44      	itt	mi
 800bb62:	2320      	movmi	r3, #32
 800bb64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb68:	0711      	lsls	r1, r2, #28
 800bb6a:	bf44      	itt	mi
 800bb6c:	232b      	movmi	r3, #43	@ 0x2b
 800bb6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb72:	f89a 3000 	ldrb.w	r3, [sl]
 800bb76:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb78:	d015      	beq.n	800bba6 <_svfiprintf_r+0xfa>
 800bb7a:	9a07      	ldr	r2, [sp, #28]
 800bb7c:	4654      	mov	r4, sl
 800bb7e:	2000      	movs	r0, #0
 800bb80:	f04f 0c0a 	mov.w	ip, #10
 800bb84:	4621      	mov	r1, r4
 800bb86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb8a:	3b30      	subs	r3, #48	@ 0x30
 800bb8c:	2b09      	cmp	r3, #9
 800bb8e:	d94b      	bls.n	800bc28 <_svfiprintf_r+0x17c>
 800bb90:	b1b0      	cbz	r0, 800bbc0 <_svfiprintf_r+0x114>
 800bb92:	9207      	str	r2, [sp, #28]
 800bb94:	e014      	b.n	800bbc0 <_svfiprintf_r+0x114>
 800bb96:	eba0 0308 	sub.w	r3, r0, r8
 800bb9a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	9304      	str	r3, [sp, #16]
 800bba2:	46a2      	mov	sl, r4
 800bba4:	e7d2      	b.n	800bb4c <_svfiprintf_r+0xa0>
 800bba6:	9b03      	ldr	r3, [sp, #12]
 800bba8:	1d19      	adds	r1, r3, #4
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	9103      	str	r1, [sp, #12]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	bfbb      	ittet	lt
 800bbb2:	425b      	neglt	r3, r3
 800bbb4:	f042 0202 	orrlt.w	r2, r2, #2
 800bbb8:	9307      	strge	r3, [sp, #28]
 800bbba:	9307      	strlt	r3, [sp, #28]
 800bbbc:	bfb8      	it	lt
 800bbbe:	9204      	strlt	r2, [sp, #16]
 800bbc0:	7823      	ldrb	r3, [r4, #0]
 800bbc2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbc4:	d10a      	bne.n	800bbdc <_svfiprintf_r+0x130>
 800bbc6:	7863      	ldrb	r3, [r4, #1]
 800bbc8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbca:	d132      	bne.n	800bc32 <_svfiprintf_r+0x186>
 800bbcc:	9b03      	ldr	r3, [sp, #12]
 800bbce:	1d1a      	adds	r2, r3, #4
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	9203      	str	r2, [sp, #12]
 800bbd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbd8:	3402      	adds	r4, #2
 800bbda:	9305      	str	r3, [sp, #20]
 800bbdc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bca0 <_svfiprintf_r+0x1f4>
 800bbe0:	7821      	ldrb	r1, [r4, #0]
 800bbe2:	2203      	movs	r2, #3
 800bbe4:	4650      	mov	r0, sl
 800bbe6:	f7f4 faf3 	bl	80001d0 <memchr>
 800bbea:	b138      	cbz	r0, 800bbfc <_svfiprintf_r+0x150>
 800bbec:	9b04      	ldr	r3, [sp, #16]
 800bbee:	eba0 000a 	sub.w	r0, r0, sl
 800bbf2:	2240      	movs	r2, #64	@ 0x40
 800bbf4:	4082      	lsls	r2, r0
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	3401      	adds	r4, #1
 800bbfa:	9304      	str	r3, [sp, #16]
 800bbfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc00:	4824      	ldr	r0, [pc, #144]	@ (800bc94 <_svfiprintf_r+0x1e8>)
 800bc02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc06:	2206      	movs	r2, #6
 800bc08:	f7f4 fae2 	bl	80001d0 <memchr>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	d036      	beq.n	800bc7e <_svfiprintf_r+0x1d2>
 800bc10:	4b21      	ldr	r3, [pc, #132]	@ (800bc98 <_svfiprintf_r+0x1ec>)
 800bc12:	bb1b      	cbnz	r3, 800bc5c <_svfiprintf_r+0x1b0>
 800bc14:	9b03      	ldr	r3, [sp, #12]
 800bc16:	3307      	adds	r3, #7
 800bc18:	f023 0307 	bic.w	r3, r3, #7
 800bc1c:	3308      	adds	r3, #8
 800bc1e:	9303      	str	r3, [sp, #12]
 800bc20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc22:	4433      	add	r3, r6
 800bc24:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc26:	e76a      	b.n	800bafe <_svfiprintf_r+0x52>
 800bc28:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc2c:	460c      	mov	r4, r1
 800bc2e:	2001      	movs	r0, #1
 800bc30:	e7a8      	b.n	800bb84 <_svfiprintf_r+0xd8>
 800bc32:	2300      	movs	r3, #0
 800bc34:	3401      	adds	r4, #1
 800bc36:	9305      	str	r3, [sp, #20]
 800bc38:	4619      	mov	r1, r3
 800bc3a:	f04f 0c0a 	mov.w	ip, #10
 800bc3e:	4620      	mov	r0, r4
 800bc40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc44:	3a30      	subs	r2, #48	@ 0x30
 800bc46:	2a09      	cmp	r2, #9
 800bc48:	d903      	bls.n	800bc52 <_svfiprintf_r+0x1a6>
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d0c6      	beq.n	800bbdc <_svfiprintf_r+0x130>
 800bc4e:	9105      	str	r1, [sp, #20]
 800bc50:	e7c4      	b.n	800bbdc <_svfiprintf_r+0x130>
 800bc52:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc56:	4604      	mov	r4, r0
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e7f0      	b.n	800bc3e <_svfiprintf_r+0x192>
 800bc5c:	ab03      	add	r3, sp, #12
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	462a      	mov	r2, r5
 800bc62:	4b0e      	ldr	r3, [pc, #56]	@ (800bc9c <_svfiprintf_r+0x1f0>)
 800bc64:	a904      	add	r1, sp, #16
 800bc66:	4638      	mov	r0, r7
 800bc68:	f7fc fabe 	bl	80081e8 <_printf_float>
 800bc6c:	1c42      	adds	r2, r0, #1
 800bc6e:	4606      	mov	r6, r0
 800bc70:	d1d6      	bne.n	800bc20 <_svfiprintf_r+0x174>
 800bc72:	89ab      	ldrh	r3, [r5, #12]
 800bc74:	065b      	lsls	r3, r3, #25
 800bc76:	f53f af2d 	bmi.w	800bad4 <_svfiprintf_r+0x28>
 800bc7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc7c:	e72c      	b.n	800bad8 <_svfiprintf_r+0x2c>
 800bc7e:	ab03      	add	r3, sp, #12
 800bc80:	9300      	str	r3, [sp, #0]
 800bc82:	462a      	mov	r2, r5
 800bc84:	4b05      	ldr	r3, [pc, #20]	@ (800bc9c <_svfiprintf_r+0x1f0>)
 800bc86:	a904      	add	r1, sp, #16
 800bc88:	4638      	mov	r0, r7
 800bc8a:	f7fc fd45 	bl	8008718 <_printf_i>
 800bc8e:	e7ed      	b.n	800bc6c <_svfiprintf_r+0x1c0>
 800bc90:	0800d759 	.word	0x0800d759
 800bc94:	0800d763 	.word	0x0800d763
 800bc98:	080081e9 	.word	0x080081e9
 800bc9c:	0800b9f5 	.word	0x0800b9f5
 800bca0:	0800d75f 	.word	0x0800d75f

0800bca4 <__sfputc_r>:
 800bca4:	6893      	ldr	r3, [r2, #8]
 800bca6:	3b01      	subs	r3, #1
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	b410      	push	{r4}
 800bcac:	6093      	str	r3, [r2, #8]
 800bcae:	da08      	bge.n	800bcc2 <__sfputc_r+0x1e>
 800bcb0:	6994      	ldr	r4, [r2, #24]
 800bcb2:	42a3      	cmp	r3, r4
 800bcb4:	db01      	blt.n	800bcba <__sfputc_r+0x16>
 800bcb6:	290a      	cmp	r1, #10
 800bcb8:	d103      	bne.n	800bcc2 <__sfputc_r+0x1e>
 800bcba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcbe:	f7fd ba28 	b.w	8009112 <__swbuf_r>
 800bcc2:	6813      	ldr	r3, [r2, #0]
 800bcc4:	1c58      	adds	r0, r3, #1
 800bcc6:	6010      	str	r0, [r2, #0]
 800bcc8:	7019      	strb	r1, [r3, #0]
 800bcca:	4608      	mov	r0, r1
 800bccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcd0:	4770      	bx	lr

0800bcd2 <__sfputs_r>:
 800bcd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcd4:	4606      	mov	r6, r0
 800bcd6:	460f      	mov	r7, r1
 800bcd8:	4614      	mov	r4, r2
 800bcda:	18d5      	adds	r5, r2, r3
 800bcdc:	42ac      	cmp	r4, r5
 800bcde:	d101      	bne.n	800bce4 <__sfputs_r+0x12>
 800bce0:	2000      	movs	r0, #0
 800bce2:	e007      	b.n	800bcf4 <__sfputs_r+0x22>
 800bce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bce8:	463a      	mov	r2, r7
 800bcea:	4630      	mov	r0, r6
 800bcec:	f7ff ffda 	bl	800bca4 <__sfputc_r>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	d1f3      	bne.n	800bcdc <__sfputs_r+0xa>
 800bcf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcf8 <_vfiprintf_r>:
 800bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcfc:	460d      	mov	r5, r1
 800bcfe:	b09d      	sub	sp, #116	@ 0x74
 800bd00:	4614      	mov	r4, r2
 800bd02:	4698      	mov	r8, r3
 800bd04:	4606      	mov	r6, r0
 800bd06:	b118      	cbz	r0, 800bd10 <_vfiprintf_r+0x18>
 800bd08:	6a03      	ldr	r3, [r0, #32]
 800bd0a:	b90b      	cbnz	r3, 800bd10 <_vfiprintf_r+0x18>
 800bd0c:	f7fd f8c4 	bl	8008e98 <__sinit>
 800bd10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd12:	07d9      	lsls	r1, r3, #31
 800bd14:	d405      	bmi.n	800bd22 <_vfiprintf_r+0x2a>
 800bd16:	89ab      	ldrh	r3, [r5, #12]
 800bd18:	059a      	lsls	r2, r3, #22
 800bd1a:	d402      	bmi.n	800bd22 <_vfiprintf_r+0x2a>
 800bd1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd1e:	f7fd fbb2 	bl	8009486 <__retarget_lock_acquire_recursive>
 800bd22:	89ab      	ldrh	r3, [r5, #12]
 800bd24:	071b      	lsls	r3, r3, #28
 800bd26:	d501      	bpl.n	800bd2c <_vfiprintf_r+0x34>
 800bd28:	692b      	ldr	r3, [r5, #16]
 800bd2a:	b99b      	cbnz	r3, 800bd54 <_vfiprintf_r+0x5c>
 800bd2c:	4629      	mov	r1, r5
 800bd2e:	4630      	mov	r0, r6
 800bd30:	f7fd fa2e 	bl	8009190 <__swsetup_r>
 800bd34:	b170      	cbz	r0, 800bd54 <_vfiprintf_r+0x5c>
 800bd36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd38:	07dc      	lsls	r4, r3, #31
 800bd3a:	d504      	bpl.n	800bd46 <_vfiprintf_r+0x4e>
 800bd3c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd40:	b01d      	add	sp, #116	@ 0x74
 800bd42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd46:	89ab      	ldrh	r3, [r5, #12]
 800bd48:	0598      	lsls	r0, r3, #22
 800bd4a:	d4f7      	bmi.n	800bd3c <_vfiprintf_r+0x44>
 800bd4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd4e:	f7fd fb9b 	bl	8009488 <__retarget_lock_release_recursive>
 800bd52:	e7f3      	b.n	800bd3c <_vfiprintf_r+0x44>
 800bd54:	2300      	movs	r3, #0
 800bd56:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd58:	2320      	movs	r3, #32
 800bd5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd62:	2330      	movs	r3, #48	@ 0x30
 800bd64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf14 <_vfiprintf_r+0x21c>
 800bd68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd6c:	f04f 0901 	mov.w	r9, #1
 800bd70:	4623      	mov	r3, r4
 800bd72:	469a      	mov	sl, r3
 800bd74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd78:	b10a      	cbz	r2, 800bd7e <_vfiprintf_r+0x86>
 800bd7a:	2a25      	cmp	r2, #37	@ 0x25
 800bd7c:	d1f9      	bne.n	800bd72 <_vfiprintf_r+0x7a>
 800bd7e:	ebba 0b04 	subs.w	fp, sl, r4
 800bd82:	d00b      	beq.n	800bd9c <_vfiprintf_r+0xa4>
 800bd84:	465b      	mov	r3, fp
 800bd86:	4622      	mov	r2, r4
 800bd88:	4629      	mov	r1, r5
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f7ff ffa1 	bl	800bcd2 <__sfputs_r>
 800bd90:	3001      	adds	r0, #1
 800bd92:	f000 80a7 	beq.w	800bee4 <_vfiprintf_r+0x1ec>
 800bd96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd98:	445a      	add	r2, fp
 800bd9a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd9c:	f89a 3000 	ldrb.w	r3, [sl]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f000 809f 	beq.w	800bee4 <_vfiprintf_r+0x1ec>
 800bda6:	2300      	movs	r3, #0
 800bda8:	f04f 32ff 	mov.w	r2, #4294967295
 800bdac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdb0:	f10a 0a01 	add.w	sl, sl, #1
 800bdb4:	9304      	str	r3, [sp, #16]
 800bdb6:	9307      	str	r3, [sp, #28]
 800bdb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bdbc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdbe:	4654      	mov	r4, sl
 800bdc0:	2205      	movs	r2, #5
 800bdc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdc6:	4853      	ldr	r0, [pc, #332]	@ (800bf14 <_vfiprintf_r+0x21c>)
 800bdc8:	f7f4 fa02 	bl	80001d0 <memchr>
 800bdcc:	9a04      	ldr	r2, [sp, #16]
 800bdce:	b9d8      	cbnz	r0, 800be08 <_vfiprintf_r+0x110>
 800bdd0:	06d1      	lsls	r1, r2, #27
 800bdd2:	bf44      	itt	mi
 800bdd4:	2320      	movmi	r3, #32
 800bdd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdda:	0713      	lsls	r3, r2, #28
 800bddc:	bf44      	itt	mi
 800bdde:	232b      	movmi	r3, #43	@ 0x2b
 800bde0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bde4:	f89a 3000 	ldrb.w	r3, [sl]
 800bde8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdea:	d015      	beq.n	800be18 <_vfiprintf_r+0x120>
 800bdec:	9a07      	ldr	r2, [sp, #28]
 800bdee:	4654      	mov	r4, sl
 800bdf0:	2000      	movs	r0, #0
 800bdf2:	f04f 0c0a 	mov.w	ip, #10
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdfc:	3b30      	subs	r3, #48	@ 0x30
 800bdfe:	2b09      	cmp	r3, #9
 800be00:	d94b      	bls.n	800be9a <_vfiprintf_r+0x1a2>
 800be02:	b1b0      	cbz	r0, 800be32 <_vfiprintf_r+0x13a>
 800be04:	9207      	str	r2, [sp, #28]
 800be06:	e014      	b.n	800be32 <_vfiprintf_r+0x13a>
 800be08:	eba0 0308 	sub.w	r3, r0, r8
 800be0c:	fa09 f303 	lsl.w	r3, r9, r3
 800be10:	4313      	orrs	r3, r2
 800be12:	9304      	str	r3, [sp, #16]
 800be14:	46a2      	mov	sl, r4
 800be16:	e7d2      	b.n	800bdbe <_vfiprintf_r+0xc6>
 800be18:	9b03      	ldr	r3, [sp, #12]
 800be1a:	1d19      	adds	r1, r3, #4
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	9103      	str	r1, [sp, #12]
 800be20:	2b00      	cmp	r3, #0
 800be22:	bfbb      	ittet	lt
 800be24:	425b      	neglt	r3, r3
 800be26:	f042 0202 	orrlt.w	r2, r2, #2
 800be2a:	9307      	strge	r3, [sp, #28]
 800be2c:	9307      	strlt	r3, [sp, #28]
 800be2e:	bfb8      	it	lt
 800be30:	9204      	strlt	r2, [sp, #16]
 800be32:	7823      	ldrb	r3, [r4, #0]
 800be34:	2b2e      	cmp	r3, #46	@ 0x2e
 800be36:	d10a      	bne.n	800be4e <_vfiprintf_r+0x156>
 800be38:	7863      	ldrb	r3, [r4, #1]
 800be3a:	2b2a      	cmp	r3, #42	@ 0x2a
 800be3c:	d132      	bne.n	800bea4 <_vfiprintf_r+0x1ac>
 800be3e:	9b03      	ldr	r3, [sp, #12]
 800be40:	1d1a      	adds	r2, r3, #4
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	9203      	str	r2, [sp, #12]
 800be46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be4a:	3402      	adds	r4, #2
 800be4c:	9305      	str	r3, [sp, #20]
 800be4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf24 <_vfiprintf_r+0x22c>
 800be52:	7821      	ldrb	r1, [r4, #0]
 800be54:	2203      	movs	r2, #3
 800be56:	4650      	mov	r0, sl
 800be58:	f7f4 f9ba 	bl	80001d0 <memchr>
 800be5c:	b138      	cbz	r0, 800be6e <_vfiprintf_r+0x176>
 800be5e:	9b04      	ldr	r3, [sp, #16]
 800be60:	eba0 000a 	sub.w	r0, r0, sl
 800be64:	2240      	movs	r2, #64	@ 0x40
 800be66:	4082      	lsls	r2, r0
 800be68:	4313      	orrs	r3, r2
 800be6a:	3401      	adds	r4, #1
 800be6c:	9304      	str	r3, [sp, #16]
 800be6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be72:	4829      	ldr	r0, [pc, #164]	@ (800bf18 <_vfiprintf_r+0x220>)
 800be74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be78:	2206      	movs	r2, #6
 800be7a:	f7f4 f9a9 	bl	80001d0 <memchr>
 800be7e:	2800      	cmp	r0, #0
 800be80:	d03f      	beq.n	800bf02 <_vfiprintf_r+0x20a>
 800be82:	4b26      	ldr	r3, [pc, #152]	@ (800bf1c <_vfiprintf_r+0x224>)
 800be84:	bb1b      	cbnz	r3, 800bece <_vfiprintf_r+0x1d6>
 800be86:	9b03      	ldr	r3, [sp, #12]
 800be88:	3307      	adds	r3, #7
 800be8a:	f023 0307 	bic.w	r3, r3, #7
 800be8e:	3308      	adds	r3, #8
 800be90:	9303      	str	r3, [sp, #12]
 800be92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be94:	443b      	add	r3, r7
 800be96:	9309      	str	r3, [sp, #36]	@ 0x24
 800be98:	e76a      	b.n	800bd70 <_vfiprintf_r+0x78>
 800be9a:	fb0c 3202 	mla	r2, ip, r2, r3
 800be9e:	460c      	mov	r4, r1
 800bea0:	2001      	movs	r0, #1
 800bea2:	e7a8      	b.n	800bdf6 <_vfiprintf_r+0xfe>
 800bea4:	2300      	movs	r3, #0
 800bea6:	3401      	adds	r4, #1
 800bea8:	9305      	str	r3, [sp, #20]
 800beaa:	4619      	mov	r1, r3
 800beac:	f04f 0c0a 	mov.w	ip, #10
 800beb0:	4620      	mov	r0, r4
 800beb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beb6:	3a30      	subs	r2, #48	@ 0x30
 800beb8:	2a09      	cmp	r2, #9
 800beba:	d903      	bls.n	800bec4 <_vfiprintf_r+0x1cc>
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d0c6      	beq.n	800be4e <_vfiprintf_r+0x156>
 800bec0:	9105      	str	r1, [sp, #20]
 800bec2:	e7c4      	b.n	800be4e <_vfiprintf_r+0x156>
 800bec4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bec8:	4604      	mov	r4, r0
 800beca:	2301      	movs	r3, #1
 800becc:	e7f0      	b.n	800beb0 <_vfiprintf_r+0x1b8>
 800bece:	ab03      	add	r3, sp, #12
 800bed0:	9300      	str	r3, [sp, #0]
 800bed2:	462a      	mov	r2, r5
 800bed4:	4b12      	ldr	r3, [pc, #72]	@ (800bf20 <_vfiprintf_r+0x228>)
 800bed6:	a904      	add	r1, sp, #16
 800bed8:	4630      	mov	r0, r6
 800beda:	f7fc f985 	bl	80081e8 <_printf_float>
 800bede:	4607      	mov	r7, r0
 800bee0:	1c78      	adds	r0, r7, #1
 800bee2:	d1d6      	bne.n	800be92 <_vfiprintf_r+0x19a>
 800bee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bee6:	07d9      	lsls	r1, r3, #31
 800bee8:	d405      	bmi.n	800bef6 <_vfiprintf_r+0x1fe>
 800beea:	89ab      	ldrh	r3, [r5, #12]
 800beec:	059a      	lsls	r2, r3, #22
 800beee:	d402      	bmi.n	800bef6 <_vfiprintf_r+0x1fe>
 800bef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bef2:	f7fd fac9 	bl	8009488 <__retarget_lock_release_recursive>
 800bef6:	89ab      	ldrh	r3, [r5, #12]
 800bef8:	065b      	lsls	r3, r3, #25
 800befa:	f53f af1f 	bmi.w	800bd3c <_vfiprintf_r+0x44>
 800befe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf00:	e71e      	b.n	800bd40 <_vfiprintf_r+0x48>
 800bf02:	ab03      	add	r3, sp, #12
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	462a      	mov	r2, r5
 800bf08:	4b05      	ldr	r3, [pc, #20]	@ (800bf20 <_vfiprintf_r+0x228>)
 800bf0a:	a904      	add	r1, sp, #16
 800bf0c:	4630      	mov	r0, r6
 800bf0e:	f7fc fc03 	bl	8008718 <_printf_i>
 800bf12:	e7e4      	b.n	800bede <_vfiprintf_r+0x1e6>
 800bf14:	0800d759 	.word	0x0800d759
 800bf18:	0800d763 	.word	0x0800d763
 800bf1c:	080081e9 	.word	0x080081e9
 800bf20:	0800bcd3 	.word	0x0800bcd3
 800bf24:	0800d75f 	.word	0x0800d75f

0800bf28 <__sflush_r>:
 800bf28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf30:	0716      	lsls	r6, r2, #28
 800bf32:	4605      	mov	r5, r0
 800bf34:	460c      	mov	r4, r1
 800bf36:	d454      	bmi.n	800bfe2 <__sflush_r+0xba>
 800bf38:	684b      	ldr	r3, [r1, #4]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	dc02      	bgt.n	800bf44 <__sflush_r+0x1c>
 800bf3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	dd48      	ble.n	800bfd6 <__sflush_r+0xae>
 800bf44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf46:	2e00      	cmp	r6, #0
 800bf48:	d045      	beq.n	800bfd6 <__sflush_r+0xae>
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf50:	682f      	ldr	r7, [r5, #0]
 800bf52:	6a21      	ldr	r1, [r4, #32]
 800bf54:	602b      	str	r3, [r5, #0]
 800bf56:	d030      	beq.n	800bfba <__sflush_r+0x92>
 800bf58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf5a:	89a3      	ldrh	r3, [r4, #12]
 800bf5c:	0759      	lsls	r1, r3, #29
 800bf5e:	d505      	bpl.n	800bf6c <__sflush_r+0x44>
 800bf60:	6863      	ldr	r3, [r4, #4]
 800bf62:	1ad2      	subs	r2, r2, r3
 800bf64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf66:	b10b      	cbz	r3, 800bf6c <__sflush_r+0x44>
 800bf68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf6a:	1ad2      	subs	r2, r2, r3
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf70:	6a21      	ldr	r1, [r4, #32]
 800bf72:	4628      	mov	r0, r5
 800bf74:	47b0      	blx	r6
 800bf76:	1c43      	adds	r3, r0, #1
 800bf78:	89a3      	ldrh	r3, [r4, #12]
 800bf7a:	d106      	bne.n	800bf8a <__sflush_r+0x62>
 800bf7c:	6829      	ldr	r1, [r5, #0]
 800bf7e:	291d      	cmp	r1, #29
 800bf80:	d82b      	bhi.n	800bfda <__sflush_r+0xb2>
 800bf82:	4a2a      	ldr	r2, [pc, #168]	@ (800c02c <__sflush_r+0x104>)
 800bf84:	410a      	asrs	r2, r1
 800bf86:	07d6      	lsls	r6, r2, #31
 800bf88:	d427      	bmi.n	800bfda <__sflush_r+0xb2>
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	6062      	str	r2, [r4, #4]
 800bf8e:	04d9      	lsls	r1, r3, #19
 800bf90:	6922      	ldr	r2, [r4, #16]
 800bf92:	6022      	str	r2, [r4, #0]
 800bf94:	d504      	bpl.n	800bfa0 <__sflush_r+0x78>
 800bf96:	1c42      	adds	r2, r0, #1
 800bf98:	d101      	bne.n	800bf9e <__sflush_r+0x76>
 800bf9a:	682b      	ldr	r3, [r5, #0]
 800bf9c:	b903      	cbnz	r3, 800bfa0 <__sflush_r+0x78>
 800bf9e:	6560      	str	r0, [r4, #84]	@ 0x54
 800bfa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bfa2:	602f      	str	r7, [r5, #0]
 800bfa4:	b1b9      	cbz	r1, 800bfd6 <__sflush_r+0xae>
 800bfa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfaa:	4299      	cmp	r1, r3
 800bfac:	d002      	beq.n	800bfb4 <__sflush_r+0x8c>
 800bfae:	4628      	mov	r0, r5
 800bfb0:	f7fe f8ea 	bl	800a188 <_free_r>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	6363      	str	r3, [r4, #52]	@ 0x34
 800bfb8:	e00d      	b.n	800bfd6 <__sflush_r+0xae>
 800bfba:	2301      	movs	r3, #1
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	47b0      	blx	r6
 800bfc0:	4602      	mov	r2, r0
 800bfc2:	1c50      	adds	r0, r2, #1
 800bfc4:	d1c9      	bne.n	800bf5a <__sflush_r+0x32>
 800bfc6:	682b      	ldr	r3, [r5, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d0c6      	beq.n	800bf5a <__sflush_r+0x32>
 800bfcc:	2b1d      	cmp	r3, #29
 800bfce:	d001      	beq.n	800bfd4 <__sflush_r+0xac>
 800bfd0:	2b16      	cmp	r3, #22
 800bfd2:	d11e      	bne.n	800c012 <__sflush_r+0xea>
 800bfd4:	602f      	str	r7, [r5, #0]
 800bfd6:	2000      	movs	r0, #0
 800bfd8:	e022      	b.n	800c020 <__sflush_r+0xf8>
 800bfda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfde:	b21b      	sxth	r3, r3
 800bfe0:	e01b      	b.n	800c01a <__sflush_r+0xf2>
 800bfe2:	690f      	ldr	r7, [r1, #16]
 800bfe4:	2f00      	cmp	r7, #0
 800bfe6:	d0f6      	beq.n	800bfd6 <__sflush_r+0xae>
 800bfe8:	0793      	lsls	r3, r2, #30
 800bfea:	680e      	ldr	r6, [r1, #0]
 800bfec:	bf08      	it	eq
 800bfee:	694b      	ldreq	r3, [r1, #20]
 800bff0:	600f      	str	r7, [r1, #0]
 800bff2:	bf18      	it	ne
 800bff4:	2300      	movne	r3, #0
 800bff6:	eba6 0807 	sub.w	r8, r6, r7
 800bffa:	608b      	str	r3, [r1, #8]
 800bffc:	f1b8 0f00 	cmp.w	r8, #0
 800c000:	dde9      	ble.n	800bfd6 <__sflush_r+0xae>
 800c002:	6a21      	ldr	r1, [r4, #32]
 800c004:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c006:	4643      	mov	r3, r8
 800c008:	463a      	mov	r2, r7
 800c00a:	4628      	mov	r0, r5
 800c00c:	47b0      	blx	r6
 800c00e:	2800      	cmp	r0, #0
 800c010:	dc08      	bgt.n	800c024 <__sflush_r+0xfc>
 800c012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c01a:	81a3      	strh	r3, [r4, #12]
 800c01c:	f04f 30ff 	mov.w	r0, #4294967295
 800c020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c024:	4407      	add	r7, r0
 800c026:	eba8 0800 	sub.w	r8, r8, r0
 800c02a:	e7e7      	b.n	800bffc <__sflush_r+0xd4>
 800c02c:	dfbffffe 	.word	0xdfbffffe

0800c030 <_fflush_r>:
 800c030:	b538      	push	{r3, r4, r5, lr}
 800c032:	690b      	ldr	r3, [r1, #16]
 800c034:	4605      	mov	r5, r0
 800c036:	460c      	mov	r4, r1
 800c038:	b913      	cbnz	r3, 800c040 <_fflush_r+0x10>
 800c03a:	2500      	movs	r5, #0
 800c03c:	4628      	mov	r0, r5
 800c03e:	bd38      	pop	{r3, r4, r5, pc}
 800c040:	b118      	cbz	r0, 800c04a <_fflush_r+0x1a>
 800c042:	6a03      	ldr	r3, [r0, #32]
 800c044:	b90b      	cbnz	r3, 800c04a <_fflush_r+0x1a>
 800c046:	f7fc ff27 	bl	8008e98 <__sinit>
 800c04a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d0f3      	beq.n	800c03a <_fflush_r+0xa>
 800c052:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c054:	07d0      	lsls	r0, r2, #31
 800c056:	d404      	bmi.n	800c062 <_fflush_r+0x32>
 800c058:	0599      	lsls	r1, r3, #22
 800c05a:	d402      	bmi.n	800c062 <_fflush_r+0x32>
 800c05c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c05e:	f7fd fa12 	bl	8009486 <__retarget_lock_acquire_recursive>
 800c062:	4628      	mov	r0, r5
 800c064:	4621      	mov	r1, r4
 800c066:	f7ff ff5f 	bl	800bf28 <__sflush_r>
 800c06a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c06c:	07da      	lsls	r2, r3, #31
 800c06e:	4605      	mov	r5, r0
 800c070:	d4e4      	bmi.n	800c03c <_fflush_r+0xc>
 800c072:	89a3      	ldrh	r3, [r4, #12]
 800c074:	059b      	lsls	r3, r3, #22
 800c076:	d4e1      	bmi.n	800c03c <_fflush_r+0xc>
 800c078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c07a:	f7fd fa05 	bl	8009488 <__retarget_lock_release_recursive>
 800c07e:	e7dd      	b.n	800c03c <_fflush_r+0xc>

0800c080 <fiprintf>:
 800c080:	b40e      	push	{r1, r2, r3}
 800c082:	b503      	push	{r0, r1, lr}
 800c084:	4601      	mov	r1, r0
 800c086:	ab03      	add	r3, sp, #12
 800c088:	4805      	ldr	r0, [pc, #20]	@ (800c0a0 <fiprintf+0x20>)
 800c08a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c08e:	6800      	ldr	r0, [r0, #0]
 800c090:	9301      	str	r3, [sp, #4]
 800c092:	f7ff fe31 	bl	800bcf8 <_vfiprintf_r>
 800c096:	b002      	add	sp, #8
 800c098:	f85d eb04 	ldr.w	lr, [sp], #4
 800c09c:	b003      	add	sp, #12
 800c09e:	4770      	bx	lr
 800c0a0:	20000060 	.word	0x20000060

0800c0a4 <__swhatbuf_r>:
 800c0a4:	b570      	push	{r4, r5, r6, lr}
 800c0a6:	460c      	mov	r4, r1
 800c0a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0ac:	2900      	cmp	r1, #0
 800c0ae:	b096      	sub	sp, #88	@ 0x58
 800c0b0:	4615      	mov	r5, r2
 800c0b2:	461e      	mov	r6, r3
 800c0b4:	da0d      	bge.n	800c0d2 <__swhatbuf_r+0x2e>
 800c0b6:	89a3      	ldrh	r3, [r4, #12]
 800c0b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c0bc:	f04f 0100 	mov.w	r1, #0
 800c0c0:	bf14      	ite	ne
 800c0c2:	2340      	movne	r3, #64	@ 0x40
 800c0c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	6031      	str	r1, [r6, #0]
 800c0cc:	602b      	str	r3, [r5, #0]
 800c0ce:	b016      	add	sp, #88	@ 0x58
 800c0d0:	bd70      	pop	{r4, r5, r6, pc}
 800c0d2:	466a      	mov	r2, sp
 800c0d4:	f000 f862 	bl	800c19c <_fstat_r>
 800c0d8:	2800      	cmp	r0, #0
 800c0da:	dbec      	blt.n	800c0b6 <__swhatbuf_r+0x12>
 800c0dc:	9901      	ldr	r1, [sp, #4]
 800c0de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c0e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c0e6:	4259      	negs	r1, r3
 800c0e8:	4159      	adcs	r1, r3
 800c0ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c0ee:	e7eb      	b.n	800c0c8 <__swhatbuf_r+0x24>

0800c0f0 <__smakebuf_r>:
 800c0f0:	898b      	ldrh	r3, [r1, #12]
 800c0f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c0f4:	079d      	lsls	r5, r3, #30
 800c0f6:	4606      	mov	r6, r0
 800c0f8:	460c      	mov	r4, r1
 800c0fa:	d507      	bpl.n	800c10c <__smakebuf_r+0x1c>
 800c0fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c100:	6023      	str	r3, [r4, #0]
 800c102:	6123      	str	r3, [r4, #16]
 800c104:	2301      	movs	r3, #1
 800c106:	6163      	str	r3, [r4, #20]
 800c108:	b003      	add	sp, #12
 800c10a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c10c:	ab01      	add	r3, sp, #4
 800c10e:	466a      	mov	r2, sp
 800c110:	f7ff ffc8 	bl	800c0a4 <__swhatbuf_r>
 800c114:	9f00      	ldr	r7, [sp, #0]
 800c116:	4605      	mov	r5, r0
 800c118:	4639      	mov	r1, r7
 800c11a:	4630      	mov	r0, r6
 800c11c:	f7fe f8a8 	bl	800a270 <_malloc_r>
 800c120:	b948      	cbnz	r0, 800c136 <__smakebuf_r+0x46>
 800c122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c126:	059a      	lsls	r2, r3, #22
 800c128:	d4ee      	bmi.n	800c108 <__smakebuf_r+0x18>
 800c12a:	f023 0303 	bic.w	r3, r3, #3
 800c12e:	f043 0302 	orr.w	r3, r3, #2
 800c132:	81a3      	strh	r3, [r4, #12]
 800c134:	e7e2      	b.n	800c0fc <__smakebuf_r+0xc>
 800c136:	89a3      	ldrh	r3, [r4, #12]
 800c138:	6020      	str	r0, [r4, #0]
 800c13a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c13e:	81a3      	strh	r3, [r4, #12]
 800c140:	9b01      	ldr	r3, [sp, #4]
 800c142:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c146:	b15b      	cbz	r3, 800c160 <__smakebuf_r+0x70>
 800c148:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c14c:	4630      	mov	r0, r6
 800c14e:	f000 f837 	bl	800c1c0 <_isatty_r>
 800c152:	b128      	cbz	r0, 800c160 <__smakebuf_r+0x70>
 800c154:	89a3      	ldrh	r3, [r4, #12]
 800c156:	f023 0303 	bic.w	r3, r3, #3
 800c15a:	f043 0301 	orr.w	r3, r3, #1
 800c15e:	81a3      	strh	r3, [r4, #12]
 800c160:	89a3      	ldrh	r3, [r4, #12]
 800c162:	431d      	orrs	r5, r3
 800c164:	81a5      	strh	r5, [r4, #12]
 800c166:	e7cf      	b.n	800c108 <__smakebuf_r+0x18>

0800c168 <memmove>:
 800c168:	4288      	cmp	r0, r1
 800c16a:	b510      	push	{r4, lr}
 800c16c:	eb01 0402 	add.w	r4, r1, r2
 800c170:	d902      	bls.n	800c178 <memmove+0x10>
 800c172:	4284      	cmp	r4, r0
 800c174:	4623      	mov	r3, r4
 800c176:	d807      	bhi.n	800c188 <memmove+0x20>
 800c178:	1e43      	subs	r3, r0, #1
 800c17a:	42a1      	cmp	r1, r4
 800c17c:	d008      	beq.n	800c190 <memmove+0x28>
 800c17e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c182:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c186:	e7f8      	b.n	800c17a <memmove+0x12>
 800c188:	4402      	add	r2, r0
 800c18a:	4601      	mov	r1, r0
 800c18c:	428a      	cmp	r2, r1
 800c18e:	d100      	bne.n	800c192 <memmove+0x2a>
 800c190:	bd10      	pop	{r4, pc}
 800c192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c19a:	e7f7      	b.n	800c18c <memmove+0x24>

0800c19c <_fstat_r>:
 800c19c:	b538      	push	{r3, r4, r5, lr}
 800c19e:	4d07      	ldr	r5, [pc, #28]	@ (800c1bc <_fstat_r+0x20>)
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	4604      	mov	r4, r0
 800c1a4:	4608      	mov	r0, r1
 800c1a6:	4611      	mov	r1, r2
 800c1a8:	602b      	str	r3, [r5, #0]
 800c1aa:	f7f5 f9ee 	bl	800158a <_fstat>
 800c1ae:	1c43      	adds	r3, r0, #1
 800c1b0:	d102      	bne.n	800c1b8 <_fstat_r+0x1c>
 800c1b2:	682b      	ldr	r3, [r5, #0]
 800c1b4:	b103      	cbz	r3, 800c1b8 <_fstat_r+0x1c>
 800c1b6:	6023      	str	r3, [r4, #0]
 800c1b8:	bd38      	pop	{r3, r4, r5, pc}
 800c1ba:	bf00      	nop
 800c1bc:	20000fc8 	.word	0x20000fc8

0800c1c0 <_isatty_r>:
 800c1c0:	b538      	push	{r3, r4, r5, lr}
 800c1c2:	4d06      	ldr	r5, [pc, #24]	@ (800c1dc <_isatty_r+0x1c>)
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	4608      	mov	r0, r1
 800c1ca:	602b      	str	r3, [r5, #0]
 800c1cc:	f7f5 f9ed 	bl	80015aa <_isatty>
 800c1d0:	1c43      	adds	r3, r0, #1
 800c1d2:	d102      	bne.n	800c1da <_isatty_r+0x1a>
 800c1d4:	682b      	ldr	r3, [r5, #0]
 800c1d6:	b103      	cbz	r3, 800c1da <_isatty_r+0x1a>
 800c1d8:	6023      	str	r3, [r4, #0]
 800c1da:	bd38      	pop	{r3, r4, r5, pc}
 800c1dc:	20000fc8 	.word	0x20000fc8

0800c1e0 <_sbrk_r>:
 800c1e0:	b538      	push	{r3, r4, r5, lr}
 800c1e2:	4d06      	ldr	r5, [pc, #24]	@ (800c1fc <_sbrk_r+0x1c>)
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	4604      	mov	r4, r0
 800c1e8:	4608      	mov	r0, r1
 800c1ea:	602b      	str	r3, [r5, #0]
 800c1ec:	f7f5 f9f6 	bl	80015dc <_sbrk>
 800c1f0:	1c43      	adds	r3, r0, #1
 800c1f2:	d102      	bne.n	800c1fa <_sbrk_r+0x1a>
 800c1f4:	682b      	ldr	r3, [r5, #0]
 800c1f6:	b103      	cbz	r3, 800c1fa <_sbrk_r+0x1a>
 800c1f8:	6023      	str	r3, [r4, #0]
 800c1fa:	bd38      	pop	{r3, r4, r5, pc}
 800c1fc:	20000fc8 	.word	0x20000fc8

0800c200 <nan>:
 800c200:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c208 <nan+0x8>
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	00000000 	.word	0x00000000
 800c20c:	7ff80000 	.word	0x7ff80000

0800c210 <abort>:
 800c210:	b508      	push	{r3, lr}
 800c212:	2006      	movs	r0, #6
 800c214:	f000 fbc4 	bl	800c9a0 <raise>
 800c218:	2001      	movs	r0, #1
 800c21a:	f7f5 f966 	bl	80014ea <_exit>

0800c21e <_calloc_r>:
 800c21e:	b570      	push	{r4, r5, r6, lr}
 800c220:	fba1 5402 	umull	r5, r4, r1, r2
 800c224:	b93c      	cbnz	r4, 800c236 <_calloc_r+0x18>
 800c226:	4629      	mov	r1, r5
 800c228:	f7fe f822 	bl	800a270 <_malloc_r>
 800c22c:	4606      	mov	r6, r0
 800c22e:	b928      	cbnz	r0, 800c23c <_calloc_r+0x1e>
 800c230:	2600      	movs	r6, #0
 800c232:	4630      	mov	r0, r6
 800c234:	bd70      	pop	{r4, r5, r6, pc}
 800c236:	220c      	movs	r2, #12
 800c238:	6002      	str	r2, [r0, #0]
 800c23a:	e7f9      	b.n	800c230 <_calloc_r+0x12>
 800c23c:	462a      	mov	r2, r5
 800c23e:	4621      	mov	r1, r4
 800c240:	f7fd f80c 	bl	800925c <memset>
 800c244:	e7f5      	b.n	800c232 <_calloc_r+0x14>

0800c246 <rshift>:
 800c246:	6903      	ldr	r3, [r0, #16]
 800c248:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c24c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c250:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c254:	f100 0414 	add.w	r4, r0, #20
 800c258:	dd45      	ble.n	800c2e6 <rshift+0xa0>
 800c25a:	f011 011f 	ands.w	r1, r1, #31
 800c25e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c262:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c266:	d10c      	bne.n	800c282 <rshift+0x3c>
 800c268:	f100 0710 	add.w	r7, r0, #16
 800c26c:	4629      	mov	r1, r5
 800c26e:	42b1      	cmp	r1, r6
 800c270:	d334      	bcc.n	800c2dc <rshift+0x96>
 800c272:	1a9b      	subs	r3, r3, r2
 800c274:	009b      	lsls	r3, r3, #2
 800c276:	1eea      	subs	r2, r5, #3
 800c278:	4296      	cmp	r6, r2
 800c27a:	bf38      	it	cc
 800c27c:	2300      	movcc	r3, #0
 800c27e:	4423      	add	r3, r4
 800c280:	e015      	b.n	800c2ae <rshift+0x68>
 800c282:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c286:	f1c1 0820 	rsb	r8, r1, #32
 800c28a:	40cf      	lsrs	r7, r1
 800c28c:	f105 0e04 	add.w	lr, r5, #4
 800c290:	46a1      	mov	r9, r4
 800c292:	4576      	cmp	r6, lr
 800c294:	46f4      	mov	ip, lr
 800c296:	d815      	bhi.n	800c2c4 <rshift+0x7e>
 800c298:	1a9a      	subs	r2, r3, r2
 800c29a:	0092      	lsls	r2, r2, #2
 800c29c:	3a04      	subs	r2, #4
 800c29e:	3501      	adds	r5, #1
 800c2a0:	42ae      	cmp	r6, r5
 800c2a2:	bf38      	it	cc
 800c2a4:	2200      	movcc	r2, #0
 800c2a6:	18a3      	adds	r3, r4, r2
 800c2a8:	50a7      	str	r7, [r4, r2]
 800c2aa:	b107      	cbz	r7, 800c2ae <rshift+0x68>
 800c2ac:	3304      	adds	r3, #4
 800c2ae:	1b1a      	subs	r2, r3, r4
 800c2b0:	42a3      	cmp	r3, r4
 800c2b2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c2b6:	bf08      	it	eq
 800c2b8:	2300      	moveq	r3, #0
 800c2ba:	6102      	str	r2, [r0, #16]
 800c2bc:	bf08      	it	eq
 800c2be:	6143      	streq	r3, [r0, #20]
 800c2c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2c4:	f8dc c000 	ldr.w	ip, [ip]
 800c2c8:	fa0c fc08 	lsl.w	ip, ip, r8
 800c2cc:	ea4c 0707 	orr.w	r7, ip, r7
 800c2d0:	f849 7b04 	str.w	r7, [r9], #4
 800c2d4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2d8:	40cf      	lsrs	r7, r1
 800c2da:	e7da      	b.n	800c292 <rshift+0x4c>
 800c2dc:	f851 cb04 	ldr.w	ip, [r1], #4
 800c2e0:	f847 cf04 	str.w	ip, [r7, #4]!
 800c2e4:	e7c3      	b.n	800c26e <rshift+0x28>
 800c2e6:	4623      	mov	r3, r4
 800c2e8:	e7e1      	b.n	800c2ae <rshift+0x68>

0800c2ea <__hexdig_fun>:
 800c2ea:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c2ee:	2b09      	cmp	r3, #9
 800c2f0:	d802      	bhi.n	800c2f8 <__hexdig_fun+0xe>
 800c2f2:	3820      	subs	r0, #32
 800c2f4:	b2c0      	uxtb	r0, r0
 800c2f6:	4770      	bx	lr
 800c2f8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c2fc:	2b05      	cmp	r3, #5
 800c2fe:	d801      	bhi.n	800c304 <__hexdig_fun+0x1a>
 800c300:	3847      	subs	r0, #71	@ 0x47
 800c302:	e7f7      	b.n	800c2f4 <__hexdig_fun+0xa>
 800c304:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c308:	2b05      	cmp	r3, #5
 800c30a:	d801      	bhi.n	800c310 <__hexdig_fun+0x26>
 800c30c:	3827      	subs	r0, #39	@ 0x27
 800c30e:	e7f1      	b.n	800c2f4 <__hexdig_fun+0xa>
 800c310:	2000      	movs	r0, #0
 800c312:	4770      	bx	lr

0800c314 <__gethex>:
 800c314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c318:	b085      	sub	sp, #20
 800c31a:	468a      	mov	sl, r1
 800c31c:	9302      	str	r3, [sp, #8]
 800c31e:	680b      	ldr	r3, [r1, #0]
 800c320:	9001      	str	r0, [sp, #4]
 800c322:	4690      	mov	r8, r2
 800c324:	1c9c      	adds	r4, r3, #2
 800c326:	46a1      	mov	r9, r4
 800c328:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c32c:	2830      	cmp	r0, #48	@ 0x30
 800c32e:	d0fa      	beq.n	800c326 <__gethex+0x12>
 800c330:	eba9 0303 	sub.w	r3, r9, r3
 800c334:	f1a3 0b02 	sub.w	fp, r3, #2
 800c338:	f7ff ffd7 	bl	800c2ea <__hexdig_fun>
 800c33c:	4605      	mov	r5, r0
 800c33e:	2800      	cmp	r0, #0
 800c340:	d168      	bne.n	800c414 <__gethex+0x100>
 800c342:	49a0      	ldr	r1, [pc, #640]	@ (800c5c4 <__gethex+0x2b0>)
 800c344:	2201      	movs	r2, #1
 800c346:	4648      	mov	r0, r9
 800c348:	f7fc ff90 	bl	800926c <strncmp>
 800c34c:	4607      	mov	r7, r0
 800c34e:	2800      	cmp	r0, #0
 800c350:	d167      	bne.n	800c422 <__gethex+0x10e>
 800c352:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c356:	4626      	mov	r6, r4
 800c358:	f7ff ffc7 	bl	800c2ea <__hexdig_fun>
 800c35c:	2800      	cmp	r0, #0
 800c35e:	d062      	beq.n	800c426 <__gethex+0x112>
 800c360:	4623      	mov	r3, r4
 800c362:	7818      	ldrb	r0, [r3, #0]
 800c364:	2830      	cmp	r0, #48	@ 0x30
 800c366:	4699      	mov	r9, r3
 800c368:	f103 0301 	add.w	r3, r3, #1
 800c36c:	d0f9      	beq.n	800c362 <__gethex+0x4e>
 800c36e:	f7ff ffbc 	bl	800c2ea <__hexdig_fun>
 800c372:	fab0 f580 	clz	r5, r0
 800c376:	096d      	lsrs	r5, r5, #5
 800c378:	f04f 0b01 	mov.w	fp, #1
 800c37c:	464a      	mov	r2, r9
 800c37e:	4616      	mov	r6, r2
 800c380:	3201      	adds	r2, #1
 800c382:	7830      	ldrb	r0, [r6, #0]
 800c384:	f7ff ffb1 	bl	800c2ea <__hexdig_fun>
 800c388:	2800      	cmp	r0, #0
 800c38a:	d1f8      	bne.n	800c37e <__gethex+0x6a>
 800c38c:	498d      	ldr	r1, [pc, #564]	@ (800c5c4 <__gethex+0x2b0>)
 800c38e:	2201      	movs	r2, #1
 800c390:	4630      	mov	r0, r6
 800c392:	f7fc ff6b 	bl	800926c <strncmp>
 800c396:	2800      	cmp	r0, #0
 800c398:	d13f      	bne.n	800c41a <__gethex+0x106>
 800c39a:	b944      	cbnz	r4, 800c3ae <__gethex+0x9a>
 800c39c:	1c74      	adds	r4, r6, #1
 800c39e:	4622      	mov	r2, r4
 800c3a0:	4616      	mov	r6, r2
 800c3a2:	3201      	adds	r2, #1
 800c3a4:	7830      	ldrb	r0, [r6, #0]
 800c3a6:	f7ff ffa0 	bl	800c2ea <__hexdig_fun>
 800c3aa:	2800      	cmp	r0, #0
 800c3ac:	d1f8      	bne.n	800c3a0 <__gethex+0x8c>
 800c3ae:	1ba4      	subs	r4, r4, r6
 800c3b0:	00a7      	lsls	r7, r4, #2
 800c3b2:	7833      	ldrb	r3, [r6, #0]
 800c3b4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c3b8:	2b50      	cmp	r3, #80	@ 0x50
 800c3ba:	d13e      	bne.n	800c43a <__gethex+0x126>
 800c3bc:	7873      	ldrb	r3, [r6, #1]
 800c3be:	2b2b      	cmp	r3, #43	@ 0x2b
 800c3c0:	d033      	beq.n	800c42a <__gethex+0x116>
 800c3c2:	2b2d      	cmp	r3, #45	@ 0x2d
 800c3c4:	d034      	beq.n	800c430 <__gethex+0x11c>
 800c3c6:	1c71      	adds	r1, r6, #1
 800c3c8:	2400      	movs	r4, #0
 800c3ca:	7808      	ldrb	r0, [r1, #0]
 800c3cc:	f7ff ff8d 	bl	800c2ea <__hexdig_fun>
 800c3d0:	1e43      	subs	r3, r0, #1
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	2b18      	cmp	r3, #24
 800c3d6:	d830      	bhi.n	800c43a <__gethex+0x126>
 800c3d8:	f1a0 0210 	sub.w	r2, r0, #16
 800c3dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c3e0:	f7ff ff83 	bl	800c2ea <__hexdig_fun>
 800c3e4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c3e8:	fa5f fc8c 	uxtb.w	ip, ip
 800c3ec:	f1bc 0f18 	cmp.w	ip, #24
 800c3f0:	f04f 030a 	mov.w	r3, #10
 800c3f4:	d91e      	bls.n	800c434 <__gethex+0x120>
 800c3f6:	b104      	cbz	r4, 800c3fa <__gethex+0xe6>
 800c3f8:	4252      	negs	r2, r2
 800c3fa:	4417      	add	r7, r2
 800c3fc:	f8ca 1000 	str.w	r1, [sl]
 800c400:	b1ed      	cbz	r5, 800c43e <__gethex+0x12a>
 800c402:	f1bb 0f00 	cmp.w	fp, #0
 800c406:	bf0c      	ite	eq
 800c408:	2506      	moveq	r5, #6
 800c40a:	2500      	movne	r5, #0
 800c40c:	4628      	mov	r0, r5
 800c40e:	b005      	add	sp, #20
 800c410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c414:	2500      	movs	r5, #0
 800c416:	462c      	mov	r4, r5
 800c418:	e7b0      	b.n	800c37c <__gethex+0x68>
 800c41a:	2c00      	cmp	r4, #0
 800c41c:	d1c7      	bne.n	800c3ae <__gethex+0x9a>
 800c41e:	4627      	mov	r7, r4
 800c420:	e7c7      	b.n	800c3b2 <__gethex+0x9e>
 800c422:	464e      	mov	r6, r9
 800c424:	462f      	mov	r7, r5
 800c426:	2501      	movs	r5, #1
 800c428:	e7c3      	b.n	800c3b2 <__gethex+0x9e>
 800c42a:	2400      	movs	r4, #0
 800c42c:	1cb1      	adds	r1, r6, #2
 800c42e:	e7cc      	b.n	800c3ca <__gethex+0xb6>
 800c430:	2401      	movs	r4, #1
 800c432:	e7fb      	b.n	800c42c <__gethex+0x118>
 800c434:	fb03 0002 	mla	r0, r3, r2, r0
 800c438:	e7ce      	b.n	800c3d8 <__gethex+0xc4>
 800c43a:	4631      	mov	r1, r6
 800c43c:	e7de      	b.n	800c3fc <__gethex+0xe8>
 800c43e:	eba6 0309 	sub.w	r3, r6, r9
 800c442:	3b01      	subs	r3, #1
 800c444:	4629      	mov	r1, r5
 800c446:	2b07      	cmp	r3, #7
 800c448:	dc0a      	bgt.n	800c460 <__gethex+0x14c>
 800c44a:	9801      	ldr	r0, [sp, #4]
 800c44c:	f7fd ff9c 	bl	800a388 <_Balloc>
 800c450:	4604      	mov	r4, r0
 800c452:	b940      	cbnz	r0, 800c466 <__gethex+0x152>
 800c454:	4b5c      	ldr	r3, [pc, #368]	@ (800c5c8 <__gethex+0x2b4>)
 800c456:	4602      	mov	r2, r0
 800c458:	21e4      	movs	r1, #228	@ 0xe4
 800c45a:	485c      	ldr	r0, [pc, #368]	@ (800c5cc <__gethex+0x2b8>)
 800c45c:	f7fd f82a 	bl	80094b4 <__assert_func>
 800c460:	3101      	adds	r1, #1
 800c462:	105b      	asrs	r3, r3, #1
 800c464:	e7ef      	b.n	800c446 <__gethex+0x132>
 800c466:	f100 0a14 	add.w	sl, r0, #20
 800c46a:	2300      	movs	r3, #0
 800c46c:	4655      	mov	r5, sl
 800c46e:	469b      	mov	fp, r3
 800c470:	45b1      	cmp	r9, r6
 800c472:	d337      	bcc.n	800c4e4 <__gethex+0x1d0>
 800c474:	f845 bb04 	str.w	fp, [r5], #4
 800c478:	eba5 050a 	sub.w	r5, r5, sl
 800c47c:	10ad      	asrs	r5, r5, #2
 800c47e:	6125      	str	r5, [r4, #16]
 800c480:	4658      	mov	r0, fp
 800c482:	f7fe f873 	bl	800a56c <__hi0bits>
 800c486:	016d      	lsls	r5, r5, #5
 800c488:	f8d8 6000 	ldr.w	r6, [r8]
 800c48c:	1a2d      	subs	r5, r5, r0
 800c48e:	42b5      	cmp	r5, r6
 800c490:	dd54      	ble.n	800c53c <__gethex+0x228>
 800c492:	1bad      	subs	r5, r5, r6
 800c494:	4629      	mov	r1, r5
 800c496:	4620      	mov	r0, r4
 800c498:	f7fe fc07 	bl	800acaa <__any_on>
 800c49c:	4681      	mov	r9, r0
 800c49e:	b178      	cbz	r0, 800c4c0 <__gethex+0x1ac>
 800c4a0:	1e6b      	subs	r3, r5, #1
 800c4a2:	1159      	asrs	r1, r3, #5
 800c4a4:	f003 021f 	and.w	r2, r3, #31
 800c4a8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c4ac:	f04f 0901 	mov.w	r9, #1
 800c4b0:	fa09 f202 	lsl.w	r2, r9, r2
 800c4b4:	420a      	tst	r2, r1
 800c4b6:	d003      	beq.n	800c4c0 <__gethex+0x1ac>
 800c4b8:	454b      	cmp	r3, r9
 800c4ba:	dc36      	bgt.n	800c52a <__gethex+0x216>
 800c4bc:	f04f 0902 	mov.w	r9, #2
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f7ff febf 	bl	800c246 <rshift>
 800c4c8:	442f      	add	r7, r5
 800c4ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4ce:	42bb      	cmp	r3, r7
 800c4d0:	da42      	bge.n	800c558 <__gethex+0x244>
 800c4d2:	9801      	ldr	r0, [sp, #4]
 800c4d4:	4621      	mov	r1, r4
 800c4d6:	f7fd ff97 	bl	800a408 <_Bfree>
 800c4da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4dc:	2300      	movs	r3, #0
 800c4de:	6013      	str	r3, [r2, #0]
 800c4e0:	25a3      	movs	r5, #163	@ 0xa3
 800c4e2:	e793      	b.n	800c40c <__gethex+0xf8>
 800c4e4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c4e8:	2a2e      	cmp	r2, #46	@ 0x2e
 800c4ea:	d012      	beq.n	800c512 <__gethex+0x1fe>
 800c4ec:	2b20      	cmp	r3, #32
 800c4ee:	d104      	bne.n	800c4fa <__gethex+0x1e6>
 800c4f0:	f845 bb04 	str.w	fp, [r5], #4
 800c4f4:	f04f 0b00 	mov.w	fp, #0
 800c4f8:	465b      	mov	r3, fp
 800c4fa:	7830      	ldrb	r0, [r6, #0]
 800c4fc:	9303      	str	r3, [sp, #12]
 800c4fe:	f7ff fef4 	bl	800c2ea <__hexdig_fun>
 800c502:	9b03      	ldr	r3, [sp, #12]
 800c504:	f000 000f 	and.w	r0, r0, #15
 800c508:	4098      	lsls	r0, r3
 800c50a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c50e:	3304      	adds	r3, #4
 800c510:	e7ae      	b.n	800c470 <__gethex+0x15c>
 800c512:	45b1      	cmp	r9, r6
 800c514:	d8ea      	bhi.n	800c4ec <__gethex+0x1d8>
 800c516:	492b      	ldr	r1, [pc, #172]	@ (800c5c4 <__gethex+0x2b0>)
 800c518:	9303      	str	r3, [sp, #12]
 800c51a:	2201      	movs	r2, #1
 800c51c:	4630      	mov	r0, r6
 800c51e:	f7fc fea5 	bl	800926c <strncmp>
 800c522:	9b03      	ldr	r3, [sp, #12]
 800c524:	2800      	cmp	r0, #0
 800c526:	d1e1      	bne.n	800c4ec <__gethex+0x1d8>
 800c528:	e7a2      	b.n	800c470 <__gethex+0x15c>
 800c52a:	1ea9      	subs	r1, r5, #2
 800c52c:	4620      	mov	r0, r4
 800c52e:	f7fe fbbc 	bl	800acaa <__any_on>
 800c532:	2800      	cmp	r0, #0
 800c534:	d0c2      	beq.n	800c4bc <__gethex+0x1a8>
 800c536:	f04f 0903 	mov.w	r9, #3
 800c53a:	e7c1      	b.n	800c4c0 <__gethex+0x1ac>
 800c53c:	da09      	bge.n	800c552 <__gethex+0x23e>
 800c53e:	1b75      	subs	r5, r6, r5
 800c540:	4621      	mov	r1, r4
 800c542:	9801      	ldr	r0, [sp, #4]
 800c544:	462a      	mov	r2, r5
 800c546:	f7fe f977 	bl	800a838 <__lshift>
 800c54a:	1b7f      	subs	r7, r7, r5
 800c54c:	4604      	mov	r4, r0
 800c54e:	f100 0a14 	add.w	sl, r0, #20
 800c552:	f04f 0900 	mov.w	r9, #0
 800c556:	e7b8      	b.n	800c4ca <__gethex+0x1b6>
 800c558:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c55c:	42bd      	cmp	r5, r7
 800c55e:	dd6f      	ble.n	800c640 <__gethex+0x32c>
 800c560:	1bed      	subs	r5, r5, r7
 800c562:	42ae      	cmp	r6, r5
 800c564:	dc34      	bgt.n	800c5d0 <__gethex+0x2bc>
 800c566:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c56a:	2b02      	cmp	r3, #2
 800c56c:	d022      	beq.n	800c5b4 <__gethex+0x2a0>
 800c56e:	2b03      	cmp	r3, #3
 800c570:	d024      	beq.n	800c5bc <__gethex+0x2a8>
 800c572:	2b01      	cmp	r3, #1
 800c574:	d115      	bne.n	800c5a2 <__gethex+0x28e>
 800c576:	42ae      	cmp	r6, r5
 800c578:	d113      	bne.n	800c5a2 <__gethex+0x28e>
 800c57a:	2e01      	cmp	r6, #1
 800c57c:	d10b      	bne.n	800c596 <__gethex+0x282>
 800c57e:	9a02      	ldr	r2, [sp, #8]
 800c580:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c584:	6013      	str	r3, [r2, #0]
 800c586:	2301      	movs	r3, #1
 800c588:	6123      	str	r3, [r4, #16]
 800c58a:	f8ca 3000 	str.w	r3, [sl]
 800c58e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c590:	2562      	movs	r5, #98	@ 0x62
 800c592:	601c      	str	r4, [r3, #0]
 800c594:	e73a      	b.n	800c40c <__gethex+0xf8>
 800c596:	1e71      	subs	r1, r6, #1
 800c598:	4620      	mov	r0, r4
 800c59a:	f7fe fb86 	bl	800acaa <__any_on>
 800c59e:	2800      	cmp	r0, #0
 800c5a0:	d1ed      	bne.n	800c57e <__gethex+0x26a>
 800c5a2:	9801      	ldr	r0, [sp, #4]
 800c5a4:	4621      	mov	r1, r4
 800c5a6:	f7fd ff2f 	bl	800a408 <_Bfree>
 800c5aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	6013      	str	r3, [r2, #0]
 800c5b0:	2550      	movs	r5, #80	@ 0x50
 800c5b2:	e72b      	b.n	800c40c <__gethex+0xf8>
 800c5b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d1f3      	bne.n	800c5a2 <__gethex+0x28e>
 800c5ba:	e7e0      	b.n	800c57e <__gethex+0x26a>
 800c5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d1dd      	bne.n	800c57e <__gethex+0x26a>
 800c5c2:	e7ee      	b.n	800c5a2 <__gethex+0x28e>
 800c5c4:	0800d600 	.word	0x0800d600
 800c5c8:	0800d497 	.word	0x0800d497
 800c5cc:	0800d772 	.word	0x0800d772
 800c5d0:	1e6f      	subs	r7, r5, #1
 800c5d2:	f1b9 0f00 	cmp.w	r9, #0
 800c5d6:	d130      	bne.n	800c63a <__gethex+0x326>
 800c5d8:	b127      	cbz	r7, 800c5e4 <__gethex+0x2d0>
 800c5da:	4639      	mov	r1, r7
 800c5dc:	4620      	mov	r0, r4
 800c5de:	f7fe fb64 	bl	800acaa <__any_on>
 800c5e2:	4681      	mov	r9, r0
 800c5e4:	117a      	asrs	r2, r7, #5
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c5ec:	f007 071f 	and.w	r7, r7, #31
 800c5f0:	40bb      	lsls	r3, r7
 800c5f2:	4213      	tst	r3, r2
 800c5f4:	4629      	mov	r1, r5
 800c5f6:	4620      	mov	r0, r4
 800c5f8:	bf18      	it	ne
 800c5fa:	f049 0902 	orrne.w	r9, r9, #2
 800c5fe:	f7ff fe22 	bl	800c246 <rshift>
 800c602:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c606:	1b76      	subs	r6, r6, r5
 800c608:	2502      	movs	r5, #2
 800c60a:	f1b9 0f00 	cmp.w	r9, #0
 800c60e:	d047      	beq.n	800c6a0 <__gethex+0x38c>
 800c610:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c614:	2b02      	cmp	r3, #2
 800c616:	d015      	beq.n	800c644 <__gethex+0x330>
 800c618:	2b03      	cmp	r3, #3
 800c61a:	d017      	beq.n	800c64c <__gethex+0x338>
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d109      	bne.n	800c634 <__gethex+0x320>
 800c620:	f019 0f02 	tst.w	r9, #2
 800c624:	d006      	beq.n	800c634 <__gethex+0x320>
 800c626:	f8da 3000 	ldr.w	r3, [sl]
 800c62a:	ea49 0903 	orr.w	r9, r9, r3
 800c62e:	f019 0f01 	tst.w	r9, #1
 800c632:	d10e      	bne.n	800c652 <__gethex+0x33e>
 800c634:	f045 0510 	orr.w	r5, r5, #16
 800c638:	e032      	b.n	800c6a0 <__gethex+0x38c>
 800c63a:	f04f 0901 	mov.w	r9, #1
 800c63e:	e7d1      	b.n	800c5e4 <__gethex+0x2d0>
 800c640:	2501      	movs	r5, #1
 800c642:	e7e2      	b.n	800c60a <__gethex+0x2f6>
 800c644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c646:	f1c3 0301 	rsb	r3, r3, #1
 800c64a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c64c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d0f0      	beq.n	800c634 <__gethex+0x320>
 800c652:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c656:	f104 0314 	add.w	r3, r4, #20
 800c65a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c65e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c662:	f04f 0c00 	mov.w	ip, #0
 800c666:	4618      	mov	r0, r3
 800c668:	f853 2b04 	ldr.w	r2, [r3], #4
 800c66c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c670:	d01b      	beq.n	800c6aa <__gethex+0x396>
 800c672:	3201      	adds	r2, #1
 800c674:	6002      	str	r2, [r0, #0]
 800c676:	2d02      	cmp	r5, #2
 800c678:	f104 0314 	add.w	r3, r4, #20
 800c67c:	d13c      	bne.n	800c6f8 <__gethex+0x3e4>
 800c67e:	f8d8 2000 	ldr.w	r2, [r8]
 800c682:	3a01      	subs	r2, #1
 800c684:	42b2      	cmp	r2, r6
 800c686:	d109      	bne.n	800c69c <__gethex+0x388>
 800c688:	1171      	asrs	r1, r6, #5
 800c68a:	2201      	movs	r2, #1
 800c68c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c690:	f006 061f 	and.w	r6, r6, #31
 800c694:	fa02 f606 	lsl.w	r6, r2, r6
 800c698:	421e      	tst	r6, r3
 800c69a:	d13a      	bne.n	800c712 <__gethex+0x3fe>
 800c69c:	f045 0520 	orr.w	r5, r5, #32
 800c6a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6a2:	601c      	str	r4, [r3, #0]
 800c6a4:	9b02      	ldr	r3, [sp, #8]
 800c6a6:	601f      	str	r7, [r3, #0]
 800c6a8:	e6b0      	b.n	800c40c <__gethex+0xf8>
 800c6aa:	4299      	cmp	r1, r3
 800c6ac:	f843 cc04 	str.w	ip, [r3, #-4]
 800c6b0:	d8d9      	bhi.n	800c666 <__gethex+0x352>
 800c6b2:	68a3      	ldr	r3, [r4, #8]
 800c6b4:	459b      	cmp	fp, r3
 800c6b6:	db17      	blt.n	800c6e8 <__gethex+0x3d4>
 800c6b8:	6861      	ldr	r1, [r4, #4]
 800c6ba:	9801      	ldr	r0, [sp, #4]
 800c6bc:	3101      	adds	r1, #1
 800c6be:	f7fd fe63 	bl	800a388 <_Balloc>
 800c6c2:	4681      	mov	r9, r0
 800c6c4:	b918      	cbnz	r0, 800c6ce <__gethex+0x3ba>
 800c6c6:	4b1a      	ldr	r3, [pc, #104]	@ (800c730 <__gethex+0x41c>)
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	2184      	movs	r1, #132	@ 0x84
 800c6cc:	e6c5      	b.n	800c45a <__gethex+0x146>
 800c6ce:	6922      	ldr	r2, [r4, #16]
 800c6d0:	3202      	adds	r2, #2
 800c6d2:	f104 010c 	add.w	r1, r4, #12
 800c6d6:	0092      	lsls	r2, r2, #2
 800c6d8:	300c      	adds	r0, #12
 800c6da:	f7fc fed6 	bl	800948a <memcpy>
 800c6de:	4621      	mov	r1, r4
 800c6e0:	9801      	ldr	r0, [sp, #4]
 800c6e2:	f7fd fe91 	bl	800a408 <_Bfree>
 800c6e6:	464c      	mov	r4, r9
 800c6e8:	6923      	ldr	r3, [r4, #16]
 800c6ea:	1c5a      	adds	r2, r3, #1
 800c6ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c6f0:	6122      	str	r2, [r4, #16]
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	615a      	str	r2, [r3, #20]
 800c6f6:	e7be      	b.n	800c676 <__gethex+0x362>
 800c6f8:	6922      	ldr	r2, [r4, #16]
 800c6fa:	455a      	cmp	r2, fp
 800c6fc:	dd0b      	ble.n	800c716 <__gethex+0x402>
 800c6fe:	2101      	movs	r1, #1
 800c700:	4620      	mov	r0, r4
 800c702:	f7ff fda0 	bl	800c246 <rshift>
 800c706:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c70a:	3701      	adds	r7, #1
 800c70c:	42bb      	cmp	r3, r7
 800c70e:	f6ff aee0 	blt.w	800c4d2 <__gethex+0x1be>
 800c712:	2501      	movs	r5, #1
 800c714:	e7c2      	b.n	800c69c <__gethex+0x388>
 800c716:	f016 061f 	ands.w	r6, r6, #31
 800c71a:	d0fa      	beq.n	800c712 <__gethex+0x3fe>
 800c71c:	4453      	add	r3, sl
 800c71e:	f1c6 0620 	rsb	r6, r6, #32
 800c722:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c726:	f7fd ff21 	bl	800a56c <__hi0bits>
 800c72a:	42b0      	cmp	r0, r6
 800c72c:	dbe7      	blt.n	800c6fe <__gethex+0x3ea>
 800c72e:	e7f0      	b.n	800c712 <__gethex+0x3fe>
 800c730:	0800d497 	.word	0x0800d497

0800c734 <L_shift>:
 800c734:	f1c2 0208 	rsb	r2, r2, #8
 800c738:	0092      	lsls	r2, r2, #2
 800c73a:	b570      	push	{r4, r5, r6, lr}
 800c73c:	f1c2 0620 	rsb	r6, r2, #32
 800c740:	6843      	ldr	r3, [r0, #4]
 800c742:	6804      	ldr	r4, [r0, #0]
 800c744:	fa03 f506 	lsl.w	r5, r3, r6
 800c748:	432c      	orrs	r4, r5
 800c74a:	40d3      	lsrs	r3, r2
 800c74c:	6004      	str	r4, [r0, #0]
 800c74e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c752:	4288      	cmp	r0, r1
 800c754:	d3f4      	bcc.n	800c740 <L_shift+0xc>
 800c756:	bd70      	pop	{r4, r5, r6, pc}

0800c758 <__match>:
 800c758:	b530      	push	{r4, r5, lr}
 800c75a:	6803      	ldr	r3, [r0, #0]
 800c75c:	3301      	adds	r3, #1
 800c75e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c762:	b914      	cbnz	r4, 800c76a <__match+0x12>
 800c764:	6003      	str	r3, [r0, #0]
 800c766:	2001      	movs	r0, #1
 800c768:	bd30      	pop	{r4, r5, pc}
 800c76a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c76e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c772:	2d19      	cmp	r5, #25
 800c774:	bf98      	it	ls
 800c776:	3220      	addls	r2, #32
 800c778:	42a2      	cmp	r2, r4
 800c77a:	d0f0      	beq.n	800c75e <__match+0x6>
 800c77c:	2000      	movs	r0, #0
 800c77e:	e7f3      	b.n	800c768 <__match+0x10>

0800c780 <__hexnan>:
 800c780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c784:	680b      	ldr	r3, [r1, #0]
 800c786:	6801      	ldr	r1, [r0, #0]
 800c788:	115e      	asrs	r6, r3, #5
 800c78a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c78e:	f013 031f 	ands.w	r3, r3, #31
 800c792:	b087      	sub	sp, #28
 800c794:	bf18      	it	ne
 800c796:	3604      	addne	r6, #4
 800c798:	2500      	movs	r5, #0
 800c79a:	1f37      	subs	r7, r6, #4
 800c79c:	4682      	mov	sl, r0
 800c79e:	4690      	mov	r8, r2
 800c7a0:	9301      	str	r3, [sp, #4]
 800c7a2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c7a6:	46b9      	mov	r9, r7
 800c7a8:	463c      	mov	r4, r7
 800c7aa:	9502      	str	r5, [sp, #8]
 800c7ac:	46ab      	mov	fp, r5
 800c7ae:	784a      	ldrb	r2, [r1, #1]
 800c7b0:	1c4b      	adds	r3, r1, #1
 800c7b2:	9303      	str	r3, [sp, #12]
 800c7b4:	b342      	cbz	r2, 800c808 <__hexnan+0x88>
 800c7b6:	4610      	mov	r0, r2
 800c7b8:	9105      	str	r1, [sp, #20]
 800c7ba:	9204      	str	r2, [sp, #16]
 800c7bc:	f7ff fd95 	bl	800c2ea <__hexdig_fun>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	d151      	bne.n	800c868 <__hexnan+0xe8>
 800c7c4:	9a04      	ldr	r2, [sp, #16]
 800c7c6:	9905      	ldr	r1, [sp, #20]
 800c7c8:	2a20      	cmp	r2, #32
 800c7ca:	d818      	bhi.n	800c7fe <__hexnan+0x7e>
 800c7cc:	9b02      	ldr	r3, [sp, #8]
 800c7ce:	459b      	cmp	fp, r3
 800c7d0:	dd13      	ble.n	800c7fa <__hexnan+0x7a>
 800c7d2:	454c      	cmp	r4, r9
 800c7d4:	d206      	bcs.n	800c7e4 <__hexnan+0x64>
 800c7d6:	2d07      	cmp	r5, #7
 800c7d8:	dc04      	bgt.n	800c7e4 <__hexnan+0x64>
 800c7da:	462a      	mov	r2, r5
 800c7dc:	4649      	mov	r1, r9
 800c7de:	4620      	mov	r0, r4
 800c7e0:	f7ff ffa8 	bl	800c734 <L_shift>
 800c7e4:	4544      	cmp	r4, r8
 800c7e6:	d952      	bls.n	800c88e <__hexnan+0x10e>
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	f1a4 0904 	sub.w	r9, r4, #4
 800c7ee:	f844 3c04 	str.w	r3, [r4, #-4]
 800c7f2:	f8cd b008 	str.w	fp, [sp, #8]
 800c7f6:	464c      	mov	r4, r9
 800c7f8:	461d      	mov	r5, r3
 800c7fa:	9903      	ldr	r1, [sp, #12]
 800c7fc:	e7d7      	b.n	800c7ae <__hexnan+0x2e>
 800c7fe:	2a29      	cmp	r2, #41	@ 0x29
 800c800:	d157      	bne.n	800c8b2 <__hexnan+0x132>
 800c802:	3102      	adds	r1, #2
 800c804:	f8ca 1000 	str.w	r1, [sl]
 800c808:	f1bb 0f00 	cmp.w	fp, #0
 800c80c:	d051      	beq.n	800c8b2 <__hexnan+0x132>
 800c80e:	454c      	cmp	r4, r9
 800c810:	d206      	bcs.n	800c820 <__hexnan+0xa0>
 800c812:	2d07      	cmp	r5, #7
 800c814:	dc04      	bgt.n	800c820 <__hexnan+0xa0>
 800c816:	462a      	mov	r2, r5
 800c818:	4649      	mov	r1, r9
 800c81a:	4620      	mov	r0, r4
 800c81c:	f7ff ff8a 	bl	800c734 <L_shift>
 800c820:	4544      	cmp	r4, r8
 800c822:	d936      	bls.n	800c892 <__hexnan+0x112>
 800c824:	f1a8 0204 	sub.w	r2, r8, #4
 800c828:	4623      	mov	r3, r4
 800c82a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c82e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c832:	429f      	cmp	r7, r3
 800c834:	d2f9      	bcs.n	800c82a <__hexnan+0xaa>
 800c836:	1b3b      	subs	r3, r7, r4
 800c838:	f023 0303 	bic.w	r3, r3, #3
 800c83c:	3304      	adds	r3, #4
 800c83e:	3401      	adds	r4, #1
 800c840:	3e03      	subs	r6, #3
 800c842:	42b4      	cmp	r4, r6
 800c844:	bf88      	it	hi
 800c846:	2304      	movhi	r3, #4
 800c848:	4443      	add	r3, r8
 800c84a:	2200      	movs	r2, #0
 800c84c:	f843 2b04 	str.w	r2, [r3], #4
 800c850:	429f      	cmp	r7, r3
 800c852:	d2fb      	bcs.n	800c84c <__hexnan+0xcc>
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	b91b      	cbnz	r3, 800c860 <__hexnan+0xe0>
 800c858:	4547      	cmp	r7, r8
 800c85a:	d128      	bne.n	800c8ae <__hexnan+0x12e>
 800c85c:	2301      	movs	r3, #1
 800c85e:	603b      	str	r3, [r7, #0]
 800c860:	2005      	movs	r0, #5
 800c862:	b007      	add	sp, #28
 800c864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c868:	3501      	adds	r5, #1
 800c86a:	2d08      	cmp	r5, #8
 800c86c:	f10b 0b01 	add.w	fp, fp, #1
 800c870:	dd06      	ble.n	800c880 <__hexnan+0x100>
 800c872:	4544      	cmp	r4, r8
 800c874:	d9c1      	bls.n	800c7fa <__hexnan+0x7a>
 800c876:	2300      	movs	r3, #0
 800c878:	f844 3c04 	str.w	r3, [r4, #-4]
 800c87c:	2501      	movs	r5, #1
 800c87e:	3c04      	subs	r4, #4
 800c880:	6822      	ldr	r2, [r4, #0]
 800c882:	f000 000f 	and.w	r0, r0, #15
 800c886:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c88a:	6020      	str	r0, [r4, #0]
 800c88c:	e7b5      	b.n	800c7fa <__hexnan+0x7a>
 800c88e:	2508      	movs	r5, #8
 800c890:	e7b3      	b.n	800c7fa <__hexnan+0x7a>
 800c892:	9b01      	ldr	r3, [sp, #4]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d0dd      	beq.n	800c854 <__hexnan+0xd4>
 800c898:	f1c3 0320 	rsb	r3, r3, #32
 800c89c:	f04f 32ff 	mov.w	r2, #4294967295
 800c8a0:	40da      	lsrs	r2, r3
 800c8a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c8a6:	4013      	ands	r3, r2
 800c8a8:	f846 3c04 	str.w	r3, [r6, #-4]
 800c8ac:	e7d2      	b.n	800c854 <__hexnan+0xd4>
 800c8ae:	3f04      	subs	r7, #4
 800c8b0:	e7d0      	b.n	800c854 <__hexnan+0xd4>
 800c8b2:	2004      	movs	r0, #4
 800c8b4:	e7d5      	b.n	800c862 <__hexnan+0xe2>

0800c8b6 <__ascii_mbtowc>:
 800c8b6:	b082      	sub	sp, #8
 800c8b8:	b901      	cbnz	r1, 800c8bc <__ascii_mbtowc+0x6>
 800c8ba:	a901      	add	r1, sp, #4
 800c8bc:	b142      	cbz	r2, 800c8d0 <__ascii_mbtowc+0x1a>
 800c8be:	b14b      	cbz	r3, 800c8d4 <__ascii_mbtowc+0x1e>
 800c8c0:	7813      	ldrb	r3, [r2, #0]
 800c8c2:	600b      	str	r3, [r1, #0]
 800c8c4:	7812      	ldrb	r2, [r2, #0]
 800c8c6:	1e10      	subs	r0, r2, #0
 800c8c8:	bf18      	it	ne
 800c8ca:	2001      	movne	r0, #1
 800c8cc:	b002      	add	sp, #8
 800c8ce:	4770      	bx	lr
 800c8d0:	4610      	mov	r0, r2
 800c8d2:	e7fb      	b.n	800c8cc <__ascii_mbtowc+0x16>
 800c8d4:	f06f 0001 	mvn.w	r0, #1
 800c8d8:	e7f8      	b.n	800c8cc <__ascii_mbtowc+0x16>

0800c8da <_realloc_r>:
 800c8da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8de:	4680      	mov	r8, r0
 800c8e0:	4615      	mov	r5, r2
 800c8e2:	460c      	mov	r4, r1
 800c8e4:	b921      	cbnz	r1, 800c8f0 <_realloc_r+0x16>
 800c8e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ea:	4611      	mov	r1, r2
 800c8ec:	f7fd bcc0 	b.w	800a270 <_malloc_r>
 800c8f0:	b92a      	cbnz	r2, 800c8fe <_realloc_r+0x24>
 800c8f2:	f7fd fc49 	bl	800a188 <_free_r>
 800c8f6:	2400      	movs	r4, #0
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8fe:	f000 f86b 	bl	800c9d8 <_malloc_usable_size_r>
 800c902:	4285      	cmp	r5, r0
 800c904:	4606      	mov	r6, r0
 800c906:	d802      	bhi.n	800c90e <_realloc_r+0x34>
 800c908:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c90c:	d8f4      	bhi.n	800c8f8 <_realloc_r+0x1e>
 800c90e:	4629      	mov	r1, r5
 800c910:	4640      	mov	r0, r8
 800c912:	f7fd fcad 	bl	800a270 <_malloc_r>
 800c916:	4607      	mov	r7, r0
 800c918:	2800      	cmp	r0, #0
 800c91a:	d0ec      	beq.n	800c8f6 <_realloc_r+0x1c>
 800c91c:	42b5      	cmp	r5, r6
 800c91e:	462a      	mov	r2, r5
 800c920:	4621      	mov	r1, r4
 800c922:	bf28      	it	cs
 800c924:	4632      	movcs	r2, r6
 800c926:	f7fc fdb0 	bl	800948a <memcpy>
 800c92a:	4621      	mov	r1, r4
 800c92c:	4640      	mov	r0, r8
 800c92e:	f7fd fc2b 	bl	800a188 <_free_r>
 800c932:	463c      	mov	r4, r7
 800c934:	e7e0      	b.n	800c8f8 <_realloc_r+0x1e>

0800c936 <__ascii_wctomb>:
 800c936:	4603      	mov	r3, r0
 800c938:	4608      	mov	r0, r1
 800c93a:	b141      	cbz	r1, 800c94e <__ascii_wctomb+0x18>
 800c93c:	2aff      	cmp	r2, #255	@ 0xff
 800c93e:	d904      	bls.n	800c94a <__ascii_wctomb+0x14>
 800c940:	228a      	movs	r2, #138	@ 0x8a
 800c942:	601a      	str	r2, [r3, #0]
 800c944:	f04f 30ff 	mov.w	r0, #4294967295
 800c948:	4770      	bx	lr
 800c94a:	700a      	strb	r2, [r1, #0]
 800c94c:	2001      	movs	r0, #1
 800c94e:	4770      	bx	lr

0800c950 <_raise_r>:
 800c950:	291f      	cmp	r1, #31
 800c952:	b538      	push	{r3, r4, r5, lr}
 800c954:	4605      	mov	r5, r0
 800c956:	460c      	mov	r4, r1
 800c958:	d904      	bls.n	800c964 <_raise_r+0x14>
 800c95a:	2316      	movs	r3, #22
 800c95c:	6003      	str	r3, [r0, #0]
 800c95e:	f04f 30ff 	mov.w	r0, #4294967295
 800c962:	bd38      	pop	{r3, r4, r5, pc}
 800c964:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c966:	b112      	cbz	r2, 800c96e <_raise_r+0x1e>
 800c968:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c96c:	b94b      	cbnz	r3, 800c982 <_raise_r+0x32>
 800c96e:	4628      	mov	r0, r5
 800c970:	f000 f830 	bl	800c9d4 <_getpid_r>
 800c974:	4622      	mov	r2, r4
 800c976:	4601      	mov	r1, r0
 800c978:	4628      	mov	r0, r5
 800c97a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c97e:	f000 b817 	b.w	800c9b0 <_kill_r>
 800c982:	2b01      	cmp	r3, #1
 800c984:	d00a      	beq.n	800c99c <_raise_r+0x4c>
 800c986:	1c59      	adds	r1, r3, #1
 800c988:	d103      	bne.n	800c992 <_raise_r+0x42>
 800c98a:	2316      	movs	r3, #22
 800c98c:	6003      	str	r3, [r0, #0]
 800c98e:	2001      	movs	r0, #1
 800c990:	e7e7      	b.n	800c962 <_raise_r+0x12>
 800c992:	2100      	movs	r1, #0
 800c994:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c998:	4620      	mov	r0, r4
 800c99a:	4798      	blx	r3
 800c99c:	2000      	movs	r0, #0
 800c99e:	e7e0      	b.n	800c962 <_raise_r+0x12>

0800c9a0 <raise>:
 800c9a0:	4b02      	ldr	r3, [pc, #8]	@ (800c9ac <raise+0xc>)
 800c9a2:	4601      	mov	r1, r0
 800c9a4:	6818      	ldr	r0, [r3, #0]
 800c9a6:	f7ff bfd3 	b.w	800c950 <_raise_r>
 800c9aa:	bf00      	nop
 800c9ac:	20000060 	.word	0x20000060

0800c9b0 <_kill_r>:
 800c9b0:	b538      	push	{r3, r4, r5, lr}
 800c9b2:	4d07      	ldr	r5, [pc, #28]	@ (800c9d0 <_kill_r+0x20>)
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	4608      	mov	r0, r1
 800c9ba:	4611      	mov	r1, r2
 800c9bc:	602b      	str	r3, [r5, #0]
 800c9be:	f7f4 fd84 	bl	80014ca <_kill>
 800c9c2:	1c43      	adds	r3, r0, #1
 800c9c4:	d102      	bne.n	800c9cc <_kill_r+0x1c>
 800c9c6:	682b      	ldr	r3, [r5, #0]
 800c9c8:	b103      	cbz	r3, 800c9cc <_kill_r+0x1c>
 800c9ca:	6023      	str	r3, [r4, #0]
 800c9cc:	bd38      	pop	{r3, r4, r5, pc}
 800c9ce:	bf00      	nop
 800c9d0:	20000fc8 	.word	0x20000fc8

0800c9d4 <_getpid_r>:
 800c9d4:	f7f4 bd71 	b.w	80014ba <_getpid>

0800c9d8 <_malloc_usable_size_r>:
 800c9d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9dc:	1f18      	subs	r0, r3, #4
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	bfbc      	itt	lt
 800c9e2:	580b      	ldrlt	r3, [r1, r0]
 800c9e4:	18c0      	addlt	r0, r0, r3
 800c9e6:	4770      	bx	lr

0800c9e8 <_init>:
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ea:	bf00      	nop
 800c9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ee:	bc08      	pop	{r3}
 800c9f0:	469e      	mov	lr, r3
 800c9f2:	4770      	bx	lr

0800c9f4 <_fini>:
 800c9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9f6:	bf00      	nop
 800c9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9fa:	bc08      	pop	{r3}
 800c9fc:	469e      	mov	lr, r3
 800c9fe:	4770      	bx	lr
