// Seed: 3562977240
module module_0 (
    output tri0 void id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7
);
  assign id_0 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    output supply0 id_14
);
  final id_2 = 1'b0;
  wire id_16, id_17;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_13,
      id_2,
      id_1,
      id_5,
      id_8,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
