CAPI=2:

name: ::cla:0-r1
description: 4-bit carry lookahead adder

filesets:
  rtl:
    files:
      - VHDL/ff.v
      - VHDL/cla.v
      - VHDL/pggen.v
      - VHDL/clg.v
    file_type: verilogSource
  
  ff_tb:
    files:
      - VHDL/ff_tb.v
    file_type: verilogSource

  cla_tb:
    files:
      - VHDL/cla_tb.v
    file_type: verilogSource

  tb:
    files:
      - VHDL/tb.v
    file_type: verilogSource

targets:
  default:
    filesets: [rtl]
  
  ff_tb:
    default_tool: icarus
    filesets: [rtl, ff_tb]
    toplevel: flipfloptb
  
  cla_tb:
    default_tool: icarus
    filesets: [rtl, cla_tb]
    toplevel: clatb
  
  tb:
    default_tool: icarus
    filesets: [rtl, tb]
    toplevel: tb

provider :
  name : github
  user : adithyasunil26
  repo : Carry-Lookahead-Adder
