
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _1312_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1384_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1312_/CLK (sky130_fd_sc_hd__dfxtp_4)
     3    0.09    0.13    0.41    0.41 v _1312_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[14][2] (net)
                  0.13    0.01    0.42 v _1200_/A2 (sky130_fd_sc_hd__mux4_2)
     1    0.04    0.18    0.64    1.06 v _1200_/X (sky130_fd_sc_hd__mux4_2)
                                         _0581_ (net)
                  0.19    0.01    1.07 v _1205_/A2 (sky130_fd_sc_hd__a21o_4)
     1    0.05    0.09    0.32    1.39 v _1205_/X (sky130_fd_sc_hd__a21o_4)
                                         _0586_ (net)
                  0.09    0.01    1.40 v _1212_/A2 (sky130_fd_sc_hd__mux4_2)
     1    0.03    0.16    0.59    1.99 v _1212_/X (sky130_fd_sc_hd__mux4_2)
                                         _0593_ (net)
                  0.16    0.01    2.00 v _1213_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.05    0.11    0.39    2.38 v _1213_/X (sky130_fd_sc_hd__mux2_4)
                                         _0594_ (net)
                  0.11    0.01    2.40 v _1214_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.20    2.60 v _1214_/X (sky130_fd_sc_hd__buf_2)
                                         _0134_ (net)
                  0.08    0.01    2.61 v _1384_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _1384_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 30 input ports missing set_input_delay.
  A1[0]
  A1[1]
  A1[2]
  A1[3]
  A1[4]
  A2[0]
  A2[1]
  A2[2]
  A2[3]
  A2[4]
  A3[0]
  A3[1]
  A3[2]
  A3[3]
  A3[4]
  WD3[0]
  WD3[1]
  WD3[2]
  WD3[3]
  WE3
  inputA[0]
  inputA[1]
  inputA[2]
  inputA[3]
  inputB[0]
  inputB[1]
  inputB[2]
  inputB[3]
  opcode[0]
  opcode[1]
Warning: There are 16 unconstrained endpoints.
  RD1[0]
  RD1[1]
  RD1[2]
  RD1[3]
  RD2[0]
  RD2[1]
  RD2[2]
  RD2[3]
  outputC[0]
  outputC[1]
  outputC[2]
  outputC[3]
  _1338_/D
  _1339_/D
  _1340_/D
  _1341_/D
