/* Copyright 2022 Xilinx Inc.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/


/include/ "system-conf.dtsi"
/ {
	chosen {
		stdout-path = "serial0:115200";
	};
};

&gem0 { /* PMC_MIO_48, LPD_MIO0-11/24/25 */
   status = "okay";
   phy-handle = <&phy1>; /* u128 */
   phy-mode = "rgmii-id";
   phy1: phy@1 {
      reg = <1>;
      ti,rx-internal-delay = <0xb>;
      ti,tx-internal-delay = <0xa>;
      ti,fifo-depth = <1>;
      ti,dp83867-rxctrl-strap-quirk;
   };
   phy2: phy@2 {
      reg = <2>;
      ti,rx-internal-delay = <0xb>;
      ti,tx-internal-delay = <0xa>;
      ti,fifo-depth = <1>;
      ti,dp83867-rxctrl-strap-quirk;
   };
};

&gem1 { /* PMC_MIO_49, LPD_MIO12-23 */
   status = "okay";
   phy-handle = <&phy2>; /* u134 */
   phy-mode = "rgmii-id";
};

