The following are the intended features to be implemented on this processor.

[]iTLB
[]dTLB
[]iCache
[]dCache
[]Branch Prediction
[]Bypass ALU
[]Bypass memory
[]ptw
[]LB, LH, LW
[]SB, SH, SW
[]Store Buffer
[]Common Memory
[]ROB
[]iret
[]csrrw
[]exceptions
[]ISA
[]TLB miss
[]TLB write
[]sb drain
[]5 stage multiplication
[]bypass from sb
[]Performance data
