
*** Running vivado
    with args -log rx_samples_organizer.vds -m64 -mode batch -messageDb vivado.pb -notrace -source rx_samples_organizer.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source rx_samples_organizer.tcl -notrace
Command: synth_design -top rx_samples_organizer -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -93 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 292.012 ; gain = 119.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rx_samples_organizer' [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_samples_organizer.v:22]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_internal_controller' [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_internal_controller.v:22]
	Parameter MEMORY_LENGTH bound to: 510 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_BRAM' [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM' (1#1) [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'dob' does not match port width (18) of module 'rx_BRAM' [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_internal_controller.v:44]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_internal_controller' (2#1) [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_internal_controller.v:22]
INFO: [Synth 8-256] done synthesizing module 'rx_samples_organizer' (3#1) [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_samples_organizer.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 328.313 ; gain = 156.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.313 ; gain = 156.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.313 ; gain = 156.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 339.648 ; gain = 167.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 40    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 20    
	                9 Bit    Registers := 40    
	                5 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 20    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 40    
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rx_samples_organizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rx_BRAM 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module rx_BRAM_internal_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 454.102 ; gain = 281.938
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design rx_samples_organizer has unconnected port erx_en
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 455.371 ; gain = 283.207
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 455.371 ; gain = 283.207

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_0/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_0/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_1/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_1/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_2/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_2/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_3/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_3/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_4/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_4/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_5/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_5/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_6/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_6/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_7/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_7/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_8/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_8/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_9/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_9/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_10/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_10/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_11/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_11/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_12/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_12/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_13/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_13/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_14/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_14/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_15/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_15/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_16/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_16/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_17/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_17/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_18/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_18/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_BRAM_internal_controller_19/rRAM/dob_reg' and it is trimmed from '18' to '16' bits. [C:/Users/joao/GoogleDrive/FEUP/Tese/dev/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM.v:36]
Optimized 0 bits of RAM "rx_BRAM_internal_controller_19/rRAM/ram_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------+
|Module Name          | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name               | 
+---------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------+
|rx_samples_organizer | rx_BRAM_internal_controller_0/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__21 | 
|rx_samples_organizer | rx_BRAM_internal_controller_1/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__23 | 
|rx_samples_organizer | rx_BRAM_internal_controller_2/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__25 | 
|rx_samples_organizer | rx_BRAM_internal_controller_3/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__27 | 
|rx_samples_organizer | rx_BRAM_internal_controller_4/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__29 | 
|rx_samples_organizer | rx_BRAM_internal_controller_5/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__31 | 
|rx_samples_organizer | rx_BRAM_internal_controller_6/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__33 | 
|rx_samples_organizer | rx_BRAM_internal_controller_7/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__35 | 
|rx_samples_organizer | rx_BRAM_internal_controller_8/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__37 | 
|rx_samples_organizer | rx_BRAM_internal_controller_9/rRAM/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__39 | 
|rx_samples_organizer | rx_BRAM_internal_controller_10/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__41 | 
|rx_samples_organizer | rx_BRAM_internal_controller_11/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__43 | 
|rx_samples_organizer | rx_BRAM_internal_controller_12/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__45 | 
|rx_samples_organizer | rx_BRAM_internal_controller_13/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__47 | 
|rx_samples_organizer | rx_BRAM_internal_controller_14/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__49 | 
|rx_samples_organizer | rx_BRAM_internal_controller_15/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__51 | 
|rx_samples_organizer | rx_BRAM_internal_controller_16/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__53 | 
|rx_samples_organizer | rx_BRAM_internal_controller_17/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__55 | 
|rx_samples_organizer | rx_BRAM_internal_controller_18/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__57 | 
|rx_samples_organizer | rx_BRAM_internal_controller_19/rRAM/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_samples_organizer/extram__59 | 
+---------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 492.070 ; gain = 319.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_0/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_1/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_2/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_3/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_4/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_5/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_6/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_7/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_8/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_9/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_10/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_11/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_12/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_13/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_14/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_15/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_16/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_17/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_18/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_BRAM_internal_controller_19/rRAM/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 492.070 ; gain = 319.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |    22|
|4     |LUT3     |    81|
|5     |LUT4     |   221|
|6     |LUT5     |   121|
|7     |LUT6     |   141|
|8     |RAMB18E1 |    20|
|9     |FDRE     |   365|
|10    |IBUF     |    19|
|11    |OBUF     |   320|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------+------+
|      |Instance                         |Module                         |Cells |
+------+---------------------------------+-------------------------------+------+
|1     |top                              |                               |  1312|
|2     |  rx_BRAM_internal_controller_0  |rx_BRAM_internal_controller    |    48|
|3     |    rRAM                         |rx_BRAM_37                     |     2|
|4     |  rx_BRAM_internal_controller_1  |rx_BRAM_internal_controller_0  |    48|
|5     |    rRAM                         |rx_BRAM_36                     |     2|
|6     |  rx_BRAM_internal_controller_10 |rx_BRAM_internal_controller_1  |    48|
|7     |    rRAM                         |rx_BRAM_35                     |     2|
|8     |  rx_BRAM_internal_controller_11 |rx_BRAM_internal_controller_2  |    48|
|9     |    rRAM                         |rx_BRAM_34                     |     2|
|10    |  rx_BRAM_internal_controller_12 |rx_BRAM_internal_controller_3  |    48|
|11    |    rRAM                         |rx_BRAM_33                     |     2|
|12    |  rx_BRAM_internal_controller_13 |rx_BRAM_internal_controller_4  |    48|
|13    |    rRAM                         |rx_BRAM_32                     |     2|
|14    |  rx_BRAM_internal_controller_14 |rx_BRAM_internal_controller_5  |    48|
|15    |    rRAM                         |rx_BRAM_31                     |     2|
|16    |  rx_BRAM_internal_controller_15 |rx_BRAM_internal_controller_6  |    48|
|17    |    rRAM                         |rx_BRAM_30                     |     2|
|18    |  rx_BRAM_internal_controller_16 |rx_BRAM_internal_controller_7  |    48|
|19    |    rRAM                         |rx_BRAM_29                     |     2|
|20    |  rx_BRAM_internal_controller_17 |rx_BRAM_internal_controller_8  |    48|
|21    |    rRAM                         |rx_BRAM_28                     |     2|
|22    |  rx_BRAM_internal_controller_18 |rx_BRAM_internal_controller_9  |    48|
|23    |    rRAM                         |rx_BRAM_27                     |     2|
|24    |  rx_BRAM_internal_controller_19 |rx_BRAM_internal_controller_10 |    48|
|25    |    rRAM                         |rx_BRAM_26                     |     2|
|26    |  rx_BRAM_internal_controller_2  |rx_BRAM_internal_controller_11 |    48|
|27    |    rRAM                         |rx_BRAM_25                     |     2|
|28    |  rx_BRAM_internal_controller_3  |rx_BRAM_internal_controller_12 |    48|
|29    |    rRAM                         |rx_BRAM_24                     |     2|
|30    |  rx_BRAM_internal_controller_4  |rx_BRAM_internal_controller_13 |    48|
|31    |    rRAM                         |rx_BRAM_23                     |     2|
|32    |  rx_BRAM_internal_controller_5  |rx_BRAM_internal_controller_14 |    48|
|33    |    rRAM                         |rx_BRAM_22                     |     2|
|34    |  rx_BRAM_internal_controller_6  |rx_BRAM_internal_controller_15 |    48|
|35    |    rRAM                         |rx_BRAM_21                     |     2|
|36    |  rx_BRAM_internal_controller_7  |rx_BRAM_internal_controller_16 |    48|
|37    |    rRAM                         |rx_BRAM_20                     |     2|
|38    |  rx_BRAM_internal_controller_8  |rx_BRAM_internal_controller_17 |    48|
|39    |    rRAM                         |rx_BRAM_19                     |     2|
|40    |  rx_BRAM_internal_controller_9  |rx_BRAM_internal_controller_18 |    48|
|41    |    rRAM                         |rx_BRAM                        |     2|
+------+---------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 492.070 ; gain = 269.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 492.070 ; gain = 319.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 552.965 ; gain = 344.031
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 552.965 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 03 16:00:47 2018...
