Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/student/Desktop/lab07/alu_testbench_isim_beh.exe -prj /home/student/Desktop/lab07/alu_testbench_beh.prj work.alu_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/student/Desktop/lab07/ALU.vhd" into library work
Parsing VHDL file "/home/student/Desktop/lab07/alu_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37780 KB
Fuse CPU Usage: 1740 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alu_testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/student/Desktop/lab07/alu_testbench_isim_beh.exe
Fuse Memory Usage: 50852 KB
Fuse CPU Usage: 1810 ms
GCC CPU Usage: 2330 ms
