<stg><name>myFuncAccel4</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_15_V), !map !76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_14_V), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_13_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_12_V), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_11_V), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_10_V), !map !106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_9_V), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_8_V), !map !118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_7_V), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_6_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_5_V), !map !136

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_4_V), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_3_V), !map !148

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_2_V), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_1_V), !map !160

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
.preheader127.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_0_V), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader127.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !172

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader127.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="34">
<![CDATA[
.preheader127.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i34 %threshold_V), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader127.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i24* %my_input1_V), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
.preheader127.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i40* %my_output_V), !map !192

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader127.preheader:21  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.preheader127.preheader:22  %threshold_V_read = call i34 @_ssdm_op_Read.ap_stable.i34(i34 %threshold_V)

]]></Node>
<StgValue><ssdm name="threshold_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader127.preheader:23  %size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader127.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader127.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader127.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i34 %threshold_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="0" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0">
<![CDATA[
.preheader127.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i17* %data0_0_V, i17* %data0_1_V, i17* %data0_2_V, i17* %data0_3_V, i17* %data0_4_V, i17* %data0_5_V, i17* %data0_6_V, i17* %data0_7_V, i17* %data0_8_V, i17* %data0_9_V, i17* %data0_10_V, i17* %data0_11_V, i17* %data0_12_V, i17* %data0_13_V, i17* %data0_14_V, i17* %data0_15_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader127.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i24* %my_input1_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 40, [10 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader127.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i40* %my_output_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 40, [10 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:30  %temp0_0_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_0_V)

]]></Node>
<StgValue><ssdm name="temp0_0_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:31  %temp0_1_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_1_V)

]]></Node>
<StgValue><ssdm name="temp0_1_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:32  %temp0_2_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_2_V)

]]></Node>
<StgValue><ssdm name="temp0_2_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:33  %temp0_3_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_3_V)

]]></Node>
<StgValue><ssdm name="temp0_3_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:34  %temp0_4_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_4_V)

]]></Node>
<StgValue><ssdm name="temp0_4_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:35  %temp0_5_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_5_V)

]]></Node>
<StgValue><ssdm name="temp0_5_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:36  %temp0_6_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_6_V)

]]></Node>
<StgValue><ssdm name="temp0_6_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:37  %temp0_7_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_7_V)

]]></Node>
<StgValue><ssdm name="temp0_7_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:38  %temp0_8_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_8_V)

]]></Node>
<StgValue><ssdm name="temp0_8_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:39  %temp0_9_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_9_V)

]]></Node>
<StgValue><ssdm name="temp0_9_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:40  %temp0_10_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_10_V)

]]></Node>
<StgValue><ssdm name="temp0_10_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:41  %temp0_11_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_11_V)

]]></Node>
<StgValue><ssdm name="temp0_11_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:42  %temp0_12_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_12_V)

]]></Node>
<StgValue><ssdm name="temp0_12_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:43  %temp0_13_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_13_V)

]]></Node>
<StgValue><ssdm name="temp0_13_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:44  %temp0_14_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_14_V)

]]></Node>
<StgValue><ssdm name="temp0_14_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader127.preheader:45  %temp0_15_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_15_V)

]]></Node>
<StgValue><ssdm name="temp0_15_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:46  %zext_ln1116 = zext i17 %temp0_0_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:47  %zext_ln1116_1 = zext i17 %temp0_1_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:48  %zext_ln1116_2 = zext i17 %temp0_2_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:49  %zext_ln1116_3 = zext i17 %temp0_3_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:50  %zext_ln1116_4 = zext i17 %temp0_4_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:51  %zext_ln1116_5 = zext i17 %temp0_5_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:52  %zext_ln1116_6 = zext i17 %temp0_6_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:53  %zext_ln1116_7 = zext i17 %temp0_7_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:54  %zext_ln1116_8 = zext i17 %temp0_8_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:55  %zext_ln1116_9 = zext i17 %temp0_9_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:56  %zext_ln1116_10 = zext i17 %temp0_10_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:57  %zext_ln1116_11 = zext i17 %temp0_11_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:58  %zext_ln1116_12 = zext i17 %temp0_12_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:59  %zext_ln1116_13 = zext i17 %temp0_13_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:60  %zext_ln1116_14 = zext i17 %temp0_14_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="34" op_0_bw="17">
<![CDATA[
.preheader127.preheader:61  %zext_ln1116_15 = zext i17 %temp0_15_V to i34

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader127.preheader:62  br label %.preheader126

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader126:0  %i_1 = phi i32 [ %i, %hls_label_1 ], [ 0, %.preheader127.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader126:1  %icmp_ln31 = icmp eq i32 %i_1, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader126:2  %i = add i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader126:3  br i1 %icmp_ln31, label %0, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:3  %my_input1_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)

]]></Node>
<StgValue><ssdm name="my_input1_V_read"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="24">
<![CDATA[
hls_label_1:4  %trunc_ln356 = trunc i24 %my_input1_V_read to i17

]]></Node>
<StgValue><ssdm name="trunc_ln356"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="34" op_0_bw="17">
<![CDATA[
hls_label_1:11  %zext_ln1118 = zext i17 %trunc_ln356 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:12  %mul_ln1118 = mul i34 %zext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:13  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118, i32 2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:36  %mul_ln1118_4 = mul i34 %zext_ln1116_4, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:37  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_4, i32 2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:57  %mul_ln1118_8 = mul i34 %zext_ln1116_8, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:58  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_8, i32 2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:78  %mul_ln1118_12 = mul i34 %zext_ln1116_12, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:79  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_12, i32 2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_1:5  %my_input1_V_read_1 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)

]]></Node>
<StgValue><ssdm name="my_input1_V_read_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="24">
<![CDATA[
hls_label_1:6  %trunc_ln356_1 = trunc i24 %my_input1_V_read_1 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln356_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
hls_label_1:14  %and_ln = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="34" op_0_bw="17">
<![CDATA[
hls_label_1:15  %zext_ln1118_1 = zext i17 %trunc_ln356_1 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:16  %mul_ln1118_1 = mul i34 %zext_ln1116_1, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:17  %zext_ln728 = zext i34 %and_ln to i35

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:18  %zext_ln1192 = zext i34 %mul_ln1118_1 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_1:19  %add_ln1192 = add i35 %zext_ln1192, %zext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:22  %tmp_2 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192, i32 2, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
hls_label_1:38  %and_ln728_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln728_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:39  %mul_ln1118_5 = mul i34 %zext_ln1116_5, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:40  %zext_ln728_2 = zext i34 %and_ln728_1 to i35

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:41  %zext_ln1192_3 = zext i34 %mul_ln1118_5 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1192_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_1:42  %add_ln1192_3 = add i35 %zext_ln1192_3, %zext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:44  %tmp_5 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_3, i32 2, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
hls_label_1:59  %and_ln728_2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln728_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:60  %mul_ln1118_9 = mul i34 %zext_ln1116_9, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:61  %zext_ln728_4 = zext i34 %and_ln728_2 to i35

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:62  %zext_ln1192_6 = zext i34 %mul_ln1118_9 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1192_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_1:63  %add_ln1192_6 = add i35 %zext_ln1192_6, %zext_ln728_4

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:65  %tmp_8 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_6, i32 2, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
hls_label_1:80  %and_ln728_3 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_s, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln728_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:81  %mul_ln1118_13 = mul i34 %zext_ln1116_13, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:82  %zext_ln728_6 = zext i34 %and_ln728_3 to i35

]]></Node>
<StgValue><ssdm name="zext_ln728_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="35" op_0_bw="34">
<![CDATA[
hls_label_1:83  %zext_ln1192_9 = zext i34 %mul_ln1118_13 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1192_9"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_1:84  %add_ln1192_9 = add i35 %zext_ln1192_9, %zext_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:86  %tmp_10 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_9, i32 2, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_1:7  %my_input1_V_read_2 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)

]]></Node>
<StgValue><ssdm name="my_input1_V_read_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="24">
<![CDATA[
hls_label_1:8  %trunc_ln356_2 = trunc i24 %my_input1_V_read_2 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln356_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="34" op_0_bw="17">
<![CDATA[
hls_label_1:20  %zext_ln1118_2 = zext i17 %trunc_ln356_2 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:21  %mul_ln1118_2 = mul i34 %zext_ln1116_2, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="35" op_0_bw="35" op_1_bw="33" op_2_bw="2">
<![CDATA[
hls_label_1:23  %shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="35">
<![CDATA[
hls_label_1:24  %zext_ln728_1 = zext i35 %shl_ln to i36

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:25  %zext_ln1192_1 = zext i34 %mul_ln1118_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:26  %add_ln1192_1 = add i36 %zext_ln1192_1, %zext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:29  %tmp_3 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_1, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:43  %mul_ln1118_6 = mul i34 %zext_ln1116_6, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="35" op_1_bw="33" op_2_bw="2">
<![CDATA[
hls_label_1:45  %shl_ln728_2 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="36" op_0_bw="35">
<![CDATA[
hls_label_1:46  %zext_ln728_3 = zext i35 %shl_ln728_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:47  %zext_ln1192_4 = zext i34 %mul_ln1118_6 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:48  %add_ln1192_4 = add i36 %zext_ln1192_4, %zext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:50  %tmp_6 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_4, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:64  %mul_ln1118_10 = mul i34 %zext_ln1116_10, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="35" op_0_bw="35" op_1_bw="33" op_2_bw="2">
<![CDATA[
hls_label_1:66  %shl_ln728_4 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="36" op_0_bw="35">
<![CDATA[
hls_label_1:67  %zext_ln728_5 = zext i35 %shl_ln728_4 to i36

]]></Node>
<StgValue><ssdm name="zext_ln728_5"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:68  %zext_ln1192_7 = zext i34 %mul_ln1118_10 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_7"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:69  %add_ln1192_7 = add i36 %zext_ln1192_7, %zext_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:71  %tmp_9 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_7, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:85  %mul_ln1118_14 = mul i34 %zext_ln1116_14, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="35" op_0_bw="35" op_1_bw="33" op_2_bw="2">
<![CDATA[
hls_label_1:87  %shl_ln728_6 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="36" op_0_bw="35">
<![CDATA[
hls_label_1:88  %zext_ln728_7 = zext i35 %shl_ln728_6 to i36

]]></Node>
<StgValue><ssdm name="zext_ln728_7"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:89  %zext_ln1192_10 = zext i34 %mul_ln1118_14 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_10"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:90  %add_ln1192_10 = add i36 %zext_ln1192_10, %zext_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:92  %tmp_11 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_10, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_1:9  %my_input1_V_read_3 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)

]]></Node>
<StgValue><ssdm name="my_input1_V_read_3"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="24">
<![CDATA[
hls_label_1:10  %trunc_ln356_3 = trunc i24 %my_input1_V_read_3 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln356_3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="34" op_0_bw="17">
<![CDATA[
hls_label_1:27  %zext_ln1118_3 = zext i17 %trunc_ln356_3 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:28  %mul_ln1118_3 = mul i34 %zext_ln1116_3, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="36" op_0_bw="36" op_1_bw="34" op_2_bw="2">
<![CDATA[
hls_label_1:30  %shl_ln728_1 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:31  %zext_ln1192_2 = zext i34 %mul_ln1118_3 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:32  %add_ln1192_2 = add i36 %zext_ln1192_2, %shl_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:33  %trunc_ln708_2 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_2, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:34  %icmp_ln1494 = icmp ugt i34 %trunc_ln708_2, %threshold_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:49  %mul_ln1118_7 = mul i34 %zext_ln1116_7, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="36" op_0_bw="36" op_1_bw="34" op_2_bw="2">
<![CDATA[
hls_label_1:51  %shl_ln728_3 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:52  %zext_ln1192_5 = zext i34 %mul_ln1118_7 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_5"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:53  %add_ln1192_5 = add i36 %zext_ln1192_5, %shl_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:54  %trunc_ln708_5 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_5, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:55  %icmp_ln1494_1 = icmp ugt i34 %trunc_ln708_5, %threshold_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:70  %mul_ln1118_11 = mul i34 %zext_ln1116_11, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="36" op_1_bw="34" op_2_bw="2">
<![CDATA[
hls_label_1:72  %shl_ln728_5 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:73  %zext_ln1192_8 = zext i34 %mul_ln1118_11 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_8"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:74  %add_ln1192_8 = add i36 %zext_ln1192_8, %shl_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:75  %trunc_ln708_8 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_8, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:76  %icmp_ln1494_2 = icmp ugt i34 %trunc_ln708_8, %threshold_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:91  %mul_ln1118_15 = mul i34 %zext_ln1116_15, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="36" op_0_bw="36" op_1_bw="34" op_2_bw="2">
<![CDATA[
hls_label_1:93  %shl_ln728_7 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_11, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="36" op_0_bw="34">
<![CDATA[
hls_label_1:94  %zext_ln1192_11 = zext i34 %mul_ln1118_15 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1192_11"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_1:95  %add_ln1192_11 = add i36 %zext_ln1192_11, %shl_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="34" op_0_bw="34" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:96  %trunc_ln708_s = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_11, i32 2, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1:97  %icmp_ln1494_3 = icmp ugt i34 %trunc_ln708_s, %threshold_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:35  %zext_ln1118_4 = zext i1 %icmp_ln1494 to i2

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:56  %zext_ln1118_5 = zext i1 %icmp_ln1494_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:77  %zext_ln1118_6 = zext i1 %icmp_ln1494_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:98  %zext_ln50 = zext i1 %icmp_ln1494_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1:99  %add_ln50 = add i2 %zext_ln1118_4, %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="2">
<![CDATA[
hls_label_1:100  %zext_ln50_1 = zext i2 %add_ln50 to i3

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1:101  %add_ln50_1 = add i2 %zext_ln50, %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="2">
<![CDATA[
hls_label_1:102  %zext_ln50_2 = zext i2 %add_ln50_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:103  %add_ln50_2 = add i3 %zext_ln50_1, %zext_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:104  %icmp_ln52 = icmp eq i3 %add_ln50_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
hls_label_1:105  %select_ln52 = select i1 %icmp_ln52, i34 0, i34 %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="40" op_0_bw="34">
<![CDATA[
hls_label_1:106  %zext_ln356 = zext i34 %select_ln52 to i40

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
hls_label_1:107  call void @_ssdm_op_Write.axis.i40P(i40* %my_output_V, i40 %zext_ln356)

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
hls_label_1:107  call void @_ssdm_op_Write.axis.i40P(i40* %my_output_V, i40 %zext_ln356)

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:108  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:109  br label %.preheader126

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
