# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do MC6820_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820 {C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:55:39 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820" C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820.v 
# -- Compiling module MC6820
# 
# Top level modules:
# 	MC6820
# End time: 16:55:39 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820 {C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:55:40 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820" C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v 
# -- Compiling module MC6820_bench
# 
# Top level modules:
# 	MC6820_bench
# End time: 16:55:40 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MC6820_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" MC6820_bench 
# Start time: 16:55:40 on Dec 20,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.MC6820_bench(fast)
# Loading work.MC6820(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# DI =   8, DO =   x, reset = 0, rw = 0, enable = 1
# DI =   8, DO =   x, reset = 1, rw = 0, enable = 0
# DI =   8, DO =   0, reset = 1, rw = 1, enable = 1
# DI = 251, DO =   0, reset = 1, rw = 0, enable = 0
# DI = 251, DO =   0, reset = 1, rw = 0, enable = 1
# DI = 251, DO =   0, reset = 1, rw = 1, enable = 0
# DI = 251, DO =  59, reset = 1, rw = 1, enable = 1
# CA1 = 1, IRQA = 1
# CRA[1] && CA1
# CA1 = 1, IRQA = 0
# ** Note: $finish    : C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v(170)
#    Time: 360 ns  Iteration: 0  Instance: /MC6820_bench
# 1
# Break in Module MC6820_bench at C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v line 170
