/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  reg [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~in_data[13];
  assign celloutsig_0_28z = ~celloutsig_0_16z;
  assign celloutsig_0_6z = ~((celloutsig_0_5z[4] | celloutsig_0_0z) & (celloutsig_0_4z | celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_8z | celloutsig_0_3z) & (celloutsig_0_1z | celloutsig_0_8z));
  assign celloutsig_1_5z = { celloutsig_1_0z[6:0], celloutsig_1_4z } + { celloutsig_1_2z[6:0], celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[3], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } + { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_12z[7:3], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z } + { celloutsig_0_13z[2:0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z[5:2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z[4:0], celloutsig_1_7z[3:1], 1'h1 } / { 1'h1, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z[3:1], 1'h1, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_12z / { 1'h1, celloutsig_1_11z[6:2] };
  assign celloutsig_0_13z = { celloutsig_0_9z[4], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z } / { 1'h1, in_data[8:7], celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[49:46], celloutsig_0_0z } == { in_data[84:81], celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[9:0], celloutsig_0_2z } >= { in_data[39:31], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_2z[7:3] >= celloutsig_1_8z[7:3];
  assign celloutsig_1_17z = celloutsig_1_8z[9:7] >= { celloutsig_1_11z[5:4], celloutsig_1_10z };
  assign celloutsig_0_8z = { in_data[45:36], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z } || { in_data[86:77], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_12z[4:3], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_6z } || { celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_16z = celloutsig_1_4z & ~(celloutsig_1_12z[5]);
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_4z } * { celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_5z[5:2] = celloutsig_0_1z ? { in_data[29:27], celloutsig_0_2z } : { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[76:73], celloutsig_0_0z } != in_data[43:39];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z } != { in_data[65], celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[115:106];
  assign celloutsig_1_19z = { celloutsig_1_0z[6:5], celloutsig_1_16z, celloutsig_1_17z } !== celloutsig_1_15z[4:1];
  assign celloutsig_0_16z = { celloutsig_0_15z[10:1], celloutsig_0_1z, celloutsig_0_14z } !== { celloutsig_0_12z[5:4], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_9z = & in_data[142:135];
  assign celloutsig_0_11z = | { celloutsig_0_7z[1], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_12z[3:2], celloutsig_1_16z } >>> { celloutsig_1_7z[2:1], 1'h1 };
  assign celloutsig_1_8z = { celloutsig_1_5z[6:4], celloutsig_1_4z, celloutsig_1_3z } - { celloutsig_1_2z[1:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_0z[8:3] - celloutsig_1_2z[6:1];
  assign celloutsig_0_7z = { celloutsig_0_5z[3:2], celloutsig_0_1z, celloutsig_0_0z } ~^ { in_data[79:78], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:0] ^ in_data[109:102];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[4] & celloutsig_1_1z) | celloutsig_1_2z[4]);
  assign celloutsig_0_19z = ~((celloutsig_0_16z & celloutsig_0_13z[3]) | celloutsig_0_6z);
  assign celloutsig_1_1z = ~((in_data[115] & celloutsig_1_0z[1]) | in_data[98]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[186:180];
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_14z = { in_data[15:12], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_27z = { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_0z = ~((in_data[20] & in_data[48]) | (in_data[79] & in_data[91]));
  assign celloutsig_1_7z[3:1] = in_data[129:127] ~^ { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_5z[1:0] = { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_7z[0] = 1'h1;
  assign { out_data[130:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
