[connectivity]
sp=jac4_1_opt_d32_accel_1.in_update_0_sm144_0199_read_pipe0:DDR[0]
sp=jac4_1_opt_d32_accel_1.jac4_1_update_0_sm133_0271_write_pipe0:DDR[1]
