###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        68608   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54982   # Number of read row buffer hits
num_read_cmds                  =        68608   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13643   # Number of ACT commands
num_pre_cmds                   =        13626   # Number of PRE commands
num_ondemand_pres              =         2025   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6562226   # Cyles of rank active rank.0
rank_active_cycles.1           =      6002544   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3437774   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3997456   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        61745   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          273   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           34   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           15   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           15   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6486   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35642   # Read request latency (cycles)
read_latency[40-59]            =        16842   # Read request latency (cycles)
read_latency[60-79]            =         5611   # Read request latency (cycles)
read_latency[80-99]            =         1692   # Read request latency (cycles)
read_latency[100-119]          =         1181   # Read request latency (cycles)
read_latency[120-139]          =          881   # Read request latency (cycles)
read_latency[140-159]          =          502   # Read request latency (cycles)
read_latency[160-179]          =          496   # Read request latency (cycles)
read_latency[180-199]          =          457   # Read request latency (cycles)
read_latency[200-]             =         5304   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.76627e+08   # Read energy
act_energy                     =  3.73272e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65013e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91878e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.09483e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.74559e+09   # Active standby energy rank.1
average_read_latency           =      75.0978   # Average read request latency (cycles)
average_interarrival           =      145.741   # Average request interarrival latency (cycles)
total_energy                   =  1.24279e+10   # Total energy (pJ)
average_power                  =      1242.79   # Average power (mW)
average_bandwidth              =     0.585455   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        63029   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        51038   # Number of read row buffer hits
num_read_cmds                  =        63029   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        12010   # Number of ACT commands
num_pre_cmds                   =        11996   # Number of PRE commands
num_ondemand_pres              =         1401   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6234394   # Cyles of rank active rank.0
rank_active_cycles.1           =      6246200   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3765606   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3753800   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        56173   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          289   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           68   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6416   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34557   # Read request latency (cycles)
read_latency[40-59]            =        15732   # Read request latency (cycles)
read_latency[60-79]            =         4736   # Read request latency (cycles)
read_latency[80-99]            =         1417   # Read request latency (cycles)
read_latency[100-119]          =          937   # Read request latency (cycles)
read_latency[120-139]          =          757   # Read request latency (cycles)
read_latency[140-159]          =          565   # Read request latency (cycles)
read_latency[160-179]          =          432   # Read request latency (cycles)
read_latency[180-199]          =          363   # Read request latency (cycles)
read_latency[200-]             =         3533   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.54133e+08   # Read energy
act_energy                     =  3.28594e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80749e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80182e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.89026e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.89763e+09   # Active standby energy rank.1
average_read_latency           =      61.5539   # Average read request latency (cycles)
average_interarrival           =      158.642   # Average request interarrival latency (cycles)
total_energy                   =  1.23888e+10   # Total energy (pJ)
average_power                  =      1238.88   # Average power (mW)
average_bandwidth              =     0.537847   # Average bandwidth
