

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Mon May  5 18:45:19 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----------+---------------+-----------+-----------+--------------+----------+
        |                 |     Latency     |   Iteration   |  Initiation Interval  |     Trip     |          |
        |    Loop Name    | min |    max    |    Latency    |  achieved |   target  |     Count    | Pipelined|
        +-----------------+-----+-----------+---------------+-----------+-----------+--------------+----------+
        |- Loop 1         |    ?|          ?|              ?|          -|          -|             ?|    no    |
        | + Loop 1.1      |    0|  234881017|              7|          -|          -| 0 ~ 33554431 |    no    |
        | + Loop 1.2      |    ?|          ?| 2 ~ 234881019 |          -|          -|             ?|    no    |
        |  ++ Loop 1.2.1  |    0|  234881017|              7|          -|          -| 0 ~ 33554431 |    no    |
        | + Loop 1.3      |    0|   67108862|              2|          -|          -| 0 ~ 33554431 |    no    |
        +-----------------+-----+-----------+---------------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     542|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     192|
|Register         |        -|      -|     450|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     450|     734|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_349_p2      |     +    |      0|  0|  32|          32|          32|
    |j_1_fu_299_p2      |     +    |      0|  0|  32|          32|           1|
    |t1_1_fu_265_p2     |     +    |      0|  0|  32|          32|           1|
    |t1_2_fu_310_p2     |     +    |      0|  0|  32|          32|           1|
    |t1_3_fu_337_p2     |     +    |      0|  0|  32|          32|           1|
    |tmp_10_fu_343_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_5_fu_271_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_8_fu_316_p2    |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_185_p2    |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_fu_205_p2  |     -    |      0|  0|  25|           1|          25|
    |tmp_fu_225_p3      |  Select  |      0|  0|  25|           1|          25|
    |tmp_2_fu_305_p2    |   icmp   |      0|  0|  40|          32|          32|
    |tmp_3_fu_255_p2    |   icmp   |      0|  0|  40|          32|          32|
    |tmp_4_fu_260_p2    |   icmp   |      0|  0|  40|          32|          32|
    |tmp_7_fu_332_p2    |   icmp   |      0|  0|  40|          32|          32|
    |tmp_s_fu_294_p2    |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_138     |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_82      |    or    |      0|  0|   2|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 542|         421|         376|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |b3_address  |  32|          3|   32|         96|
    |i_reg_119   |  32|          2|   32|         64|
    |j_reg_142   |  32|          2|   32|         64|
    |t1_reg_131  |  32|          2|   32|         64|
    |t3_reg_165  |  32|          2|   32|         64|
    |t_reg_154   |  32|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       | 192|         13|  192|        416|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+-----+-----------+
    |          Name          | FF | Bits| Const Bits|
    +------------------------+----+-----+-----------+
    |ap_CS_fsm               |   5|    5|          0|
    |blockSize_read_reg_364  |  32|   32|          0|
    |dim_cast_reg_370        |  29|   32|          3|
    |i_reg_119               |  32|   32|          0|
    |j_1_reg_409             |  32|   32|          0|
    |j_reg_142               |  32|   32|          0|
    |t1_1_reg_384            |  32|   32|          0|
    |t1_2_reg_417            |  32|   32|          0|
    |t1_3_reg_436            |  32|   32|          0|
    |t1_reg_131              |  32|   32|          0|
    |t3_reg_165              |  32|   32|          0|
    |t_reg_154               |  32|   32|          0|
    |tmp_10_reg_441          |  32|   32|          0|
    |tmp_5_reg_389           |  32|   32|          0|
    |tmp_8_reg_422           |  32|   32|          0|
    +------------------------+----+-----+-----------+
    |Total                   | 450|  453|          3|
    +------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|b1_req_din        | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_full_n     |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_write      | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_empty_n    |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_read       | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_address        | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_datain         |  in |  256|   ap_bus   |      b1      |    pointer   |
|b1_dataout        | out |  256|   ap_bus   |      b1      |    pointer   |
|b1_size           | out |   32|   ap_bus   |      b1      |    pointer   |
|b2_req_din        | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_full_n     |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_write      | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_empty_n    |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_read       | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_address        | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_datain         |  in |  256|   ap_bus   |      b2      |    pointer   |
|b2_dataout        | out |  256|   ap_bus   |      b2      |    pointer   |
|b2_size           | out |   32|   ap_bus   |      b2      |    pointer   |
|b3_req_din        | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_full_n     |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_write      | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_empty_n    |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_read       | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_address        | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_datain         |  in |  256|   ap_bus   |      b3      |    pointer   |
|b3_dataout        | out |  256|   ap_bus   |      b3      |    pointer   |
|b3_size           | out |   32|   ap_bus   |      b3      |    pointer   |
|blockSize         |  in |   32|    ap_hs   |   blockSize  |    scalar    |
|blockSize_ap_vld  |  in |    1|    ap_hs   |   blockSize  |    scalar    |
|blockSize_ap_ack  | out |    1|    ap_hs   |   blockSize  |    scalar    |
+------------------+-----+-----+------------+--------------+--------------+

