INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kent_0
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:14]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rst' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
WARNING: [VRFC 10-3676] redeclaration of ansi port 'central_processing_unit_clk' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'central_processing_unit_rst' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'we_cycle' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kent_0_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:23]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:24]
