// Seed: 3984864327
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wire id_3
);
  logic id_5;
  ;
  initial id_5 = (id_1 ==? 1);
  always @(1) this <= -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd32
) (
    output tri1 id_0,
    input supply1 id_1,
    output wire _id_2,
    input wand id_3,
    input tri id_4
);
  logic [-1 : id_2] id_6 = 1;
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
