
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3538515
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.262 ; gain = 239.832 ; free physical = 92436 ; free virtual = 202813
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.316; parent = 3040.234; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3113.199 ; gain = 315.770 ; free physical = 92370 ; free virtual = 202747
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4086.285; parent = 3113.203; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.012 ; gain = 333.582 ; free physical = 92371 ; free virtual = 202749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.098; parent = 3131.016; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.012 ; gain = 333.582 ; free physical = 92371 ; free virtual = 202749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.098; parent = 3131.016; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.012 ; gain = 0.000 ; free physical = 92379 ; free virtual = 202756
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.730 ; gain = 0.000 ; free physical = 92417 ; free virtual = 202794
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3301.730 ; gain = 0.000 ; free physical = 92426 ; free virtual = 202803
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3301.730 ; gain = 504.301 ; free physical = 92475 ; free virtual = 202852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4242.801; parent = 3269.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3301.730 ; gain = 504.301 ; free physical = 92475 ; free virtual = 202852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4242.801; parent = 3269.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3301.730 ; gain = 504.301 ; free physical = 92476 ; free virtual = 202853
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4242.801; parent = 3269.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3301.730 ; gain = 504.301 ; free physical = 92489 ; free virtual = 202866
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.524; parent = 2372.405; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4242.801; parent = 3269.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 49    
+---Registers : 
	               17 Bit    Registers := 52    
	               11 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3301.730 ; gain = 504.301 ; free physical = 92626 ; free virtual = 203011
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.786; parent = 2383.698; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4242.801; parent = 3269.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3690.137 ; gain = 892.707 ; free physical = 92117 ; free virtual = 202501
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.575; parent = 2973.487; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4663.223; parent = 3690.141; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3698.137 ; gain = 900.707 ; free physical = 92110 ; free virtual = 202495
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.474; parent = 2980.386; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.223; parent = 3698.141; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91898 ; free virtual = 202282
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.091; parent = 2988.003; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91899 ; free virtual = 202283
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.474; parent = 2988.386; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91899 ; free virtual = 202283
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.474; parent = 2988.386; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91898 ; free virtual = 202282
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.638; parent = 2988.550; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91898 ; free virtual = 202282
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.716; parent = 2988.628; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91891 ; free virtual = 202275
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.855; parent = 2988.768; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91899 ; free virtual = 202284
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.872; parent = 2988.784; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage5_reg[3][11] | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|dotprod     | vld_layer7_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   199|
|3     |LUT2   |   895|
|4     |LUT3   |   200|
|5     |LUT4   |   500|
|6     |LUT5   |  1250|
|7     |LUT6   |  1650|
|8     |SRL16E |    13|
|9     |FDRE   |  1204|
|10    |IBUF   |  1003|
|11    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3913.168 ; gain = 1115.738 ; free physical = 91899 ; free virtual = 202284
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.903; parent = 2988.815; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4886.254; parent = 3913.172; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3913.168 ; gain = 945.020 ; free physical = 91934 ; free virtual = 202318
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3913.176 ; gain = 1115.738 ; free physical = 91934 ; free virtual = 202319
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3924.137 ; gain = 0.000 ; free physical = 92038 ; free virtual = 202422
INFO: [Netlist 29-17] Analyzing 1203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3948.148 ; gain = 0.000 ; free physical = 91956 ; free virtual = 202341
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1003 instances

Synth Design complete, checksum: 852ba20a
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3948.148 ; gain = 2243.539 ; free physical = 92111 ; free virtual = 202495
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W5_N5/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4581.340 ; gain = 633.191 ; free physical = 91645 ; free virtual = 202029
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:10:24 2025...
