// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

// DATE "11/04/2012 23:51:35"

// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module register_file (
	rd1,
	rd2,
	ra1,
	ra2,
	wa,
	wd,
	we,
	clk,
	n_rst);
output 	[31:0] rd1;
output 	[31:0] rd2;
input 	[2:0] ra1;
input 	[2:0] ra2;
input 	[2:0] wa;
input 	[31:0] wd;
input 	we;
input 	clk;
input 	n_rst;

// Design Ports Information
// rd1[0]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[1]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[2]	=>  Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[4]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[5]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[6]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[7]	=>  Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[8]	=>  Location: PIN_216,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[9]	=>  Location: PIN_186,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[10]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[11]	=>  Location: PIN_225,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[12]	=>  Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[13]	=>  Location: PIN_223,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[14]	=>  Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[15]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[16]	=>  Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[17]	=>  Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[18]	=>  Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[19]	=>  Location: PIN_198,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[20]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[21]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[22]	=>  Location: PIN_156,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[23]	=>  Location: PIN_208,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[24]	=>  Location: PIN_220,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[25]	=>  Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[26]	=>  Location: PIN_217,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[27]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[28]	=>  Location: PIN_227,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[29]	=>  Location: PIN_203,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[30]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[31]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[0]	=>  Location: PIN_194,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[1]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[2]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[3]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[4]	=>  Location: PIN_181,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[5]	=>  Location: PIN_224,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[6]	=>  Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[7]	=>  Location: PIN_193,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[8]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[9]	=>  Location: PIN_222,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[10]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[11]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[12]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[13]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[14]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[15]	=>  Location: PIN_213,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[16]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[17]	=>  Location: PIN_183,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[18]	=>  Location: PIN_180,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[19]	=>  Location: PIN_178,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[20]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[21]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[22]	=>  Location: PIN_206,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[23]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[24]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[25]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[26]	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[27]	=>  Location: PIN_218,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[28]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[29]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[30]	=>  Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[31]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra1[0]	=>  Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ra1[1]	=>  Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ra1[2]	=>  Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ra2[0]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ra2[1]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ra2[2]	=>  Location: PIN_199,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[0]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// n_rst	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wa[0]	=>  Location: PIN_177,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wa[1]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wa[2]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// we	=>  Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[1]	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[2]	=>  Location: PIN_196,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[3]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[4]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[5]	=>  Location: PIN_214,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[6]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[7]	=>  Location: PIN_174,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[8]	=>  Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[9]	=>  Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[10]	=>  Location: PIN_152,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[11]	=>  Location: PIN_153,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[12]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[13]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[14]	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[15]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[16]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[17]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[18]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[19]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[20]	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[21]	=>  Location: PIN_205,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[22]	=>  Location: PIN_204,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[23]	=>  Location: PIN_221,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[24]	=>  Location: PIN_207,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[25]	=>  Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[26]	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[27]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[28]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[29]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[30]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wd[31]	=>  Location: PIN_215,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_top_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \n_rst~combout ;
wire \we~combout ;
wire \Decoder0~1_combout ;
wire \rf[6][0]~regout ;
wire \Decoder0~2_combout ;
wire \rf[4][0]~regout ;
wire \Mux31~0 ;
wire \Decoder0~0_combout ;
wire \rf[5][0]~regout ;
wire \Mux63~0 ;
wire \Decoder0~3_combout ;
wire \rf[7][0]~regout ;
wire \Mux31~1 ;
wire \Decoder0~5_combout ;
wire \rf[1][0]~regout ;
wire \Decoder0~6_combout ;
wire \rf[0][0]~regout ;
wire \Mux31~2 ;
wire \Decoder0~4_combout ;
wire \rf[2][0]~regout ;
wire \Mux63~2 ;
wire \Decoder0~7_combout ;
wire \rf[3][0]~regout ;
wire \Mux31~3 ;
wire \Mux31~4_combout ;
wire \rf[1][1]~regout ;
wire \rf[0][1]~regout ;
wire \Mux30~2 ;
wire \rf[2][1]~regout ;
wire \Mux62~2 ;
wire \rf[3][1]~regout ;
wire \Mux30~3 ;
wire \rf[4][1]~regout ;
wire \rf[6][1]~regout ;
wire \Mux62~0 ;
wire \Mux30~0 ;
wire \rf[5][1]~regout ;
wire \rf[7][1]~regout ;
wire \Mux30~1 ;
wire \Mux30~4_combout ;
wire \rf[6][2]~regout ;
wire \rf[4][2]~regout ;
wire \Mux29~0 ;
wire \Mux61~0 ;
wire \rf[5][2]~regout ;
wire \rf[7][2]~regout ;
wire \Mux29~1 ;
wire \rf[1][2]~regout ;
wire \rf[0][2]~regout ;
wire \Mux29~2 ;
wire \rf[2][2]~regout ;
wire \Mux61~2 ;
wire \rf[3][2]~regout ;
wire \Mux29~3 ;
wire \Mux29~4_combout ;
wire \rf[6][3]~regout ;
wire \rf[4][3]~regout ;
wire \Mux28~0 ;
wire \rf[5][3]~regout ;
wire \Mux60~0 ;
wire \rf[7][3]~regout ;
wire \Mux28~1 ;
wire \rf[1][3]~regout ;
wire \rf[0][3]~regout ;
wire \Mux28~2 ;
wire \Mux60~2 ;
wire \rf[2][3]~regout ;
wire \rf[3][3]~regout ;
wire \Mux28~3 ;
wire \Mux28~4_combout ;
wire \rf[6][4]~regout ;
wire \rf[4][4]~regout ;
wire \Mux27~0 ;
wire \rf[5][4]~regout ;
wire \Mux59~0 ;
wire \rf[7][4]~regout ;
wire \Mux27~1 ;
wire \rf[0][4]~regout ;
wire \rf[1][4]~regout ;
wire \Mux59~2 ;
wire \Mux27~2 ;
wire \rf[2][4]~regout ;
wire \rf[3][4]~regout ;
wire \Mux27~3 ;
wire \Mux27~4_combout ;
wire \rf[1][5]~regout ;
wire \rf[0][5]~regout ;
wire \Mux26~2 ;
wire \rf[2][5]~regout ;
wire \Mux58~2 ;
wire \rf[3][5]~regout ;
wire \Mux26~3 ;
wire \rf[6][5]~regout ;
wire \rf[4][5]~regout ;
wire \Mux26~0 ;
wire \Mux58~0 ;
wire \rf[5][5]~regout ;
wire \rf[7][5]~regout ;
wire \Mux26~1 ;
wire \Mux26~4_combout ;
wire \rf[1][6]~regout ;
wire \rf[0][6]~regout ;
wire \Mux25~2 ;
wire \rf[2][6]~regout ;
wire \Mux57~2 ;
wire \rf[3][6]~regout ;
wire \Mux25~3 ;
wire \rf[6][6]~regout ;
wire \rf[4][6]~regout ;
wire \Mux25~0 ;
wire \rf[5][6]~regout ;
wire \Mux57~0 ;
wire \rf[7][6]~regout ;
wire \Mux25~1 ;
wire \Mux25~4_combout ;
wire \rf[6][7]~regout ;
wire \rf[4][7]~regout ;
wire \Mux24~0 ;
wire \Mux56~0 ;
wire \rf[5][7]~regout ;
wire \rf[7][7]~regout ;
wire \Mux24~1 ;
wire \rf[1][7]~regout ;
wire \rf[0][7]~regout ;
wire \Mux24~2 ;
wire \rf[2][7]~regout ;
wire \Mux56~2 ;
wire \rf[3][7]~regout ;
wire \Mux24~3 ;
wire \Mux24~4_combout ;
wire \rf[6][8]~regout ;
wire \rf[4][8]~regout ;
wire \Mux23~0 ;
wire \Mux55~0 ;
wire \rf[5][8]~regout ;
wire \rf[7][8]~regout ;
wire \Mux23~1 ;
wire \rf[1][8]~regout ;
wire \rf[0][8]~regout ;
wire \Mux23~2 ;
wire \Mux55~2 ;
wire \rf[2][8]~regout ;
wire \rf[3][8]~regout ;
wire \Mux23~3 ;
wire \Mux23~4_combout ;
wire \rf[1][9]~regout ;
wire \rf[0][9]~regout ;
wire \Mux22~2 ;
wire \rf[2][9]~regout ;
wire \Mux54~2 ;
wire \rf[3][9]~regout ;
wire \Mux22~3 ;
wire \rf[6][9]~regout ;
wire \rf[4][9]~regout ;
wire \Mux22~0 ;
wire \rf[5][9]~regout ;
wire \Mux54~0 ;
wire \rf[7][9]~regout ;
wire \Mux22~1 ;
wire \Mux22~4_combout ;
wire \rf[1][10]~regout ;
wire \rf[0][10]~regout ;
wire \Mux21~2 ;
wire \rf[2][10]~regout ;
wire \Mux53~2 ;
wire \rf[3][10]~regout ;
wire \Mux21~3 ;
wire \rf[6][10]~regout ;
wire \rf[4][10]~regout ;
wire \Mux21~0 ;
wire \rf[5][10]~regout ;
wire \Mux53~0 ;
wire \rf[7][10]~regout ;
wire \Mux21~1 ;
wire \Mux21~4_combout ;
wire \rf[1][11]~regout ;
wire \rf[0][11]~regout ;
wire \Mux20~2 ;
wire \rf[2][11]~regout ;
wire \Mux52~2 ;
wire \rf[3][11]~regout ;
wire \Mux20~3 ;
wire \rf[6][11]~regout ;
wire \rf[4][11]~regout ;
wire \Mux20~0 ;
wire \rf[5][11]~regout ;
wire \Mux52~0 ;
wire \rf[7][11]~regout ;
wire \Mux20~1 ;
wire \Mux20~4_combout ;
wire \rf[1][12]~regout ;
wire \rf[0][12]~regout ;
wire \Mux19~2 ;
wire \rf[2][12]~regout ;
wire \Mux51~2 ;
wire \rf[3][12]~regout ;
wire \Mux19~3 ;
wire \rf[6][12]~regout ;
wire \rf[4][12]~regout ;
wire \Mux19~0 ;
wire \Mux51~0 ;
wire \rf[5][12]~regout ;
wire \rf[7][12]~regout ;
wire \Mux19~1 ;
wire \Mux19~4_combout ;
wire \rf[0][13]~regout ;
wire \rf[1][13]~regout ;
wire \Mux50~2 ;
wire \Mux18~2 ;
wire \rf[2][13]~regout ;
wire \rf[3][13]~regout ;
wire \Mux18~3 ;
wire \rf[6][13]~regout ;
wire \rf[4][13]~regout ;
wire \Mux18~0 ;
wire \rf[5][13]~regout ;
wire \Mux50~0 ;
wire \rf[7][13]~regout ;
wire \Mux18~1 ;
wire \Mux18~4_combout ;
wire \rf[6][14]~regout ;
wire \rf[4][14]~regout ;
wire \Mux17~0 ;
wire \rf[5][14]~regout ;
wire \Mux49~0 ;
wire \rf[7][14]~regout ;
wire \Mux17~1 ;
wire \rf[1][14]~regout ;
wire \rf[0][14]~regout ;
wire \Mux17~2 ;
wire \rf[2][14]~regout ;
wire \Mux49~2 ;
wire \rf[3][14]~regout ;
wire \Mux17~3 ;
wire \Mux17~4_combout ;
wire \rf[6][15]~regout ;
wire \rf[4][15]~regout ;
wire \Mux16~0 ;
wire \Mux48~0 ;
wire \rf[5][15]~regout ;
wire \rf[7][15]~regout ;
wire \Mux16~1 ;
wire \rf[0][15]~regout ;
wire \rf[1][15]~regout ;
wire \Mux48~2 ;
wire \Mux16~2 ;
wire \rf[2][15]~regout ;
wire \rf[3][15]~regout ;
wire \Mux16~3 ;
wire \Mux16~4_combout ;
wire \rf[0][16]~regout ;
wire \rf[1][16]~regout ;
wire \Mux47~2 ;
wire \Mux15~2 ;
wire \rf[2][16]~regout ;
wire \rf[3][16]~regout ;
wire \Mux15~3 ;
wire \rf[6][16]~regout ;
wire \rf[4][16]~regout ;
wire \Mux15~0 ;
wire \rf[5][16]~regout ;
wire \Mux47~0 ;
wire \rf[7][16]~regout ;
wire \Mux15~1 ;
wire \Mux15~4_combout ;
wire \rf[6][17]~regout ;
wire \rf[4][17]~regout ;
wire \Mux14~0 ;
wire \rf[5][17]~regout ;
wire \Mux46~0 ;
wire \rf[7][17]~regout ;
wire \Mux14~1 ;
wire \rf[1][17]~regout ;
wire \rf[0][17]~regout ;
wire \Mux14~2 ;
wire \rf[2][17]~regout ;
wire \Mux46~2 ;
wire \rf[3][17]~regout ;
wire \Mux14~3 ;
wire \Mux14~4_combout ;
wire \rf[1][18]~regout ;
wire \rf[0][18]~regout ;
wire \Mux13~2 ;
wire \rf[2][18]~regout ;
wire \Mux45~2 ;
wire \rf[3][18]~regout ;
wire \Mux13~3 ;
wire \rf[6][18]~regout ;
wire \rf[4][18]~regout ;
wire \Mux13~0 ;
wire \Mux45~0 ;
wire \rf[5][18]~regout ;
wire \rf[7][18]~regout ;
wire \Mux13~1 ;
wire \Mux13~4_combout ;
wire \rf[6][19]~regout ;
wire \rf[4][19]~regout ;
wire \Mux12~0 ;
wire \Mux44~0 ;
wire \rf[5][19]~regout ;
wire \rf[7][19]~regout ;
wire \Mux12~1 ;
wire \rf[0][19]~regout ;
wire \rf[1][19]~regout ;
wire \Mux44~2 ;
wire \Mux12~2 ;
wire \rf[2][19]~regout ;
wire \rf[3][19]~regout ;
wire \Mux12~3 ;
wire \Mux12~4_combout ;
wire \rf[0][20]~regout ;
wire \rf[1][20]~regout ;
wire \Mux43~2 ;
wire \Mux11~2 ;
wire \rf[2][20]~regout ;
wire \rf[3][20]~regout ;
wire \Mux11~3 ;
wire \rf[6][20]~regout ;
wire \rf[4][20]~regout ;
wire \Mux11~0 ;
wire \Mux43~0 ;
wire \rf[5][20]~regout ;
wire \rf[7][20]~regout ;
wire \Mux11~1 ;
wire \Mux11~4_combout ;
wire \rf[1][21]~regout ;
wire \rf[0][21]~regout ;
wire \Mux10~2 ;
wire \rf[2][21]~regout ;
wire \Mux42~2 ;
wire \rf[3][21]~regout ;
wire \Mux10~3 ;
wire \rf[4][21]~regout ;
wire \rf[6][21]~regout ;
wire \Mux42~0 ;
wire \Mux10~0 ;
wire \rf[5][21]~regout ;
wire \rf[7][21]~regout ;
wire \Mux10~1 ;
wire \Mux10~4_combout ;
wire \rf[0][22]~regout ;
wire \rf[1][22]~regout ;
wire \Mux41~2 ;
wire \Mux9~2 ;
wire \rf[2][22]~regout ;
wire \rf[3][22]~regout ;
wire \Mux9~3 ;
wire \rf[6][22]~regout ;
wire \rf[4][22]~regout ;
wire \Mux9~0 ;
wire \rf[5][22]~regout ;
wire \Mux41~0 ;
wire \rf[7][22]~regout ;
wire \Mux9~1 ;
wire \Mux9~4_combout ;
wire \rf[1][23]~regout ;
wire \rf[0][23]~regout ;
wire \Mux8~2 ;
wire \rf[2][23]~regout ;
wire \Mux40~2 ;
wire \rf[3][23]~regout ;
wire \Mux8~3 ;
wire \rf[6][23]~regout ;
wire \rf[4][23]~regout ;
wire \Mux8~0 ;
wire \rf[5][23]~regout ;
wire \Mux40~0 ;
wire \rf[7][23]~regout ;
wire \Mux8~1 ;
wire \Mux8~4_combout ;
wire \rf[6][24]~regout ;
wire \rf[4][24]~regout ;
wire \Mux7~0 ;
wire \rf[5][24]~regout ;
wire \Mux39~0 ;
wire \rf[7][24]~regout ;
wire \Mux7~1 ;
wire \rf[1][24]~regout ;
wire \rf[0][24]~regout ;
wire \Mux7~2 ;
wire \rf[2][24]~regout ;
wire \Mux39~2 ;
wire \rf[3][24]~regout ;
wire \Mux7~3 ;
wire \Mux7~4_combout ;
wire \rf[4][25]~regout ;
wire \rf[6][25]~regout ;
wire \Mux38~0 ;
wire \Mux6~0 ;
wire \rf[5][25]~regout ;
wire \rf[7][25]~regout ;
wire \Mux6~1 ;
wire \rf[1][25]~regout ;
wire \rf[0][25]~regout ;
wire \Mux6~2 ;
wire \rf[2][25]~regout ;
wire \Mux38~2 ;
wire \rf[3][25]~regout ;
wire \Mux6~3 ;
wire \Mux6~4_combout ;
wire \rf[1][26]~regout ;
wire \rf[0][26]~regout ;
wire \Mux5~2 ;
wire \rf[2][26]~regout ;
wire \Mux37~2 ;
wire \rf[3][26]~regout ;
wire \Mux5~3 ;
wire \rf[6][26]~regout ;
wire \rf[4][26]~regout ;
wire \Mux5~0 ;
wire \rf[5][26]~regout ;
wire \Mux37~0 ;
wire \rf[7][26]~regout ;
wire \Mux5~1 ;
wire \Mux5~4_combout ;
wire \rf[1][27]~regout ;
wire \rf[0][27]~regout ;
wire \Mux4~2 ;
wire \Mux36~2 ;
wire \rf[2][27]~regout ;
wire \rf[3][27]~regout ;
wire \Mux4~3 ;
wire \rf[4][27]~regout ;
wire \rf[6][27]~regout ;
wire \Mux36~0 ;
wire \Mux4~0 ;
wire \rf[5][27]~regout ;
wire \rf[7][27]~regout ;
wire \Mux4~1 ;
wire \Mux4~4_combout ;
wire \rf[1][28]~regout ;
wire \rf[0][28]~regout ;
wire \Mux3~2 ;
wire \rf[2][28]~regout ;
wire \Mux35~2 ;
wire \rf[3][28]~regout ;
wire \Mux3~3 ;
wire \rf[6][28]~regout ;
wire \rf[4][28]~regout ;
wire \Mux3~0 ;
wire \Mux35~0 ;
wire \rf[5][28]~regout ;
wire \rf[7][28]~regout ;
wire \Mux3~1 ;
wire \Mux3~4_combout ;
wire \rf[6][29]~regout ;
wire \rf[4][29]~regout ;
wire \Mux2~0 ;
wire \rf[5][29]~regout ;
wire \Mux34~0 ;
wire \rf[7][29]~regout ;
wire \Mux2~1 ;
wire \rf[1][29]~regout ;
wire \rf[0][29]~regout ;
wire \Mux2~2 ;
wire \Mux34~2 ;
wire \rf[2][29]~regout ;
wire \rf[3][29]~regout ;
wire \Mux2~3 ;
wire \Mux2~4_combout ;
wire \rf[6][30]~regout ;
wire \rf[4][30]~regout ;
wire \Mux1~0 ;
wire \rf[5][30]~regout ;
wire \Mux33~0 ;
wire \rf[7][30]~regout ;
wire \Mux1~1 ;
wire \rf[0][30]~regout ;
wire \rf[1][30]~regout ;
wire \Mux33~2 ;
wire \Mux1~2 ;
wire \rf[2][30]~regout ;
wire \rf[3][30]~regout ;
wire \Mux1~3 ;
wire \Mux1~4_combout ;
wire \rf[1][31]~regout ;
wire \rf[0][31]~regout ;
wire \Mux0~2 ;
wire \rf[2][31]~regout ;
wire \Mux32~2 ;
wire \rf[3][31]~regout ;
wire \Mux0~3 ;
wire \rf[6][31]~regout ;
wire \rf[4][31]~regout ;
wire \Mux0~0 ;
wire \rf[5][31]~regout ;
wire \Mux32~0 ;
wire \rf[7][31]~regout ;
wire \Mux0~1 ;
wire \Mux0~4_combout ;
wire \Mux63~3 ;
wire \Mux63~1 ;
wire \Mux63~4_combout ;
wire \Mux62~1 ;
wire \Mux62~3 ;
wire \Mux62~4_combout ;
wire \Mux61~1 ;
wire \Mux61~3 ;
wire \Mux61~4_combout ;
wire \Mux60~1 ;
wire \Mux60~3 ;
wire \Mux60~4_combout ;
wire \Mux59~3 ;
wire \Mux59~1 ;
wire \Mux59~4_combout ;
wire \Mux58~1 ;
wire \Mux58~3 ;
wire \Mux58~4_combout ;
wire \Mux57~3 ;
wire \Mux57~1 ;
wire \Mux57~4_combout ;
wire \Mux56~1 ;
wire \Mux56~3 ;
wire \Mux56~4_combout ;
wire \Mux55~1 ;
wire \Mux55~3 ;
wire \Mux55~4_combout ;
wire \Mux54~1 ;
wire \Mux54~3 ;
wire \Mux54~4_combout ;
wire \Mux53~1 ;
wire \Mux53~3 ;
wire \Mux53~4_combout ;
wire \Mux52~3 ;
wire \Mux52~1 ;
wire \Mux52~4_combout ;
wire \Mux51~3 ;
wire \Mux51~1 ;
wire \Mux51~4_combout ;
wire \Mux50~1 ;
wire \Mux50~3 ;
wire \Mux50~4_combout ;
wire \Mux49~3 ;
wire \Mux49~1 ;
wire \Mux49~4_combout ;
wire \Mux48~3 ;
wire \Mux48~1 ;
wire \Mux48~4_combout ;
wire \Mux47~3 ;
wire \Mux47~1 ;
wire \Mux47~4_combout ;
wire \Mux46~1 ;
wire \Mux46~3 ;
wire \Mux46~4_combout ;
wire \Mux45~1 ;
wire \Mux45~3 ;
wire \Mux45~4_combout ;
wire \Mux44~3 ;
wire \Mux44~1 ;
wire \Mux44~4_combout ;
wire \Mux43~3 ;
wire \Mux43~1 ;
wire \Mux43~4_combout ;
wire \Mux42~3 ;
wire \Mux42~1 ;
wire \Mux42~4_combout ;
wire \Mux41~3 ;
wire \Mux41~1 ;
wire \Mux41~4_combout ;
wire \Mux40~1 ;
wire \Mux40~3 ;
wire \Mux40~4_combout ;
wire \Mux39~1 ;
wire \Mux39~3 ;
wire \Mux39~4_combout ;
wire \Mux38~3 ;
wire \Mux38~1 ;
wire \Mux38~4_combout ;
wire \Mux37~1 ;
wire \Mux37~3 ;
wire \Mux37~4_combout ;
wire \Mux36~3 ;
wire \Mux36~1 ;
wire \Mux36~4_combout ;
wire \Mux35~3 ;
wire \Mux35~1 ;
wire \Mux35~4_combout ;
wire \Mux34~1 ;
wire \Mux34~3 ;
wire \Mux34~4_combout ;
wire \Mux33~1 ;
wire \Mux33~3 ;
wire \Mux33~4_combout ;
wire \Mux32~3 ;
wire \Mux32~1 ;
wire \Mux32~4_combout ;
wire [2:0] \ra1~combout ;
wire [2:0] \ra2~combout ;
wire [2:0] \wa~combout ;
wire [31:0] \wd~combout ;


// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ra1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ra1~combout [1]),
	.regout(),
	.padio(ra1[1]));
// synopsys translate_off
defparam \ra1[1]~I .input_async_reset = "none";
defparam \ra1[1]~I .input_power_up = "low";
defparam \ra1[1]~I .input_register_mode = "none";
defparam \ra1[1]~I .input_sync_reset = "none";
defparam \ra1[1]~I .oe_async_reset = "none";
defparam \ra1[1]~I .oe_power_up = "low";
defparam \ra1[1]~I .oe_register_mode = "none";
defparam \ra1[1]~I .oe_sync_reset = "none";
defparam \ra1[1]~I .operation_mode = "input";
defparam \ra1[1]~I .output_async_reset = "none";
defparam \ra1[1]~I .output_power_up = "low";
defparam \ra1[1]~I .output_register_mode = "none";
defparam \ra1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ra2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ra2~combout [1]),
	.regout(),
	.padio(ra2[1]));
// synopsys translate_off
defparam \ra2[1]~I .input_async_reset = "none";
defparam \ra2[1]~I .input_power_up = "low";
defparam \ra2[1]~I .input_register_mode = "none";
defparam \ra2[1]~I .input_sync_reset = "none";
defparam \ra2[1]~I .oe_async_reset = "none";
defparam \ra2[1]~I .oe_power_up = "low";
defparam \ra2[1]~I .oe_register_mode = "none";
defparam \ra2[1]~I .oe_sync_reset = "none";
defparam \ra2[1]~I .operation_mode = "input";
defparam \ra2[1]~I .output_async_reset = "none";
defparam \ra2[1]~I .output_power_up = "low";
defparam \ra2[1]~I .output_register_mode = "none";
defparam \ra2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [0]),
	.regout(),
	.padio(wd[0]));
// synopsys translate_off
defparam \wd[0]~I .input_async_reset = "none";
defparam \wd[0]~I .input_power_up = "low";
defparam \wd[0]~I .input_register_mode = "none";
defparam \wd[0]~I .input_sync_reset = "none";
defparam \wd[0]~I .oe_async_reset = "none";
defparam \wd[0]~I .oe_power_up = "low";
defparam \wd[0]~I .oe_register_mode = "none";
defparam \wd[0]~I .oe_sync_reset = "none";
defparam \wd[0]~I .operation_mode = "input";
defparam \wd[0]~I .output_async_reset = "none";
defparam \wd[0]~I .output_power_up = "low";
defparam \wd[0]~I .output_register_mode = "none";
defparam \wd[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ra1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ra1~combout [0]),
	.regout(),
	.padio(ra1[0]));
// synopsys translate_off
defparam \ra1[0]~I .input_async_reset = "none";
defparam \ra1[0]~I .input_power_up = "low";
defparam \ra1[0]~I .input_register_mode = "none";
defparam \ra1[0]~I .input_sync_reset = "none";
defparam \ra1[0]~I .oe_async_reset = "none";
defparam \ra1[0]~I .oe_power_up = "low";
defparam \ra1[0]~I .oe_register_mode = "none";
defparam \ra1[0]~I .oe_sync_reset = "none";
defparam \ra1[0]~I .operation_mode = "input";
defparam \ra1[0]~I .output_async_reset = "none";
defparam \ra1[0]~I .output_power_up = "low";
defparam \ra1[0]~I .output_register_mode = "none";
defparam \ra1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \n_rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\n_rst~combout ),
	.regout(),
	.padio(n_rst));
// synopsys translate_off
defparam \n_rst~I .input_async_reset = "none";
defparam \n_rst~I .input_power_up = "low";
defparam \n_rst~I .input_register_mode = "none";
defparam \n_rst~I .input_sync_reset = "none";
defparam \n_rst~I .oe_async_reset = "none";
defparam \n_rst~I .oe_power_up = "low";
defparam \n_rst~I .oe_register_mode = "none";
defparam \n_rst~I .oe_sync_reset = "none";
defparam \n_rst~I .operation_mode = "input";
defparam \n_rst~I .output_async_reset = "none";
defparam \n_rst~I .output_power_up = "low";
defparam \n_rst~I .output_register_mode = "none";
defparam \n_rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \we~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\we~combout ),
	.regout(),
	.padio(we));
// synopsys translate_off
defparam \we~I .input_async_reset = "none";
defparam \we~I .input_power_up = "low";
defparam \we~I .input_register_mode = "none";
defparam \we~I .input_sync_reset = "none";
defparam \we~I .oe_async_reset = "none";
defparam \we~I .oe_power_up = "low";
defparam \we~I .oe_register_mode = "none";
defparam \we~I .oe_sync_reset = "none";
defparam \we~I .operation_mode = "input";
defparam \we~I .output_async_reset = "none";
defparam \we~I .output_power_up = "low";
defparam \we~I .output_register_mode = "none";
defparam \we~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wa[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wa~combout [1]),
	.regout(),
	.padio(wa[1]));
// synopsys translate_off
defparam \wa[1]~I .input_async_reset = "none";
defparam \wa[1]~I .input_power_up = "low";
defparam \wa[1]~I .input_register_mode = "none";
defparam \wa[1]~I .input_sync_reset = "none";
defparam \wa[1]~I .oe_async_reset = "none";
defparam \wa[1]~I .oe_power_up = "low";
defparam \wa[1]~I .oe_register_mode = "none";
defparam \wa[1]~I .oe_sync_reset = "none";
defparam \wa[1]~I .operation_mode = "input";
defparam \wa[1]~I .output_async_reset = "none";
defparam \wa[1]~I .output_power_up = "low";
defparam \wa[1]~I .output_register_mode = "none";
defparam \wa[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_177,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wa[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wa~combout [0]),
	.regout(),
	.padio(wa[0]));
// synopsys translate_off
defparam \wa[0]~I .input_async_reset = "none";
defparam \wa[0]~I .input_power_up = "low";
defparam \wa[0]~I .input_register_mode = "none";
defparam \wa[0]~I .input_sync_reset = "none";
defparam \wa[0]~I .oe_async_reset = "none";
defparam \wa[0]~I .oe_power_up = "low";
defparam \wa[0]~I .oe_register_mode = "none";
defparam \wa[0]~I .oe_sync_reset = "none";
defparam \wa[0]~I .operation_mode = "input";
defparam \wa[0]~I .output_async_reset = "none";
defparam \wa[0]~I .output_power_up = "low";
defparam \wa[0]~I .output_register_mode = "none";
defparam \wa[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wa[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wa~combout [2]),
	.regout(),
	.padio(wa[2]));
// synopsys translate_off
defparam \wa[2]~I .input_async_reset = "none";
defparam \wa[2]~I .input_power_up = "low";
defparam \wa[2]~I .input_register_mode = "none";
defparam \wa[2]~I .input_sync_reset = "none";
defparam \wa[2]~I .oe_async_reset = "none";
defparam \wa[2]~I .oe_power_up = "low";
defparam \wa[2]~I .oe_register_mode = "none";
defparam \wa[2]~I .oe_sync_reset = "none";
defparam \wa[2]~I .operation_mode = "input";
defparam \wa[2]~I .output_async_reset = "none";
defparam \wa[2]~I .output_power_up = "low";
defparam \wa[2]~I .output_register_mode = "none";
defparam \wa[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y15_N2
cyclone_lcell \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\we~combout  & (\wa~combout [1] & (!\wa~combout [0] & \wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = "0800";
defparam \Decoder0~1 .operation_mode = "normal";
defparam \Decoder0~1 .output_mode = "comb_only";
defparam \Decoder0~1 .register_cascade_mode = "off";
defparam \Decoder0~1 .sum_lutc_input = "datac";
defparam \Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y9_N8
cyclone_lcell \rf[6][0] (
// Equation(s):
// \Mux31~0  = (\ra1~combout [1] & (((rf[6][0]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][0]~regout  & ((!\ra1~combout [0]))))
// \rf[6][0]~regout  = DFFEAS(\Mux31~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][0]~regout ),
	.datac(\wd~combout [0]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~0 ),
	.regout(\rf[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][0] .lut_mask = "aae4";
defparam \rf[6][0] .operation_mode = "normal";
defparam \rf[6][0] .output_mode = "reg_and_comb";
defparam \rf[6][0] .register_cascade_mode = "off";
defparam \rf[6][0] .sum_lutc_input = "qfbk";
defparam \rf[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ra2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ra2~combout [0]),
	.regout(),
	.padio(ra2[0]));
// synopsys translate_off
defparam \ra2[0]~I .input_async_reset = "none";
defparam \ra2[0]~I .input_power_up = "low";
defparam \ra2[0]~I .input_register_mode = "none";
defparam \ra2[0]~I .input_sync_reset = "none";
defparam \ra2[0]~I .oe_async_reset = "none";
defparam \ra2[0]~I .oe_power_up = "low";
defparam \ra2[0]~I .oe_register_mode = "none";
defparam \ra2[0]~I .oe_sync_reset = "none";
defparam \ra2[0]~I .operation_mode = "input";
defparam \ra2[0]~I .output_async_reset = "none";
defparam \ra2[0]~I .output_power_up = "low";
defparam \ra2[0]~I .output_register_mode = "none";
defparam \ra2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y15_N8
cyclone_lcell \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (\we~combout  & (!\wa~combout [1] & (!\wa~combout [0] & \wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = "0200";
defparam \Decoder0~2 .operation_mode = "normal";
defparam \Decoder0~2 .output_mode = "comb_only";
defparam \Decoder0~2 .register_cascade_mode = "off";
defparam \Decoder0~2 .sum_lutc_input = "datac";
defparam \Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y9_N1
cyclone_lcell \rf[4][0] (
// Equation(s):
// \Mux63~0  = (\ra2~combout [1] & ((\rf[6][0]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][0] & !\ra2~combout [0]))))
// \rf[4][0]~regout  = DFFEAS(\Mux63~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][0]~regout ),
	.datac(\wd~combout [0]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux63~0 ),
	.regout(\rf[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][0] .lut_mask = "aad8";
defparam \rf[4][0] .operation_mode = "normal";
defparam \rf[4][0] .output_mode = "reg_and_comb";
defparam \rf[4][0] .register_cascade_mode = "off";
defparam \rf[4][0] .sum_lutc_input = "qfbk";
defparam \rf[4][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y15_N6
cyclone_lcell \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\we~combout  & (!\wa~combout [1] & (\wa~combout [0] & \wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = "2000";
defparam \Decoder0~0 .operation_mode = "normal";
defparam \Decoder0~0 .output_mode = "comb_only";
defparam \Decoder0~0 .register_cascade_mode = "off";
defparam \Decoder0~0 .sum_lutc_input = "datac";
defparam \Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y10_N6
cyclone_lcell \rf[5][0] (
// Equation(s):
// \Mux31~1  = (\Mux31~0  & ((\rf[7][0]~regout ) # ((!\ra1~combout [0])))) # (!\Mux31~0  & (((rf[5][0] & \ra1~combout [0]))))
// \rf[5][0]~regout  = DFFEAS(\Mux31~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux31~0 ),
	.datab(\rf[7][0]~regout ),
	.datac(\wd~combout [0]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~1 ),
	.regout(\rf[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][0] .lut_mask = "d8aa";
defparam \rf[5][0] .operation_mode = "normal";
defparam \rf[5][0] .output_mode = "reg_and_comb";
defparam \rf[5][0] .register_cascade_mode = "off";
defparam \rf[5][0] .sum_lutc_input = "qfbk";
defparam \rf[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y15_N7
cyclone_lcell \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (\we~combout  & (\wa~combout [1] & (\wa~combout [0] & \wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = "8000";
defparam \Decoder0~3 .operation_mode = "normal";
defparam \Decoder0~3 .output_mode = "comb_only";
defparam \Decoder0~3 .register_cascade_mode = "off";
defparam \Decoder0~3 .sum_lutc_input = "datac";
defparam \Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y10_N4
cyclone_lcell \rf[7][0] (
// Equation(s):
// \Mux63~1  = (\ra2~combout [0] & ((\Mux63~0  & ((rf[7][0]))) # (!\Mux63~0  & (\rf[5][0]~regout )))) # (!\ra2~combout [0] & (((\Mux63~0 ))))
// \rf[7][0]~regout  = DFFEAS(\Mux63~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][0]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [0]),
	.datad(\Mux63~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux63~1 ),
	.regout(\rf[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][0] .lut_mask = "f388";
defparam \rf[7][0] .operation_mode = "normal";
defparam \rf[7][0] .output_mode = "reg_and_comb";
defparam \rf[7][0] .register_cascade_mode = "off";
defparam \rf[7][0] .sum_lutc_input = "qfbk";
defparam \rf[7][0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ra1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ra1~combout [2]),
	.regout(),
	.padio(ra1[2]));
// synopsys translate_off
defparam \ra1[2]~I .input_async_reset = "none";
defparam \ra1[2]~I .input_power_up = "low";
defparam \ra1[2]~I .input_register_mode = "none";
defparam \ra1[2]~I .input_sync_reset = "none";
defparam \ra1[2]~I .oe_async_reset = "none";
defparam \ra1[2]~I .oe_power_up = "low";
defparam \ra1[2]~I .oe_register_mode = "none";
defparam \ra1[2]~I .oe_sync_reset = "none";
defparam \ra1[2]~I .operation_mode = "input";
defparam \ra1[2]~I .output_async_reset = "none";
defparam \ra1[2]~I .output_power_up = "low";
defparam \ra1[2]~I .output_register_mode = "none";
defparam \ra1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y15_N9
cyclone_lcell \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (\we~combout  & (!\wa~combout [1] & (\wa~combout [0] & !\wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = "0020";
defparam \Decoder0~5 .operation_mode = "normal";
defparam \Decoder0~5 .output_mode = "comb_only";
defparam \Decoder0~5 .register_cascade_mode = "off";
defparam \Decoder0~5 .sum_lutc_input = "datac";
defparam \Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y11_N8
cyclone_lcell \rf[1][0] (
// Equation(s):
// \Mux31~2  = (\ra1~combout [0] & (((rf[1][0]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][0]~regout  & ((!\ra1~combout [1]))))
// \rf[1][0]~regout  = DFFEAS(\Mux31~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][0]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [0]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~2 ),
	.regout(\rf[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][0] .lut_mask = "cce2";
defparam \rf[1][0] .operation_mode = "normal";
defparam \rf[1][0] .output_mode = "reg_and_comb";
defparam \rf[1][0] .register_cascade_mode = "off";
defparam \rf[1][0] .sum_lutc_input = "qfbk";
defparam \rf[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y15_N4
cyclone_lcell \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (\we~combout  & (!\wa~combout [1] & (!\wa~combout [0] & !\wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = "0002";
defparam \Decoder0~6 .operation_mode = "normal";
defparam \Decoder0~6 .output_mode = "comb_only";
defparam \Decoder0~6 .register_cascade_mode = "off";
defparam \Decoder0~6 .sum_lutc_input = "datac";
defparam \Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y11_N7
cyclone_lcell \rf[0][0] (
// Equation(s):
// \Mux63~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][0]~regout )) # (!\ra2~combout [0] & ((rf[0][0])))))
// \rf[0][0]~regout  = DFFEAS(\Mux63~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][0]~regout ),
	.datac(\wd~combout [0]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux63~2 ),
	.regout(\rf[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][0] .lut_mask = "ee50";
defparam \rf[0][0] .operation_mode = "normal";
defparam \rf[0][0] .output_mode = "reg_and_comb";
defparam \rf[0][0] .register_cascade_mode = "off";
defparam \rf[0][0] .sum_lutc_input = "qfbk";
defparam \rf[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y15_N1
cyclone_lcell \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (\we~combout  & (\wa~combout [1] & (!\wa~combout [0] & !\wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = "0008";
defparam \Decoder0~4 .operation_mode = "normal";
defparam \Decoder0~4 .output_mode = "comb_only";
defparam \Decoder0~4 .register_cascade_mode = "off";
defparam \Decoder0~4 .sum_lutc_input = "datac";
defparam \Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N8
cyclone_lcell \rf[2][0] (
// Equation(s):
// \Mux31~3  = (\Mux31~2  & ((\rf[3][0]~regout ) # ((!\ra1~combout [1])))) # (!\Mux31~2  & (((rf[2][0] & \ra1~combout [1]))))
// \rf[2][0]~regout  = DFFEAS(\Mux31~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][0]~regout ),
	.datab(\Mux31~2 ),
	.datac(\wd~combout [0]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~3 ),
	.regout(\rf[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][0] .lut_mask = "b8cc";
defparam \rf[2][0] .operation_mode = "normal";
defparam \rf[2][0] .output_mode = "reg_and_comb";
defparam \rf[2][0] .register_cascade_mode = "off";
defparam \rf[2][0] .sum_lutc_input = "qfbk";
defparam \rf[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y15_N3
cyclone_lcell \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (\we~combout  & (\wa~combout [1] & (\wa~combout [0] & !\wa~combout [2])))

	.clk(gnd),
	.dataa(\we~combout ),
	.datab(\wa~combout [1]),
	.datac(\wa~combout [0]),
	.datad(\wa~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = "0080";
defparam \Decoder0~7 .operation_mode = "normal";
defparam \Decoder0~7 .output_mode = "comb_only";
defparam \Decoder0~7 .register_cascade_mode = "off";
defparam \Decoder0~7 .sum_lutc_input = "datac";
defparam \Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N7
cyclone_lcell \rf[3][0] (
// Equation(s):
// \Mux63~3  = (\ra2~combout [1] & ((\Mux63~2  & ((rf[3][0]))) # (!\Mux63~2  & (\rf[2][0]~regout )))) # (!\ra2~combout [1] & (((\Mux63~2 ))))
// \rf[3][0]~regout  = DFFEAS(\Mux63~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[2][0]~regout ),
	.datac(\wd~combout [0]),
	.datad(\Mux63~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux63~3 ),
	.regout(\rf[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][0] .lut_mask = "f588";
defparam \rf[3][0] .operation_mode = "normal";
defparam \rf[3][0] .output_mode = "reg_and_comb";
defparam \rf[3][0] .register_cascade_mode = "off";
defparam \rf[3][0] .sum_lutc_input = "qfbk";
defparam \rf[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y10_N7
cyclone_lcell \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ((\ra1~combout [2] & (\Mux31~1 )) # (!\ra1~combout [2] & ((\Mux31~3 ))))

	.clk(gnd),
	.dataa(\Mux31~1 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux31~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = "afa0";
defparam \Mux31~4 .operation_mode = "normal";
defparam \Mux31~4 .output_mode = "comb_only";
defparam \Mux31~4 .register_cascade_mode = "off";
defparam \Mux31~4 .sum_lutc_input = "datac";
defparam \Mux31~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [1]),
	.regout(),
	.padio(wd[1]));
// synopsys translate_off
defparam \wd[1]~I .input_async_reset = "none";
defparam \wd[1]~I .input_power_up = "low";
defparam \wd[1]~I .input_register_mode = "none";
defparam \wd[1]~I .input_sync_reset = "none";
defparam \wd[1]~I .oe_async_reset = "none";
defparam \wd[1]~I .oe_power_up = "low";
defparam \wd[1]~I .oe_register_mode = "none";
defparam \wd[1]~I .oe_sync_reset = "none";
defparam \wd[1]~I .operation_mode = "input";
defparam \wd[1]~I .output_async_reset = "none";
defparam \wd[1]~I .output_power_up = "low";
defparam \wd[1]~I .output_register_mode = "none";
defparam \wd[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X26_Y11_N3
cyclone_lcell \rf[1][1] (
// Equation(s):
// \Mux30~2  = (\ra1~combout [1] & (\ra1~combout [0])) # (!\ra1~combout [1] & ((\ra1~combout [0] & (rf[1][1])) # (!\ra1~combout [0] & ((\rf[0][1]~regout )))))
// \rf[1][1]~regout  = DFFEAS(\Mux30~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [1]),
	.datad(\rf[0][1]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~2 ),
	.regout(\rf[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][1] .lut_mask = "d9c8";
defparam \rf[1][1] .operation_mode = "normal";
defparam \rf[1][1] .output_mode = "reg_and_comb";
defparam \rf[1][1] .register_cascade_mode = "off";
defparam \rf[1][1] .sum_lutc_input = "qfbk";
defparam \rf[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N1
cyclone_lcell \rf[0][1] (
// Equation(s):
// \Mux62~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][1]~regout )) # (!\ra2~combout [0] & ((rf[0][1])))))
// \rf[0][1]~regout  = DFFEAS(\Mux62~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][1]~regout ),
	.datac(\wd~combout [1]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux62~2 ),
	.regout(\rf[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][1] .lut_mask = "ee50";
defparam \rf[0][1] .operation_mode = "normal";
defparam \rf[0][1] .output_mode = "reg_and_comb";
defparam \rf[0][1] .register_cascade_mode = "off";
defparam \rf[0][1] .sum_lutc_input = "qfbk";
defparam \rf[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N9
cyclone_lcell \rf[2][1] (
// Equation(s):
// \Mux30~3  = (\Mux30~2  & ((\rf[3][1]~regout ) # ((!\ra1~combout [1])))) # (!\Mux30~2  & (((rf[2][1] & \ra1~combout [1]))))
// \rf[2][1]~regout  = DFFEAS(\Mux30~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux30~2 ),
	.datab(\rf[3][1]~regout ),
	.datac(\wd~combout [1]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~3 ),
	.regout(\rf[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][1] .lut_mask = "d8aa";
defparam \rf[2][1] .operation_mode = "normal";
defparam \rf[2][1] .output_mode = "reg_and_comb";
defparam \rf[2][1] .register_cascade_mode = "off";
defparam \rf[2][1] .sum_lutc_input = "qfbk";
defparam \rf[2][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N4
cyclone_lcell \rf[3][1] (
// Equation(s):
// \Mux62~3  = (\Mux62~2  & (((rf[3][1]) # (!\ra2~combout [1])))) # (!\Mux62~2  & (\rf[2][1]~regout  & ((\ra2~combout [1]))))
// \rf[3][1]~regout  = DFFEAS(\Mux62~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][1]~regout ),
	.datab(\Mux62~2 ),
	.datac(\wd~combout [1]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux62~3 ),
	.regout(\rf[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][1] .lut_mask = "e2cc";
defparam \rf[3][1] .operation_mode = "normal";
defparam \rf[3][1] .output_mode = "reg_and_comb";
defparam \rf[3][1] .register_cascade_mode = "off";
defparam \rf[3][1] .sum_lutc_input = "qfbk";
defparam \rf[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N5
cyclone_lcell \rf[4][1] (
// Equation(s):
// \Mux62~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][1]~regout )) # (!\ra2~combout [1] & ((rf[4][1])))))
// \rf[4][1]~regout  = DFFEAS(\Mux62~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][1]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [1]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux62~0 ),
	.regout(\rf[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][1] .lut_mask = "ee30";
defparam \rf[4][1] .operation_mode = "normal";
defparam \rf[4][1] .output_mode = "reg_and_comb";
defparam \rf[4][1] .register_cascade_mode = "off";
defparam \rf[4][1] .sum_lutc_input = "qfbk";
defparam \rf[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N9
cyclone_lcell \rf[6][1] (
// Equation(s):
// \Mux30~0  = (\ra1~combout [1] & (((rf[6][1]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][1]~regout  & ((!\ra1~combout [0]))))
// \rf[6][1]~regout  = DFFEAS(\Mux30~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][1]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [1]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~0 ),
	.regout(\rf[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][1] .lut_mask = "cce2";
defparam \rf[6][1] .operation_mode = "normal";
defparam \rf[6][1] .output_mode = "reg_and_comb";
defparam \rf[6][1] .register_cascade_mode = "off";
defparam \rf[6][1] .sum_lutc_input = "qfbk";
defparam \rf[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y10_N3
cyclone_lcell \rf[5][1] (
// Equation(s):
// \Mux30~1  = (\Mux30~0  & ((\rf[7][1]~regout ) # ((!\ra1~combout [0])))) # (!\Mux30~0  & (((rf[5][1] & \ra1~combout [0]))))
// \rf[5][1]~regout  = DFFEAS(\Mux30~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][1]~regout ),
	.datab(\Mux30~0 ),
	.datac(\wd~combout [1]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~1 ),
	.regout(\rf[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][1] .lut_mask = "b8cc";
defparam \rf[5][1] .operation_mode = "normal";
defparam \rf[5][1] .output_mode = "reg_and_comb";
defparam \rf[5][1] .register_cascade_mode = "off";
defparam \rf[5][1] .sum_lutc_input = "qfbk";
defparam \rf[5][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y10_N9
cyclone_lcell \rf[7][1] (
// Equation(s):
// \Mux62~1  = (\Mux62~0  & (((rf[7][1])) # (!\ra2~combout [0]))) # (!\Mux62~0  & (\ra2~combout [0] & ((\rf[5][1]~regout ))))
// \rf[7][1]~regout  = DFFEAS(\Mux62~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux62~0 ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [1]),
	.datad(\rf[5][1]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux62~1 ),
	.regout(\rf[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][1] .lut_mask = "e6a2";
defparam \rf[7][1] .operation_mode = "normal";
defparam \rf[7][1] .output_mode = "reg_and_comb";
defparam \rf[7][1] .register_cascade_mode = "off";
defparam \rf[7][1] .sum_lutc_input = "qfbk";
defparam \rf[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y10_N8
cyclone_lcell \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = (\ra1~combout [2] & (((\Mux30~1 )))) # (!\ra1~combout [2] & (\Mux30~3 ))

	.clk(gnd),
	.dataa(\Mux30~3 ),
	.datab(\Mux30~1 ),
	.datac(\ra1~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = "caca";
defparam \Mux30~4 .operation_mode = "normal";
defparam \Mux30~4 .output_mode = "comb_only";
defparam \Mux30~4 .register_cascade_mode = "off";
defparam \Mux30~4 .sum_lutc_input = "datac";
defparam \Mux30~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_196,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [2]),
	.regout(),
	.padio(wd[2]));
// synopsys translate_off
defparam \wd[2]~I .input_async_reset = "none";
defparam \wd[2]~I .input_power_up = "low";
defparam \wd[2]~I .input_register_mode = "none";
defparam \wd[2]~I .input_sync_reset = "none";
defparam \wd[2]~I .oe_async_reset = "none";
defparam \wd[2]~I .oe_power_up = "low";
defparam \wd[2]~I .oe_register_mode = "none";
defparam \wd[2]~I .oe_sync_reset = "none";
defparam \wd[2]~I .operation_mode = "input";
defparam \wd[2]~I .output_async_reset = "none";
defparam \wd[2]~I .output_power_up = "low";
defparam \wd[2]~I .output_register_mode = "none";
defparam \wd[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X26_Y9_N6
cyclone_lcell \rf[6][2] (
// Equation(s):
// \Mux29~0  = (\ra1~combout [1] & (((rf[6][2]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][2]~regout  & ((!\ra1~combout [0]))))
// \rf[6][2]~regout  = DFFEAS(\Mux29~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][2]~regout ),
	.datac(\wd~combout [2]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~0 ),
	.regout(\rf[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][2] .lut_mask = "aae4";
defparam \rf[6][2] .operation_mode = "normal";
defparam \rf[6][2] .output_mode = "reg_and_comb";
defparam \rf[6][2] .register_cascade_mode = "off";
defparam \rf[6][2] .sum_lutc_input = "qfbk";
defparam \rf[6][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N3
cyclone_lcell \rf[4][2] (
// Equation(s):
// \Mux61~0  = (\ra2~combout [1] & ((\rf[6][2]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][2] & !\ra2~combout [0]))))
// \rf[4][2]~regout  = DFFEAS(\Mux61~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][2]~regout ),
	.datac(\wd~combout [2]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux61~0 ),
	.regout(\rf[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][2] .lut_mask = "aad8";
defparam \rf[4][2] .operation_mode = "normal";
defparam \rf[4][2] .output_mode = "reg_and_comb";
defparam \rf[4][2] .register_cascade_mode = "off";
defparam \rf[4][2] .sum_lutc_input = "qfbk";
defparam \rf[4][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N5
cyclone_lcell \rf[5][2] (
// Equation(s):
// \Mux29~1  = (\ra1~combout [0] & ((\Mux29~0  & ((\rf[7][2]~regout ))) # (!\Mux29~0  & (rf[5][2])))) # (!\ra1~combout [0] & (\Mux29~0 ))
// \rf[5][2]~regout  = DFFEAS(\Mux29~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\Mux29~0 ),
	.datac(\wd~combout [2]),
	.datad(\rf[7][2]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~1 ),
	.regout(\rf[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][2] .lut_mask = "ec64";
defparam \rf[5][2] .operation_mode = "normal";
defparam \rf[5][2] .output_mode = "reg_and_comb";
defparam \rf[5][2] .register_cascade_mode = "off";
defparam \rf[5][2] .sum_lutc_input = "qfbk";
defparam \rf[5][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N0
cyclone_lcell \rf[7][2] (
// Equation(s):
// \Mux61~1  = (\ra2~combout [0] & ((\Mux61~0  & (rf[7][2])) # (!\Mux61~0  & ((\rf[5][2]~regout ))))) # (!\ra2~combout [0] & (\Mux61~0 ))
// \rf[7][2]~regout  = DFFEAS(\Mux61~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\Mux61~0 ),
	.datac(\wd~combout [2]),
	.datad(\rf[5][2]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux61~1 ),
	.regout(\rf[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][2] .lut_mask = "e6c4";
defparam \rf[7][2] .operation_mode = "normal";
defparam \rf[7][2] .output_mode = "reg_and_comb";
defparam \rf[7][2] .register_cascade_mode = "off";
defparam \rf[7][2] .sum_lutc_input = "qfbk";
defparam \rf[7][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N0
cyclone_lcell \rf[1][2] (
// Equation(s):
// \Mux29~2  = (\ra1~combout [0] & (((rf[1][2]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][2]~regout  & ((!\ra1~combout [1]))))
// \rf[1][2]~regout  = DFFEAS(\Mux29~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][2]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [2]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~2 ),
	.regout(\rf[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][2] .lut_mask = "cce2";
defparam \rf[1][2] .operation_mode = "normal";
defparam \rf[1][2] .output_mode = "reg_and_comb";
defparam \rf[1][2] .register_cascade_mode = "off";
defparam \rf[1][2] .sum_lutc_input = "qfbk";
defparam \rf[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N9
cyclone_lcell \rf[0][2] (
// Equation(s):
// \Mux61~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][2]~regout )) # (!\ra2~combout [0] & ((rf[0][2])))))
// \rf[0][2]~regout  = DFFEAS(\Mux61~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][2]~regout ),
	.datac(\wd~combout [2]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux61~2 ),
	.regout(\rf[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][2] .lut_mask = "ee50";
defparam \rf[0][2] .operation_mode = "normal";
defparam \rf[0][2] .output_mode = "reg_and_comb";
defparam \rf[0][2] .register_cascade_mode = "off";
defparam \rf[0][2] .sum_lutc_input = "qfbk";
defparam \rf[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N5
cyclone_lcell \rf[2][2] (
// Equation(s):
// \Mux29~3  = (\Mux29~2  & ((\rf[3][2]~regout ) # ((!\ra1~combout [1])))) # (!\Mux29~2  & (((rf[2][2] & \ra1~combout [1]))))
// \rf[2][2]~regout  = DFFEAS(\Mux29~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][2]~regout ),
	.datab(\Mux29~2 ),
	.datac(\wd~combout [2]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~3 ),
	.regout(\rf[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][2] .lut_mask = "b8cc";
defparam \rf[2][2] .operation_mode = "normal";
defparam \rf[2][2] .output_mode = "reg_and_comb";
defparam \rf[2][2] .register_cascade_mode = "off";
defparam \rf[2][2] .sum_lutc_input = "qfbk";
defparam \rf[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N6
cyclone_lcell \rf[3][2] (
// Equation(s):
// \Mux61~3  = (\Mux61~2  & (((rf[3][2]) # (!\ra2~combout [1])))) # (!\Mux61~2  & (\rf[2][2]~regout  & ((\ra2~combout [1]))))
// \rf[3][2]~regout  = DFFEAS(\Mux61~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][2]~regout ),
	.datab(\Mux61~2 ),
	.datac(\wd~combout [2]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux61~3 ),
	.regout(\rf[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][2] .lut_mask = "e2cc";
defparam \rf[3][2] .operation_mode = "normal";
defparam \rf[3][2] .output_mode = "reg_and_comb";
defparam \rf[3][2] .register_cascade_mode = "off";
defparam \rf[3][2] .sum_lutc_input = "qfbk";
defparam \rf[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N2
cyclone_lcell \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ((\ra1~combout [2] & (\Mux29~1 )) # (!\ra1~combout [2] & ((\Mux29~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux29~1 ),
	.datac(\ra1~combout [2]),
	.datad(\Mux29~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = "cfc0";
defparam \Mux29~4 .operation_mode = "normal";
defparam \Mux29~4 .output_mode = "comb_only";
defparam \Mux29~4 .register_cascade_mode = "off";
defparam \Mux29~4 .sum_lutc_input = "datac";
defparam \Mux29~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [3]),
	.regout(),
	.padio(wd[3]));
// synopsys translate_off
defparam \wd[3]~I .input_async_reset = "none";
defparam \wd[3]~I .input_power_up = "low";
defparam \wd[3]~I .input_register_mode = "none";
defparam \wd[3]~I .input_sync_reset = "none";
defparam \wd[3]~I .oe_async_reset = "none";
defparam \wd[3]~I .oe_power_up = "low";
defparam \wd[3]~I .oe_register_mode = "none";
defparam \wd[3]~I .oe_sync_reset = "none";
defparam \wd[3]~I .operation_mode = "input";
defparam \wd[3]~I .output_async_reset = "none";
defparam \wd[3]~I .output_power_up = "low";
defparam \wd[3]~I .output_register_mode = "none";
defparam \wd[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X26_Y9_N0
cyclone_lcell \rf[6][3] (
// Equation(s):
// \Mux28~0  = (\ra1~combout [1] & (((rf[6][3]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][3]~regout  & ((!\ra1~combout [0]))))
// \rf[6][3]~regout  = DFFEAS(\Mux28~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][3]~regout ),
	.datac(\wd~combout [3]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~0 ),
	.regout(\rf[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][3] .lut_mask = "aae4";
defparam \rf[6][3] .operation_mode = "normal";
defparam \rf[6][3] .output_mode = "reg_and_comb";
defparam \rf[6][3] .register_cascade_mode = "off";
defparam \rf[6][3] .sum_lutc_input = "qfbk";
defparam \rf[6][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N2
cyclone_lcell \rf[4][3] (
// Equation(s):
// \Mux60~0  = (\ra2~combout [1] & ((\ra2~combout [0]) # ((\rf[6][3]~regout )))) # (!\ra2~combout [1] & (!\ra2~combout [0] & (rf[4][3])))
// \rf[4][3]~regout  = DFFEAS(\Mux60~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [3]),
	.datad(\rf[6][3]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux60~0 ),
	.regout(\rf[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][3] .lut_mask = "ba98";
defparam \rf[4][3] .operation_mode = "normal";
defparam \rf[4][3] .output_mode = "reg_and_comb";
defparam \rf[4][3] .register_cascade_mode = "off";
defparam \rf[4][3] .sum_lutc_input = "qfbk";
defparam \rf[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N2
cyclone_lcell \rf[5][3] (
// Equation(s):
// \Mux28~1  = (\Mux28~0  & ((\rf[7][3]~regout ) # ((!\ra1~combout [0])))) # (!\Mux28~0  & (((rf[5][3] & \ra1~combout [0]))))
// \rf[5][3]~regout  = DFFEAS(\Mux28~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][3]~regout ),
	.datab(\Mux28~0 ),
	.datac(\wd~combout [3]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~1 ),
	.regout(\rf[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][3] .lut_mask = "b8cc";
defparam \rf[5][3] .operation_mode = "normal";
defparam \rf[5][3] .output_mode = "reg_and_comb";
defparam \rf[5][3] .register_cascade_mode = "off";
defparam \rf[5][3] .sum_lutc_input = "qfbk";
defparam \rf[5][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N9
cyclone_lcell \rf[7][3] (
// Equation(s):
// \Mux60~1  = (\Mux60~0  & (((rf[7][3]) # (!\ra2~combout [0])))) # (!\Mux60~0  & (\rf[5][3]~regout  & ((\ra2~combout [0]))))
// \rf[7][3]~regout  = DFFEAS(\Mux60~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][3]~regout ),
	.datab(\Mux60~0 ),
	.datac(\wd~combout [3]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux60~1 ),
	.regout(\rf[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][3] .lut_mask = "e2cc";
defparam \rf[7][3] .operation_mode = "normal";
defparam \rf[7][3] .output_mode = "reg_and_comb";
defparam \rf[7][3] .register_cascade_mode = "off";
defparam \rf[7][3] .sum_lutc_input = "qfbk";
defparam \rf[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N6
cyclone_lcell \rf[1][3] (
// Equation(s):
// \Mux28~2  = (\ra1~combout [0] & (((rf[1][3]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][3]~regout  & ((!\ra1~combout [1]))))
// \rf[1][3]~regout  = DFFEAS(\Mux28~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][3]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [3]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~2 ),
	.regout(\rf[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][3] .lut_mask = "cce2";
defparam \rf[1][3] .operation_mode = "normal";
defparam \rf[1][3] .output_mode = "reg_and_comb";
defparam \rf[1][3] .register_cascade_mode = "off";
defparam \rf[1][3] .sum_lutc_input = "qfbk";
defparam \rf[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N4
cyclone_lcell \rf[0][3] (
// Equation(s):
// \Mux60~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][3]~regout )) # (!\ra2~combout [0] & ((rf[0][3])))))
// \rf[0][3]~regout  = DFFEAS(\Mux60~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][3]~regout ),
	.datac(\wd~combout [3]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux60~2 ),
	.regout(\rf[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][3] .lut_mask = "ee50";
defparam \rf[0][3] .operation_mode = "normal";
defparam \rf[0][3] .output_mode = "reg_and_comb";
defparam \rf[0][3] .register_cascade_mode = "off";
defparam \rf[0][3] .sum_lutc_input = "qfbk";
defparam \rf[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N8
cyclone_lcell \rf[2][3] (
// Equation(s):
// \Mux28~3  = (\Mux28~2  & (((\rf[3][3]~regout )) # (!\ra1~combout [1]))) # (!\Mux28~2  & (\ra1~combout [1] & (rf[2][3])))
// \rf[2][3]~regout  = DFFEAS(\Mux28~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux28~2 ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [3]),
	.datad(\rf[3][3]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~3 ),
	.regout(\rf[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][3] .lut_mask = "ea62";
defparam \rf[2][3] .operation_mode = "normal";
defparam \rf[2][3] .output_mode = "reg_and_comb";
defparam \rf[2][3] .register_cascade_mode = "off";
defparam \rf[2][3] .sum_lutc_input = "qfbk";
defparam \rf[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N3
cyclone_lcell \rf[3][3] (
// Equation(s):
// \Mux60~3  = (\Mux60~2  & (((rf[3][3])) # (!\ra2~combout [1]))) # (!\Mux60~2  & (\ra2~combout [1] & ((\rf[2][3]~regout ))))
// \rf[3][3]~regout  = DFFEAS(\Mux60~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux60~2 ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [3]),
	.datad(\rf[2][3]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux60~3 ),
	.regout(\rf[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][3] .lut_mask = "e6a2";
defparam \rf[3][3] .operation_mode = "normal";
defparam \rf[3][3] .output_mode = "reg_and_comb";
defparam \rf[3][3] .register_cascade_mode = "off";
defparam \rf[3][3] .sum_lutc_input = "qfbk";
defparam \rf[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N4
cyclone_lcell \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ((\ra1~combout [2] & (\Mux28~1 )) # (!\ra1~combout [2] & ((\Mux28~3 ))))

	.clk(gnd),
	.dataa(\Mux28~1 ),
	.datab(vcc),
	.datac(\Mux28~3 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = "aaf0";
defparam \Mux28~4 .operation_mode = "normal";
defparam \Mux28~4 .output_mode = "comb_only";
defparam \Mux28~4 .register_cascade_mode = "off";
defparam \Mux28~4 .sum_lutc_input = "datac";
defparam \Mux28~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [4]),
	.regout(),
	.padio(wd[4]));
// synopsys translate_off
defparam \wd[4]~I .input_async_reset = "none";
defparam \wd[4]~I .input_power_up = "low";
defparam \wd[4]~I .input_register_mode = "none";
defparam \wd[4]~I .input_sync_reset = "none";
defparam \wd[4]~I .oe_async_reset = "none";
defparam \wd[4]~I .oe_power_up = "low";
defparam \wd[4]~I .oe_register_mode = "none";
defparam \wd[4]~I .oe_sync_reset = "none";
defparam \wd[4]~I .operation_mode = "input";
defparam \wd[4]~I .output_async_reset = "none";
defparam \wd[4]~I .output_power_up = "low";
defparam \wd[4]~I .output_register_mode = "none";
defparam \wd[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X26_Y9_N7
cyclone_lcell \rf[6][4] (
// Equation(s):
// \Mux27~0  = (\ra1~combout [1] & (((rf[6][4]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][4]~regout  & ((!\ra1~combout [0]))))
// \rf[6][4]~regout  = DFFEAS(\Mux27~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][4]~regout ),
	.datac(\wd~combout [4]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~0 ),
	.regout(\rf[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][4] .lut_mask = "aae4";
defparam \rf[6][4] .operation_mode = "normal";
defparam \rf[6][4] .output_mode = "reg_and_comb";
defparam \rf[6][4] .register_cascade_mode = "off";
defparam \rf[6][4] .sum_lutc_input = "qfbk";
defparam \rf[6][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N4
cyclone_lcell \rf[4][4] (
// Equation(s):
// \Mux59~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][4]~regout )) # (!\ra2~combout [1] & ((rf[4][4])))))
// \rf[4][4]~regout  = DFFEAS(\Mux59~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][4]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [4]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux59~0 ),
	.regout(\rf[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][4] .lut_mask = "ee30";
defparam \rf[4][4] .operation_mode = "normal";
defparam \rf[4][4] .output_mode = "reg_and_comb";
defparam \rf[4][4] .register_cascade_mode = "off";
defparam \rf[4][4] .sum_lutc_input = "qfbk";
defparam \rf[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N6
cyclone_lcell \rf[5][4] (
// Equation(s):
// \Mux27~1  = (\ra1~combout [0] & ((\Mux27~0  & (\rf[7][4]~regout )) # (!\Mux27~0  & ((rf[5][4]))))) # (!\ra1~combout [0] & (((\Mux27~0 ))))
// \rf[5][4]~regout  = DFFEAS(\Mux27~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][4]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [4]),
	.datad(\Mux27~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~1 ),
	.regout(\rf[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][4] .lut_mask = "bbc0";
defparam \rf[5][4] .operation_mode = "normal";
defparam \rf[5][4] .output_mode = "reg_and_comb";
defparam \rf[5][4] .register_cascade_mode = "off";
defparam \rf[5][4] .sum_lutc_input = "qfbk";
defparam \rf[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N2
cyclone_lcell \rf[7][4] (
// Equation(s):
// \Mux59~1  = (\ra2~combout [0] & ((\Mux59~0  & ((rf[7][4]))) # (!\Mux59~0  & (\rf[5][4]~regout )))) # (!\ra2~combout [0] & (((\Mux59~0 ))))
// \rf[7][4]~regout  = DFFEAS(\Mux59~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][4]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [4]),
	.datad(\Mux59~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux59~1 ),
	.regout(\rf[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][4] .lut_mask = "f388";
defparam \rf[7][4] .operation_mode = "normal";
defparam \rf[7][4] .output_mode = "reg_and_comb";
defparam \rf[7][4] .register_cascade_mode = "off";
defparam \rf[7][4] .sum_lutc_input = "qfbk";
defparam \rf[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N5
cyclone_lcell \rf[0][4] (
// Equation(s):
// \Mux59~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][4]~regout )) # (!\ra2~combout [0] & ((rf[0][4])))))
// \rf[0][4]~regout  = DFFEAS(\Mux59~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][4]~regout ),
	.datac(\wd~combout [4]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux59~2 ),
	.regout(\rf[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][4] .lut_mask = "ee50";
defparam \rf[0][4] .operation_mode = "normal";
defparam \rf[0][4] .output_mode = "reg_and_comb";
defparam \rf[0][4] .register_cascade_mode = "off";
defparam \rf[0][4] .sum_lutc_input = "qfbk";
defparam \rf[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y11_N2
cyclone_lcell \rf[1][4] (
// Equation(s):
// \Mux27~2  = (\ra1~combout [1] & (\ra1~combout [0])) # (!\ra1~combout [1] & ((\ra1~combout [0] & (rf[1][4])) # (!\ra1~combout [0] & ((\rf[0][4]~regout )))))
// \rf[1][4]~regout  = DFFEAS(\Mux27~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [4]),
	.datad(\rf[0][4]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~2 ),
	.regout(\rf[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][4] .lut_mask = "d9c8";
defparam \rf[1][4] .operation_mode = "normal";
defparam \rf[1][4] .output_mode = "reg_and_comb";
defparam \rf[1][4] .register_cascade_mode = "off";
defparam \rf[1][4] .sum_lutc_input = "qfbk";
defparam \rf[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N5
cyclone_lcell \rf[2][4] (
// Equation(s):
// \Mux27~3  = (\ra1~combout [1] & ((\Mux27~2  & (\rf[3][4]~regout )) # (!\Mux27~2  & ((rf[2][4]))))) # (!\ra1~combout [1] & (((\Mux27~2 ))))
// \rf[2][4]~regout  = DFFEAS(\Mux27~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][4]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [4]),
	.datad(\Mux27~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~3 ),
	.regout(\rf[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][4] .lut_mask = "bbc0";
defparam \rf[2][4] .operation_mode = "normal";
defparam \rf[2][4] .output_mode = "reg_and_comb";
defparam \rf[2][4] .register_cascade_mode = "off";
defparam \rf[2][4] .sum_lutc_input = "qfbk";
defparam \rf[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N2
cyclone_lcell \rf[3][4] (
// Equation(s):
// \Mux59~3  = (\Mux59~2  & (((rf[3][4]) # (!\ra2~combout [1])))) # (!\Mux59~2  & (\rf[2][4]~regout  & ((\ra2~combout [1]))))
// \rf[3][4]~regout  = DFFEAS(\Mux59~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux59~2 ),
	.datab(\rf[2][4]~regout ),
	.datac(\wd~combout [4]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux59~3 ),
	.regout(\rf[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][4] .lut_mask = "e4aa";
defparam \rf[3][4] .operation_mode = "normal";
defparam \rf[3][4] .output_mode = "reg_and_comb";
defparam \rf[3][4] .register_cascade_mode = "off";
defparam \rf[3][4] .sum_lutc_input = "qfbk";
defparam \rf[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N9
cyclone_lcell \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ((\ra1~combout [2] & (\Mux27~1 )) # (!\ra1~combout [2] & ((\Mux27~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux27~1 ),
	.datac(\Mux27~3 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = "ccf0";
defparam \Mux27~4 .operation_mode = "normal";
defparam \Mux27~4 .output_mode = "comb_only";
defparam \Mux27~4 .register_cascade_mode = "off";
defparam \Mux27~4 .sum_lutc_input = "datac";
defparam \Mux27~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_214,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [5]),
	.regout(),
	.padio(wd[5]));
// synopsys translate_off
defparam \wd[5]~I .input_async_reset = "none";
defparam \wd[5]~I .input_power_up = "low";
defparam \wd[5]~I .input_register_mode = "none";
defparam \wd[5]~I .input_sync_reset = "none";
defparam \wd[5]~I .oe_async_reset = "none";
defparam \wd[5]~I .oe_power_up = "low";
defparam \wd[5]~I .oe_register_mode = "none";
defparam \wd[5]~I .oe_sync_reset = "none";
defparam \wd[5]~I .operation_mode = "input";
defparam \wd[5]~I .output_async_reset = "none";
defparam \wd[5]~I .output_power_up = "low";
defparam \wd[5]~I .output_register_mode = "none";
defparam \wd[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y13_N3
cyclone_lcell \rf[1][5] (
// Equation(s):
// \Mux26~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][5]))) # (!\ra1~combout [0] & (\rf[0][5]~regout ))))
// \rf[1][5]~regout  = DFFEAS(\Mux26~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][5]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [5]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~2 ),
	.regout(\rf[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][5] .lut_mask = "fc22";
defparam \rf[1][5] .operation_mode = "normal";
defparam \rf[1][5] .output_mode = "reg_and_comb";
defparam \rf[1][5] .register_cascade_mode = "off";
defparam \rf[1][5] .sum_lutc_input = "qfbk";
defparam \rf[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N2
cyclone_lcell \rf[0][5] (
// Equation(s):
// \Mux58~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][5]~regout )) # (!\ra2~combout [0] & ((rf[0][5])))))
// \rf[0][5]~regout  = DFFEAS(\Mux58~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][5]~regout ),
	.datac(\wd~combout [5]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux58~2 ),
	.regout(\rf[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][5] .lut_mask = "ee50";
defparam \rf[0][5] .operation_mode = "normal";
defparam \rf[0][5] .output_mode = "reg_and_comb";
defparam \rf[0][5] .register_cascade_mode = "off";
defparam \rf[0][5] .sum_lutc_input = "qfbk";
defparam \rf[0][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N8
cyclone_lcell \rf[2][5] (
// Equation(s):
// \Mux26~3  = (\ra1~combout [1] & ((\Mux26~2  & (\rf[3][5]~regout )) # (!\Mux26~2  & ((rf[2][5]))))) # (!\ra1~combout [1] & (((\Mux26~2 ))))
// \rf[2][5]~regout  = DFFEAS(\Mux26~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[3][5]~regout ),
	.datac(\wd~combout [5]),
	.datad(\Mux26~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~3 ),
	.regout(\rf[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][5] .lut_mask = "dda0";
defparam \rf[2][5] .operation_mode = "normal";
defparam \rf[2][5] .output_mode = "reg_and_comb";
defparam \rf[2][5] .register_cascade_mode = "off";
defparam \rf[2][5] .sum_lutc_input = "qfbk";
defparam \rf[2][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N4
cyclone_lcell \rf[3][5] (
// Equation(s):
// \Mux58~3  = (\ra2~combout [1] & ((\Mux58~2  & ((rf[3][5]))) # (!\Mux58~2  & (\rf[2][5]~regout )))) # (!\ra2~combout [1] & (((\Mux58~2 ))))
// \rf[3][5]~regout  = DFFEAS(\Mux58~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[2][5]~regout ),
	.datac(\wd~combout [5]),
	.datad(\Mux58~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux58~3 ),
	.regout(\rf[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][5] .lut_mask = "f588";
defparam \rf[3][5] .operation_mode = "normal";
defparam \rf[3][5] .output_mode = "reg_and_comb";
defparam \rf[3][5] .register_cascade_mode = "off";
defparam \rf[3][5] .sum_lutc_input = "qfbk";
defparam \rf[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N3
cyclone_lcell \rf[6][5] (
// Equation(s):
// \Mux26~0  = (\ra1~combout [1] & (((rf[6][5]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][5]~regout  & ((!\ra1~combout [0]))))
// \rf[6][5]~regout  = DFFEAS(\Mux26~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][5]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [5]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~0 ),
	.regout(\rf[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][5] .lut_mask = "cce2";
defparam \rf[6][5] .operation_mode = "normal";
defparam \rf[6][5] .output_mode = "reg_and_comb";
defparam \rf[6][5] .register_cascade_mode = "off";
defparam \rf[6][5] .sum_lutc_input = "qfbk";
defparam \rf[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N9
cyclone_lcell \rf[4][5] (
// Equation(s):
// \Mux58~0  = (\ra2~combout [1] & ((\rf[6][5]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][5] & !\ra2~combout [0]))))
// \rf[4][5]~regout  = DFFEAS(\Mux58~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][5]~regout ),
	.datac(\wd~combout [5]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux58~0 ),
	.regout(\rf[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][5] .lut_mask = "aad8";
defparam \rf[4][5] .operation_mode = "normal";
defparam \rf[4][5] .output_mode = "reg_and_comb";
defparam \rf[4][5] .register_cascade_mode = "off";
defparam \rf[4][5] .sum_lutc_input = "qfbk";
defparam \rf[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N5
cyclone_lcell \rf[5][5] (
// Equation(s):
// \Mux26~1  = (\Mux26~0  & (((\rf[7][5]~regout )) # (!\ra1~combout [0]))) # (!\Mux26~0  & (\ra1~combout [0] & (rf[5][5])))
// \rf[5][5]~regout  = DFFEAS(\Mux26~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux26~0 ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [5]),
	.datad(\rf[7][5]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~1 ),
	.regout(\rf[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][5] .lut_mask = "ea62";
defparam \rf[5][5] .operation_mode = "normal";
defparam \rf[5][5] .output_mode = "reg_and_comb";
defparam \rf[5][5] .register_cascade_mode = "off";
defparam \rf[5][5] .sum_lutc_input = "qfbk";
defparam \rf[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N3
cyclone_lcell \rf[7][5] (
// Equation(s):
// \Mux58~1  = (\Mux58~0  & (((rf[7][5]) # (!\ra2~combout [0])))) # (!\Mux58~0  & (\rf[5][5]~regout  & ((\ra2~combout [0]))))
// \rf[7][5]~regout  = DFFEAS(\Mux58~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux58~0 ),
	.datab(\rf[5][5]~regout ),
	.datac(\wd~combout [5]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux58~1 ),
	.regout(\rf[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][5] .lut_mask = "e4aa";
defparam \rf[7][5] .operation_mode = "normal";
defparam \rf[7][5] .output_mode = "reg_and_comb";
defparam \rf[7][5] .register_cascade_mode = "off";
defparam \rf[7][5] .sum_lutc_input = "qfbk";
defparam \rf[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N6
cyclone_lcell \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = (\ra1~combout [2] & (((\Mux26~1 )))) # (!\ra1~combout [2] & (\Mux26~3 ))

	.clk(gnd),
	.dataa(\ra1~combout [2]),
	.datab(\Mux26~3 ),
	.datac(vcc),
	.datad(\Mux26~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = "ee44";
defparam \Mux26~4 .operation_mode = "normal";
defparam \Mux26~4 .output_mode = "comb_only";
defparam \Mux26~4 .register_cascade_mode = "off";
defparam \Mux26~4 .sum_lutc_input = "datac";
defparam \Mux26~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [6]),
	.regout(),
	.padio(wd[6]));
// synopsys translate_off
defparam \wd[6]~I .input_async_reset = "none";
defparam \wd[6]~I .input_power_up = "low";
defparam \wd[6]~I .input_register_mode = "none";
defparam \wd[6]~I .input_sync_reset = "none";
defparam \wd[6]~I .oe_async_reset = "none";
defparam \wd[6]~I .oe_power_up = "low";
defparam \wd[6]~I .oe_register_mode = "none";
defparam \wd[6]~I .oe_sync_reset = "none";
defparam \wd[6]~I .operation_mode = "input";
defparam \wd[6]~I .output_async_reset = "none";
defparam \wd[6]~I .output_power_up = "low";
defparam \wd[6]~I .output_register_mode = "none";
defparam \wd[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y13_N4
cyclone_lcell \rf[1][6] (
// Equation(s):
// \Mux25~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][6]))) # (!\ra1~combout [0] & (\rf[0][6]~regout ))))
// \rf[1][6]~regout  = DFFEAS(\Mux25~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][6]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [6]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~2 ),
	.regout(\rf[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][6] .lut_mask = "fc22";
defparam \rf[1][6] .operation_mode = "normal";
defparam \rf[1][6] .output_mode = "reg_and_comb";
defparam \rf[1][6] .register_cascade_mode = "off";
defparam \rf[1][6] .sum_lutc_input = "qfbk";
defparam \rf[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N7
cyclone_lcell \rf[0][6] (
// Equation(s):
// \Mux57~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][6]~regout )) # (!\ra2~combout [0] & ((rf[0][6])))))
// \rf[0][6]~regout  = DFFEAS(\Mux57~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][6]~regout ),
	.datac(\wd~combout [6]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux57~2 ),
	.regout(\rf[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][6] .lut_mask = "ee50";
defparam \rf[0][6] .operation_mode = "normal";
defparam \rf[0][6] .output_mode = "reg_and_comb";
defparam \rf[0][6] .register_cascade_mode = "off";
defparam \rf[0][6] .sum_lutc_input = "qfbk";
defparam \rf[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N7
cyclone_lcell \rf[2][6] (
// Equation(s):
// \Mux25~3  = (\ra1~combout [1] & ((\Mux25~2  & (\rf[3][6]~regout )) # (!\Mux25~2  & ((rf[2][6]))))) # (!\ra1~combout [1] & (((\Mux25~2 ))))
// \rf[2][6]~regout  = DFFEAS(\Mux25~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[3][6]~regout ),
	.datac(\wd~combout [6]),
	.datad(\Mux25~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~3 ),
	.regout(\rf[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][6] .lut_mask = "dda0";
defparam \rf[2][6] .operation_mode = "normal";
defparam \rf[2][6] .output_mode = "reg_and_comb";
defparam \rf[2][6] .register_cascade_mode = "off";
defparam \rf[2][6] .sum_lutc_input = "qfbk";
defparam \rf[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N4
cyclone_lcell \rf[3][6] (
// Equation(s):
// \Mux57~3  = (\ra2~combout [1] & ((\Mux57~2  & ((rf[3][6]))) # (!\Mux57~2  & (\rf[2][6]~regout )))) # (!\ra2~combout [1] & (((\Mux57~2 ))))
// \rf[3][6]~regout  = DFFEAS(\Mux57~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][6]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [6]),
	.datad(\Mux57~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux57~3 ),
	.regout(\rf[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][6] .lut_mask = "f388";
defparam \rf[3][6] .operation_mode = "normal";
defparam \rf[3][6] .output_mode = "reg_and_comb";
defparam \rf[3][6] .register_cascade_mode = "off";
defparam \rf[3][6] .sum_lutc_input = "qfbk";
defparam \rf[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N4
cyclone_lcell \rf[6][6] (
// Equation(s):
// \Mux25~0  = (\ra1~combout [1] & (((rf[6][6]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][6]~regout  & ((!\ra1~combout [0]))))
// \rf[6][6]~regout  = DFFEAS(\Mux25~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][6]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [6]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~0 ),
	.regout(\rf[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][6] .lut_mask = "cce2";
defparam \rf[6][6] .operation_mode = "normal";
defparam \rf[6][6] .output_mode = "reg_and_comb";
defparam \rf[6][6] .register_cascade_mode = "off";
defparam \rf[6][6] .sum_lutc_input = "qfbk";
defparam \rf[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N2
cyclone_lcell \rf[4][6] (
// Equation(s):
// \Mux57~0  = (\ra2~combout [1] & ((\rf[6][6]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][6] & !\ra2~combout [0]))))
// \rf[4][6]~regout  = DFFEAS(\Mux57~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][6]~regout ),
	.datac(\wd~combout [6]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux57~0 ),
	.regout(\rf[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][6] .lut_mask = "aad8";
defparam \rf[4][6] .operation_mode = "normal";
defparam \rf[4][6] .output_mode = "reg_and_comb";
defparam \rf[4][6] .register_cascade_mode = "off";
defparam \rf[4][6] .sum_lutc_input = "qfbk";
defparam \rf[4][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N7
cyclone_lcell \rf[5][6] (
// Equation(s):
// \Mux25~1  = (\ra1~combout [0] & ((\Mux25~0  & ((\rf[7][6]~regout ))) # (!\Mux25~0  & (rf[5][6])))) # (!\ra1~combout [0] & (\Mux25~0 ))
// \rf[5][6]~regout  = DFFEAS(\Mux25~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\Mux25~0 ),
	.datac(\wd~combout [6]),
	.datad(\rf[7][6]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~1 ),
	.regout(\rf[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][6] .lut_mask = "ec64";
defparam \rf[5][6] .operation_mode = "normal";
defparam \rf[5][6] .output_mode = "reg_and_comb";
defparam \rf[5][6] .register_cascade_mode = "off";
defparam \rf[5][6] .sum_lutc_input = "qfbk";
defparam \rf[5][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N3
cyclone_lcell \rf[7][6] (
// Equation(s):
// \Mux57~1  = (\Mux57~0  & (((rf[7][6]) # (!\ra2~combout [0])))) # (!\Mux57~0  & (\rf[5][6]~regout  & ((\ra2~combout [0]))))
// \rf[7][6]~regout  = DFFEAS(\Mux57~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][6]~regout ),
	.datab(\Mux57~0 ),
	.datac(\wd~combout [6]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux57~1 ),
	.regout(\rf[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][6] .lut_mask = "e2cc";
defparam \rf[7][6] .operation_mode = "normal";
defparam \rf[7][6] .output_mode = "reg_and_comb";
defparam \rf[7][6] .register_cascade_mode = "off";
defparam \rf[7][6] .sum_lutc_input = "qfbk";
defparam \rf[7][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N8
cyclone_lcell \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ((\ra1~combout [2] & ((\Mux25~1 ))) # (!\ra1~combout [2] & (\Mux25~3 )))

	.clk(gnd),
	.dataa(\Mux25~3 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux25~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = "fa0a";
defparam \Mux25~4 .operation_mode = "normal";
defparam \Mux25~4 .output_mode = "comb_only";
defparam \Mux25~4 .register_cascade_mode = "off";
defparam \Mux25~4 .sum_lutc_input = "datac";
defparam \Mux25~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_174,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [7]),
	.regout(),
	.padio(wd[7]));
// synopsys translate_off
defparam \wd[7]~I .input_async_reset = "none";
defparam \wd[7]~I .input_power_up = "low";
defparam \wd[7]~I .input_register_mode = "none";
defparam \wd[7]~I .input_sync_reset = "none";
defparam \wd[7]~I .oe_async_reset = "none";
defparam \wd[7]~I .oe_power_up = "low";
defparam \wd[7]~I .oe_register_mode = "none";
defparam \wd[7]~I .oe_sync_reset = "none";
defparam \wd[7]~I .operation_mode = "input";
defparam \wd[7]~I .output_async_reset = "none";
defparam \wd[7]~I .output_power_up = "low";
defparam \wd[7]~I .output_register_mode = "none";
defparam \wd[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y12_N7
cyclone_lcell \rf[6][7] (
// Equation(s):
// \Mux24~0  = (\ra1~combout [1] & (((rf[6][7]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][7]~regout  & ((!\ra1~combout [0]))))
// \rf[6][7]~regout  = DFFEAS(\Mux24~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][7]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [7]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~0 ),
	.regout(\rf[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][7] .lut_mask = "cce2";
defparam \rf[6][7] .operation_mode = "normal";
defparam \rf[6][7] .output_mode = "reg_and_comb";
defparam \rf[6][7] .register_cascade_mode = "off";
defparam \rf[6][7] .sum_lutc_input = "qfbk";
defparam \rf[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N8
cyclone_lcell \rf[4][7] (
// Equation(s):
// \Mux56~0  = (\ra2~combout [1] & ((\rf[6][7]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][7] & !\ra2~combout [0]))))
// \rf[4][7]~regout  = DFFEAS(\Mux56~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][7]~regout ),
	.datac(\wd~combout [7]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux56~0 ),
	.regout(\rf[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][7] .lut_mask = "aad8";
defparam \rf[4][7] .operation_mode = "normal";
defparam \rf[4][7] .output_mode = "reg_and_comb";
defparam \rf[4][7] .register_cascade_mode = "off";
defparam \rf[4][7] .sum_lutc_input = "qfbk";
defparam \rf[4][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N5
cyclone_lcell \rf[5][7] (
// Equation(s):
// \Mux24~1  = (\Mux24~0  & ((\rf[7][7]~regout ) # ((!\ra1~combout [0])))) # (!\Mux24~0  & (((rf[5][7] & \ra1~combout [0]))))
// \rf[5][7]~regout  = DFFEAS(\Mux24~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux24~0 ),
	.datab(\rf[7][7]~regout ),
	.datac(\wd~combout [7]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~1 ),
	.regout(\rf[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][7] .lut_mask = "d8aa";
defparam \rf[5][7] .operation_mode = "normal";
defparam \rf[5][7] .output_mode = "reg_and_comb";
defparam \rf[5][7] .register_cascade_mode = "off";
defparam \rf[5][7] .sum_lutc_input = "qfbk";
defparam \rf[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N4
cyclone_lcell \rf[7][7] (
// Equation(s):
// \Mux56~1  = (\ra2~combout [0] & ((\Mux56~0  & (rf[7][7])) # (!\Mux56~0  & ((\rf[5][7]~regout ))))) # (!\ra2~combout [0] & (\Mux56~0 ))
// \rf[7][7]~regout  = DFFEAS(\Mux56~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\Mux56~0 ),
	.datac(\wd~combout [7]),
	.datad(\rf[5][7]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux56~1 ),
	.regout(\rf[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][7] .lut_mask = "e6c4";
defparam \rf[7][7] .operation_mode = "normal";
defparam \rf[7][7] .output_mode = "reg_and_comb";
defparam \rf[7][7] .register_cascade_mode = "off";
defparam \rf[7][7] .sum_lutc_input = "qfbk";
defparam \rf[7][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N5
cyclone_lcell \rf[1][7] (
// Equation(s):
// \Mux24~2  = (\ra1~combout [0] & ((\ra1~combout [1]) # ((rf[1][7])))) # (!\ra1~combout [0] & (!\ra1~combout [1] & ((\rf[0][7]~regout ))))
// \rf[1][7]~regout  = DFFEAS(\Mux24~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [7]),
	.datad(\rf[0][7]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~2 ),
	.regout(\rf[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][7] .lut_mask = "b9a8";
defparam \rf[1][7] .operation_mode = "normal";
defparam \rf[1][7] .output_mode = "reg_and_comb";
defparam \rf[1][7] .register_cascade_mode = "off";
defparam \rf[1][7] .sum_lutc_input = "qfbk";
defparam \rf[1][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N6
cyclone_lcell \rf[0][7] (
// Equation(s):
// \Mux56~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][7]~regout )) # (!\ra2~combout [0] & ((rf[0][7])))))
// \rf[0][7]~regout  = DFFEAS(\Mux56~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][7]~regout ),
	.datac(\wd~combout [7]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux56~2 ),
	.regout(\rf[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][7] .lut_mask = "ee50";
defparam \rf[0][7] .operation_mode = "normal";
defparam \rf[0][7] .output_mode = "reg_and_comb";
defparam \rf[0][7] .register_cascade_mode = "off";
defparam \rf[0][7] .sum_lutc_input = "qfbk";
defparam \rf[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N3
cyclone_lcell \rf[2][7] (
// Equation(s):
// \Mux24~3  = (\ra1~combout [1] & ((\Mux24~2  & ((\rf[3][7]~regout ))) # (!\Mux24~2  & (rf[2][7])))) # (!\ra1~combout [1] & (\Mux24~2 ))
// \rf[2][7]~regout  = DFFEAS(\Mux24~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\Mux24~2 ),
	.datac(\wd~combout [7]),
	.datad(\rf[3][7]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~3 ),
	.regout(\rf[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][7] .lut_mask = "ec64";
defparam \rf[2][7] .operation_mode = "normal";
defparam \rf[2][7] .output_mode = "reg_and_comb";
defparam \rf[2][7] .register_cascade_mode = "off";
defparam \rf[2][7] .sum_lutc_input = "qfbk";
defparam \rf[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N5
cyclone_lcell \rf[3][7] (
// Equation(s):
// \Mux56~3  = (\Mux56~2  & (((rf[3][7]) # (!\ra2~combout [1])))) # (!\Mux56~2  & (\rf[2][7]~regout  & ((\ra2~combout [1]))))
// \rf[3][7]~regout  = DFFEAS(\Mux56~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][7]~regout ),
	.datab(\Mux56~2 ),
	.datac(\wd~combout [7]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux56~3 ),
	.regout(\rf[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][7] .lut_mask = "e2cc";
defparam \rf[3][7] .operation_mode = "normal";
defparam \rf[3][7] .output_mode = "reg_and_comb";
defparam \rf[3][7] .register_cascade_mode = "off";
defparam \rf[3][7] .sum_lutc_input = "qfbk";
defparam \rf[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N2
cyclone_lcell \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ((\ra1~combout [2] & (\Mux24~1 )) # (!\ra1~combout [2] & ((\Mux24~3 ))))

	.clk(gnd),
	.dataa(\Mux24~1 ),
	.datab(\Mux24~3 ),
	.datac(vcc),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = "aacc";
defparam \Mux24~4 .operation_mode = "normal";
defparam \Mux24~4 .output_mode = "comb_only";
defparam \Mux24~4 .register_cascade_mode = "off";
defparam \Mux24~4 .sum_lutc_input = "datac";
defparam \Mux24~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [8]),
	.regout(),
	.padio(wd[8]));
// synopsys translate_off
defparam \wd[8]~I .input_async_reset = "none";
defparam \wd[8]~I .input_power_up = "low";
defparam \wd[8]~I .input_register_mode = "none";
defparam \wd[8]~I .input_sync_reset = "none";
defparam \wd[8]~I .oe_async_reset = "none";
defparam \wd[8]~I .oe_power_up = "low";
defparam \wd[8]~I .oe_register_mode = "none";
defparam \wd[8]~I .oe_sync_reset = "none";
defparam \wd[8]~I .operation_mode = "input";
defparam \wd[8]~I .output_async_reset = "none";
defparam \wd[8]~I .output_power_up = "low";
defparam \wd[8]~I .output_register_mode = "none";
defparam \wd[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y12_N5
cyclone_lcell \rf[6][8] (
// Equation(s):
// \Mux23~0  = (\ra1~combout [0] & (\ra1~combout [1])) # (!\ra1~combout [0] & ((\ra1~combout [1] & (rf[6][8])) # (!\ra1~combout [1] & ((\rf[4][8]~regout )))))
// \rf[6][8]~regout  = DFFEAS(\Mux23~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [8]),
	.datad(\rf[4][8]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~0 ),
	.regout(\rf[6][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][8] .lut_mask = "d9c8";
defparam \rf[6][8] .operation_mode = "normal";
defparam \rf[6][8] .output_mode = "reg_and_comb";
defparam \rf[6][8] .register_cascade_mode = "off";
defparam \rf[6][8] .sum_lutc_input = "qfbk";
defparam \rf[6][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N1
cyclone_lcell \rf[4][8] (
// Equation(s):
// \Mux55~0  = (\ra2~combout [1] & ((\rf[6][8]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][8] & !\ra2~combout [0]))))
// \rf[4][8]~regout  = DFFEAS(\Mux55~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][8]~regout ),
	.datac(\wd~combout [8]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux55~0 ),
	.regout(\rf[4][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][8] .lut_mask = "aad8";
defparam \rf[4][8] .operation_mode = "normal";
defparam \rf[4][8] .output_mode = "reg_and_comb";
defparam \rf[4][8] .register_cascade_mode = "off";
defparam \rf[4][8] .sum_lutc_input = "qfbk";
defparam \rf[4][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N3
cyclone_lcell \rf[5][8] (
// Equation(s):
// \Mux23~1  = (\Mux23~0  & ((\rf[7][8]~regout ) # ((!\ra1~combout [0])))) # (!\Mux23~0  & (((rf[5][8] & \ra1~combout [0]))))
// \rf[5][8]~regout  = DFFEAS(\Mux23~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux23~0 ),
	.datab(\rf[7][8]~regout ),
	.datac(\wd~combout [8]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~1 ),
	.regout(\rf[5][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][8] .lut_mask = "d8aa";
defparam \rf[5][8] .operation_mode = "normal";
defparam \rf[5][8] .output_mode = "reg_and_comb";
defparam \rf[5][8] .register_cascade_mode = "off";
defparam \rf[5][8] .sum_lutc_input = "qfbk";
defparam \rf[5][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N8
cyclone_lcell \rf[7][8] (
// Equation(s):
// \Mux55~1  = (\Mux55~0  & (((rf[7][8]) # (!\ra2~combout [0])))) # (!\Mux55~0  & (\rf[5][8]~regout  & ((\ra2~combout [0]))))
// \rf[7][8]~regout  = DFFEAS(\Mux55~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux55~0 ),
	.datab(\rf[5][8]~regout ),
	.datac(\wd~combout [8]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux55~1 ),
	.regout(\rf[7][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][8] .lut_mask = "e4aa";
defparam \rf[7][8] .operation_mode = "normal";
defparam \rf[7][8] .output_mode = "reg_and_comb";
defparam \rf[7][8] .register_cascade_mode = "off";
defparam \rf[7][8] .sum_lutc_input = "qfbk";
defparam \rf[7][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N8
cyclone_lcell \rf[1][8] (
// Equation(s):
// \Mux23~2  = (\ra1~combout [0] & ((\ra1~combout [1]) # ((rf[1][8])))) # (!\ra1~combout [0] & (!\ra1~combout [1] & ((\rf[0][8]~regout ))))
// \rf[1][8]~regout  = DFFEAS(\Mux23~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [8]),
	.datad(\rf[0][8]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~2 ),
	.regout(\rf[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][8] .lut_mask = "b9a8";
defparam \rf[1][8] .operation_mode = "normal";
defparam \rf[1][8] .output_mode = "reg_and_comb";
defparam \rf[1][8] .register_cascade_mode = "off";
defparam \rf[1][8] .sum_lutc_input = "qfbk";
defparam \rf[1][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N1
cyclone_lcell \rf[0][8] (
// Equation(s):
// \Mux55~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][8]~regout )) # (!\ra2~combout [0] & ((rf[0][8])))))
// \rf[0][8]~regout  = DFFEAS(\Mux55~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][8]~regout ),
	.datac(\wd~combout [8]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux55~2 ),
	.regout(\rf[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][8] .lut_mask = "ee50";
defparam \rf[0][8] .operation_mode = "normal";
defparam \rf[0][8] .output_mode = "reg_and_comb";
defparam \rf[0][8] .register_cascade_mode = "off";
defparam \rf[0][8] .sum_lutc_input = "qfbk";
defparam \rf[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N1
cyclone_lcell \rf[2][8] (
// Equation(s):
// \Mux23~3  = (\Mux23~2  & (((\rf[3][8]~regout )) # (!\ra1~combout [1]))) # (!\Mux23~2  & (\ra1~combout [1] & (rf[2][8])))
// \rf[2][8]~regout  = DFFEAS(\Mux23~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux23~2 ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [8]),
	.datad(\rf[3][8]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~3 ),
	.regout(\rf[2][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][8] .lut_mask = "ea62";
defparam \rf[2][8] .operation_mode = "normal";
defparam \rf[2][8] .output_mode = "reg_and_comb";
defparam \rf[2][8] .register_cascade_mode = "off";
defparam \rf[2][8] .sum_lutc_input = "qfbk";
defparam \rf[2][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N5
cyclone_lcell \rf[3][8] (
// Equation(s):
// \Mux55~3  = (\Mux55~2  & (((rf[3][8])) # (!\ra2~combout [1]))) # (!\Mux55~2  & (\ra2~combout [1] & ((\rf[2][8]~regout ))))
// \rf[3][8]~regout  = DFFEAS(\Mux55~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux55~2 ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [8]),
	.datad(\rf[2][8]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux55~3 ),
	.regout(\rf[3][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][8] .lut_mask = "e6a2";
defparam \rf[3][8] .operation_mode = "normal";
defparam \rf[3][8] .output_mode = "reg_and_comb";
defparam \rf[3][8] .register_cascade_mode = "off";
defparam \rf[3][8] .sum_lutc_input = "qfbk";
defparam \rf[3][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N6
cyclone_lcell \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\ra1~combout [2] & (\Mux23~1 )) # (!\ra1~combout [2] & (((\Mux23~3 ))))

	.clk(gnd),
	.dataa(\Mux23~1 ),
	.datab(\Mux23~3 ),
	.datac(\ra1~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = "acac";
defparam \Mux23~4 .operation_mode = "normal";
defparam \Mux23~4 .output_mode = "comb_only";
defparam \Mux23~4 .register_cascade_mode = "off";
defparam \Mux23~4 .sum_lutc_input = "datac";
defparam \Mux23~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [9]),
	.regout(),
	.padio(wd[9]));
// synopsys translate_off
defparam \wd[9]~I .input_async_reset = "none";
defparam \wd[9]~I .input_power_up = "low";
defparam \wd[9]~I .input_register_mode = "none";
defparam \wd[9]~I .input_sync_reset = "none";
defparam \wd[9]~I .oe_async_reset = "none";
defparam \wd[9]~I .oe_power_up = "low";
defparam \wd[9]~I .oe_register_mode = "none";
defparam \wd[9]~I .oe_sync_reset = "none";
defparam \wd[9]~I .operation_mode = "input";
defparam \wd[9]~I .output_async_reset = "none";
defparam \wd[9]~I .output_power_up = "low";
defparam \wd[9]~I .output_register_mode = "none";
defparam \wd[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y12_N3
cyclone_lcell \rf[1][9] (
// Equation(s):
// \Mux22~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][9]))) # (!\ra1~combout [0] & (\rf[0][9]~regout ))))
// \rf[1][9]~regout  = DFFEAS(\Mux22~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][9]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [9]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~2 ),
	.regout(\rf[1][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][9] .lut_mask = "fc22";
defparam \rf[1][9] .operation_mode = "normal";
defparam \rf[1][9] .output_mode = "reg_and_comb";
defparam \rf[1][9] .register_cascade_mode = "off";
defparam \rf[1][9] .sum_lutc_input = "qfbk";
defparam \rf[1][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N1
cyclone_lcell \rf[0][9] (
// Equation(s):
// \Mux54~2  = (\ra2~combout [0] & ((\rf[1][9]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][9] & !\ra2~combout [1]))))
// \rf[0][9]~regout  = DFFEAS(\Mux54~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[1][9]~regout ),
	.datac(\wd~combout [9]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux54~2 ),
	.regout(\rf[0][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][9] .lut_mask = "aad8";
defparam \rf[0][9] .operation_mode = "normal";
defparam \rf[0][9] .output_mode = "reg_and_comb";
defparam \rf[0][9] .register_cascade_mode = "off";
defparam \rf[0][9] .sum_lutc_input = "qfbk";
defparam \rf[0][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N2
cyclone_lcell \rf[2][9] (
// Equation(s):
// \Mux22~3  = (\Mux22~2  & (((\rf[3][9]~regout )) # (!\ra1~combout [1]))) # (!\Mux22~2  & (\ra1~combout [1] & (rf[2][9])))
// \rf[2][9]~regout  = DFFEAS(\Mux22~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux22~2 ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [9]),
	.datad(\rf[3][9]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~3 ),
	.regout(\rf[2][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][9] .lut_mask = "ea62";
defparam \rf[2][9] .operation_mode = "normal";
defparam \rf[2][9] .output_mode = "reg_and_comb";
defparam \rf[2][9] .register_cascade_mode = "off";
defparam \rf[2][9] .sum_lutc_input = "qfbk";
defparam \rf[2][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N3
cyclone_lcell \rf[3][9] (
// Equation(s):
// \Mux54~3  = (\Mux54~2  & (((rf[3][9]) # (!\ra2~combout [1])))) # (!\Mux54~2  & (\rf[2][9]~regout  & ((\ra2~combout [1]))))
// \rf[3][9]~regout  = DFFEAS(\Mux54~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][9]~regout ),
	.datab(\Mux54~2 ),
	.datac(\wd~combout [9]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux54~3 ),
	.regout(\rf[3][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][9] .lut_mask = "e2cc";
defparam \rf[3][9] .operation_mode = "normal";
defparam \rf[3][9] .output_mode = "reg_and_comb";
defparam \rf[3][9] .register_cascade_mode = "off";
defparam \rf[3][9] .sum_lutc_input = "qfbk";
defparam \rf[3][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N9
cyclone_lcell \rf[6][9] (
// Equation(s):
// \Mux22~0  = (\ra1~combout [1] & (((rf[6][9]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][9]~regout  & ((!\ra1~combout [0]))))
// \rf[6][9]~regout  = DFFEAS(\Mux22~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][9]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [9]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~0 ),
	.regout(\rf[6][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][9] .lut_mask = "cce2";
defparam \rf[6][9] .operation_mode = "normal";
defparam \rf[6][9] .output_mode = "reg_and_comb";
defparam \rf[6][9] .register_cascade_mode = "off";
defparam \rf[6][9] .sum_lutc_input = "qfbk";
defparam \rf[6][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N7
cyclone_lcell \rf[4][9] (
// Equation(s):
// \Mux54~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][9]~regout )) # (!\ra2~combout [1] & ((rf[4][9])))))
// \rf[4][9]~regout  = DFFEAS(\Mux54~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][9]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [9]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux54~0 ),
	.regout(\rf[4][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][9] .lut_mask = "ee30";
defparam \rf[4][9] .operation_mode = "normal";
defparam \rf[4][9] .output_mode = "reg_and_comb";
defparam \rf[4][9] .register_cascade_mode = "off";
defparam \rf[4][9] .sum_lutc_input = "qfbk";
defparam \rf[4][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N4
cyclone_lcell \rf[5][9] (
// Equation(s):
// \Mux22~1  = (\ra1~combout [0] & ((\Mux22~0  & ((\rf[7][9]~regout ))) # (!\Mux22~0  & (rf[5][9])))) # (!\ra1~combout [0] & (\Mux22~0 ))
// \rf[5][9]~regout  = DFFEAS(\Mux22~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\Mux22~0 ),
	.datac(\wd~combout [9]),
	.datad(\rf[7][9]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~1 ),
	.regout(\rf[5][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][9] .lut_mask = "ec64";
defparam \rf[5][9] .operation_mode = "normal";
defparam \rf[5][9] .output_mode = "reg_and_comb";
defparam \rf[5][9] .register_cascade_mode = "off";
defparam \rf[5][9] .sum_lutc_input = "qfbk";
defparam \rf[5][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N7
cyclone_lcell \rf[7][9] (
// Equation(s):
// \Mux54~1  = (\Mux54~0  & (((rf[7][9]) # (!\ra2~combout [0])))) # (!\Mux54~0  & (\rf[5][9]~regout  & ((\ra2~combout [0]))))
// \rf[7][9]~regout  = DFFEAS(\Mux54~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][9]~regout ),
	.datab(\Mux54~0 ),
	.datac(\wd~combout [9]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux54~1 ),
	.regout(\rf[7][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][9] .lut_mask = "e2cc";
defparam \rf[7][9] .operation_mode = "normal";
defparam \rf[7][9] .output_mode = "reg_and_comb";
defparam \rf[7][9] .register_cascade_mode = "off";
defparam \rf[7][9] .sum_lutc_input = "qfbk";
defparam \rf[7][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N5
cyclone_lcell \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ((\ra1~combout [2] & ((\Mux22~1 ))) # (!\ra1~combout [2] & (\Mux22~3 )))

	.clk(gnd),
	.dataa(\Mux22~3 ),
	.datab(vcc),
	.datac(\Mux22~1 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = "f0aa";
defparam \Mux22~4 .operation_mode = "normal";
defparam \Mux22~4 .output_mode = "comb_only";
defparam \Mux22~4 .register_cascade_mode = "off";
defparam \Mux22~4 .sum_lutc_input = "datac";
defparam \Mux22~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_152,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [10]),
	.regout(),
	.padio(wd[10]));
// synopsys translate_off
defparam \wd[10]~I .input_async_reset = "none";
defparam \wd[10]~I .input_power_up = "low";
defparam \wd[10]~I .input_register_mode = "none";
defparam \wd[10]~I .input_sync_reset = "none";
defparam \wd[10]~I .oe_async_reset = "none";
defparam \wd[10]~I .oe_power_up = "low";
defparam \wd[10]~I .oe_register_mode = "none";
defparam \wd[10]~I .oe_sync_reset = "none";
defparam \wd[10]~I .operation_mode = "input";
defparam \wd[10]~I .output_async_reset = "none";
defparam \wd[10]~I .output_power_up = "low";
defparam \wd[10]~I .output_register_mode = "none";
defparam \wd[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y12_N0
cyclone_lcell \rf[1][10] (
// Equation(s):
// \Mux21~2  = (\ra1~combout [0] & (((rf[1][10]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][10]~regout  & ((!\ra1~combout [1]))))
// \rf[1][10]~regout  = DFFEAS(\Mux21~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][10]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [10]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~2 ),
	.regout(\rf[1][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][10] .lut_mask = "cce2";
defparam \rf[1][10] .operation_mode = "normal";
defparam \rf[1][10] .output_mode = "reg_and_comb";
defparam \rf[1][10] .register_cascade_mode = "off";
defparam \rf[1][10] .sum_lutc_input = "qfbk";
defparam \rf[1][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N2
cyclone_lcell \rf[0][10] (
// Equation(s):
// \Mux53~2  = (\ra2~combout [0] & ((\rf[1][10]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][10] & !\ra2~combout [1]))))
// \rf[0][10]~regout  = DFFEAS(\Mux53~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[1][10]~regout ),
	.datac(\wd~combout [10]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux53~2 ),
	.regout(\rf[0][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][10] .lut_mask = "aad8";
defparam \rf[0][10] .operation_mode = "normal";
defparam \rf[0][10] .output_mode = "reg_and_comb";
defparam \rf[0][10] .register_cascade_mode = "off";
defparam \rf[0][10] .sum_lutc_input = "qfbk";
defparam \rf[0][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N4
cyclone_lcell \rf[2][10] (
// Equation(s):
// \Mux21~3  = (\Mux21~2  & ((\rf[3][10]~regout ) # ((!\ra1~combout [1])))) # (!\Mux21~2  & (((rf[2][10] & \ra1~combout [1]))))
// \rf[2][10]~regout  = DFFEAS(\Mux21~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][10]~regout ),
	.datab(\Mux21~2 ),
	.datac(\wd~combout [10]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~3 ),
	.regout(\rf[2][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][10] .lut_mask = "b8cc";
defparam \rf[2][10] .operation_mode = "normal";
defparam \rf[2][10] .output_mode = "reg_and_comb";
defparam \rf[2][10] .register_cascade_mode = "off";
defparam \rf[2][10] .sum_lutc_input = "qfbk";
defparam \rf[2][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N6
cyclone_lcell \rf[3][10] (
// Equation(s):
// \Mux53~3  = (\ra2~combout [1] & ((\Mux53~2  & ((rf[3][10]))) # (!\Mux53~2  & (\rf[2][10]~regout )))) # (!\ra2~combout [1] & (((\Mux53~2 ))))
// \rf[3][10]~regout  = DFFEAS(\Mux53~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[2][10]~regout ),
	.datac(\wd~combout [10]),
	.datad(\Mux53~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux53~3 ),
	.regout(\rf[3][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][10] .lut_mask = "f588";
defparam \rf[3][10] .operation_mode = "normal";
defparam \rf[3][10] .output_mode = "reg_and_comb";
defparam \rf[3][10] .register_cascade_mode = "off";
defparam \rf[3][10] .sum_lutc_input = "qfbk";
defparam \rf[3][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N4
cyclone_lcell \rf[6][10] (
// Equation(s):
// \Mux21~0  = (\ra1~combout [1] & (((rf[6][10]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][10]~regout  & ((!\ra1~combout [0]))))
// \rf[6][10]~regout  = DFFEAS(\Mux21~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][10]~regout ),
	.datac(\wd~combout [10]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~0 ),
	.regout(\rf[6][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][10] .lut_mask = "aae4";
defparam \rf[6][10] .operation_mode = "normal";
defparam \rf[6][10] .output_mode = "reg_and_comb";
defparam \rf[6][10] .register_cascade_mode = "off";
defparam \rf[6][10] .sum_lutc_input = "qfbk";
defparam \rf[6][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N3
cyclone_lcell \rf[4][10] (
// Equation(s):
// \Mux53~0  = (\ra2~combout [1] & ((\rf[6][10]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][10] & !\ra2~combout [0]))))
// \rf[4][10]~regout  = DFFEAS(\Mux53~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][10]~regout ),
	.datac(\wd~combout [10]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux53~0 ),
	.regout(\rf[4][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][10] .lut_mask = "aad8";
defparam \rf[4][10] .operation_mode = "normal";
defparam \rf[4][10] .output_mode = "reg_and_comb";
defparam \rf[4][10] .register_cascade_mode = "off";
defparam \rf[4][10] .sum_lutc_input = "qfbk";
defparam \rf[4][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y14_N7
cyclone_lcell \rf[5][10] (
// Equation(s):
// \Mux21~1  = (\ra1~combout [0] & ((\Mux21~0  & ((\rf[7][10]~regout ))) # (!\Mux21~0  & (rf[5][10])))) # (!\ra1~combout [0] & (\Mux21~0 ))
// \rf[5][10]~regout  = DFFEAS(\Mux21~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\Mux21~0 ),
	.datac(\wd~combout [10]),
	.datad(\rf[7][10]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~1 ),
	.regout(\rf[5][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][10] .lut_mask = "ec64";
defparam \rf[5][10] .operation_mode = "normal";
defparam \rf[5][10] .output_mode = "reg_and_comb";
defparam \rf[5][10] .register_cascade_mode = "off";
defparam \rf[5][10] .sum_lutc_input = "qfbk";
defparam \rf[5][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y14_N4
cyclone_lcell \rf[7][10] (
// Equation(s):
// \Mux53~1  = (\Mux53~0  & (((rf[7][10]) # (!\ra2~combout [0])))) # (!\Mux53~0  & (\rf[5][10]~regout  & ((\ra2~combout [0]))))
// \rf[7][10]~regout  = DFFEAS(\Mux53~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][10]~regout ),
	.datab(\Mux53~0 ),
	.datac(\wd~combout [10]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux53~1 ),
	.regout(\rf[7][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][10] .lut_mask = "e2cc";
defparam \rf[7][10] .operation_mode = "normal";
defparam \rf[7][10] .output_mode = "reg_and_comb";
defparam \rf[7][10] .register_cascade_mode = "off";
defparam \rf[7][10] .sum_lutc_input = "qfbk";
defparam \rf[7][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y14_N8
cyclone_lcell \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ((\ra1~combout [2] & ((\Mux21~1 ))) # (!\ra1~combout [2] & (\Mux21~3 )))

	.clk(gnd),
	.dataa(\Mux21~3 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux21~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = "fa0a";
defparam \Mux21~4 .operation_mode = "normal";
defparam \Mux21~4 .output_mode = "comb_only";
defparam \Mux21~4 .register_cascade_mode = "off";
defparam \Mux21~4 .sum_lutc_input = "datac";
defparam \Mux21~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_153,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [11]),
	.regout(),
	.padio(wd[11]));
// synopsys translate_off
defparam \wd[11]~I .input_async_reset = "none";
defparam \wd[11]~I .input_power_up = "low";
defparam \wd[11]~I .input_register_mode = "none";
defparam \wd[11]~I .input_sync_reset = "none";
defparam \wd[11]~I .oe_async_reset = "none";
defparam \wd[11]~I .oe_power_up = "low";
defparam \wd[11]~I .oe_register_mode = "none";
defparam \wd[11]~I .oe_sync_reset = "none";
defparam \wd[11]~I .operation_mode = "input";
defparam \wd[11]~I .output_async_reset = "none";
defparam \wd[11]~I .output_power_up = "low";
defparam \wd[11]~I .output_register_mode = "none";
defparam \wd[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y12_N4
cyclone_lcell \rf[1][11] (
// Equation(s):
// \Mux20~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][11]))) # (!\ra1~combout [0] & (\rf[0][11]~regout ))))
// \rf[1][11]~regout  = DFFEAS(\Mux20~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][11]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [11]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~2 ),
	.regout(\rf[1][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][11] .lut_mask = "fc22";
defparam \rf[1][11] .operation_mode = "normal";
defparam \rf[1][11] .output_mode = "reg_and_comb";
defparam \rf[1][11] .register_cascade_mode = "off";
defparam \rf[1][11] .sum_lutc_input = "qfbk";
defparam \rf[1][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N8
cyclone_lcell \rf[0][11] (
// Equation(s):
// \Mux52~2  = (\ra2~combout [0] & ((\rf[1][11]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][11] & !\ra2~combout [1]))))
// \rf[0][11]~regout  = DFFEAS(\Mux52~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[1][11]~regout ),
	.datac(\wd~combout [11]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~2 ),
	.regout(\rf[0][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][11] .lut_mask = "aad8";
defparam \rf[0][11] .operation_mode = "normal";
defparam \rf[0][11] .output_mode = "reg_and_comb";
defparam \rf[0][11] .register_cascade_mode = "off";
defparam \rf[0][11] .sum_lutc_input = "qfbk";
defparam \rf[0][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N8
cyclone_lcell \rf[2][11] (
// Equation(s):
// \Mux20~3  = (\Mux20~2  & ((\rf[3][11]~regout ) # ((!\ra1~combout [1])))) # (!\Mux20~2  & (((rf[2][11] & \ra1~combout [1]))))
// \rf[2][11]~regout  = DFFEAS(\Mux20~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux20~2 ),
	.datab(\rf[3][11]~regout ),
	.datac(\wd~combout [11]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~3 ),
	.regout(\rf[2][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][11] .lut_mask = "d8aa";
defparam \rf[2][11] .operation_mode = "normal";
defparam \rf[2][11] .output_mode = "reg_and_comb";
defparam \rf[2][11] .register_cascade_mode = "off";
defparam \rf[2][11] .sum_lutc_input = "qfbk";
defparam \rf[2][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N7
cyclone_lcell \rf[3][11] (
// Equation(s):
// \Mux52~3  = (\ra2~combout [1] & ((\Mux52~2  & ((rf[3][11]))) # (!\Mux52~2  & (\rf[2][11]~regout )))) # (!\ra2~combout [1] & (((\Mux52~2 ))))
// \rf[3][11]~regout  = DFFEAS(\Mux52~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[2][11]~regout ),
	.datac(\wd~combout [11]),
	.datad(\Mux52~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~3 ),
	.regout(\rf[3][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][11] .lut_mask = "f588";
defparam \rf[3][11] .operation_mode = "normal";
defparam \rf[3][11] .output_mode = "reg_and_comb";
defparam \rf[3][11] .register_cascade_mode = "off";
defparam \rf[3][11] .sum_lutc_input = "qfbk";
defparam \rf[3][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N1
cyclone_lcell \rf[6][11] (
// Equation(s):
// \Mux20~0  = (\ra1~combout [1] & (((rf[6][11]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][11]~regout  & ((!\ra1~combout [0]))))
// \rf[6][11]~regout  = DFFEAS(\Mux20~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][11]~regout ),
	.datac(\wd~combout [11]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~0 ),
	.regout(\rf[6][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][11] .lut_mask = "aae4";
defparam \rf[6][11] .operation_mode = "normal";
defparam \rf[6][11] .output_mode = "reg_and_comb";
defparam \rf[6][11] .register_cascade_mode = "off";
defparam \rf[6][11] .sum_lutc_input = "qfbk";
defparam \rf[6][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N8
cyclone_lcell \rf[4][11] (
// Equation(s):
// \Mux52~0  = (\ra2~combout [1] & ((\ra2~combout [0]) # ((\rf[6][11]~regout )))) # (!\ra2~combout [1] & (!\ra2~combout [0] & (rf[4][11])))
// \rf[4][11]~regout  = DFFEAS(\Mux52~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [11]),
	.datad(\rf[6][11]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~0 ),
	.regout(\rf[4][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][11] .lut_mask = "ba98";
defparam \rf[4][11] .operation_mode = "normal";
defparam \rf[4][11] .output_mode = "reg_and_comb";
defparam \rf[4][11] .register_cascade_mode = "off";
defparam \rf[4][11] .sum_lutc_input = "qfbk";
defparam \rf[4][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N2
cyclone_lcell \rf[5][11] (
// Equation(s):
// \Mux20~1  = (\Mux20~0  & ((\rf[7][11]~regout ) # ((!\ra1~combout [0])))) # (!\Mux20~0  & (((rf[5][11] & \ra1~combout [0]))))
// \rf[5][11]~regout  = DFFEAS(\Mux20~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux20~0 ),
	.datab(\rf[7][11]~regout ),
	.datac(\wd~combout [11]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~1 ),
	.regout(\rf[5][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][11] .lut_mask = "d8aa";
defparam \rf[5][11] .operation_mode = "normal";
defparam \rf[5][11] .output_mode = "reg_and_comb";
defparam \rf[5][11] .register_cascade_mode = "off";
defparam \rf[5][11] .sum_lutc_input = "qfbk";
defparam \rf[5][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N8
cyclone_lcell \rf[7][11] (
// Equation(s):
// \Mux52~1  = (\ra2~combout [0] & ((\Mux52~0  & ((rf[7][11]))) # (!\Mux52~0  & (\rf[5][11]~regout )))) # (!\ra2~combout [0] & (((\Mux52~0 ))))
// \rf[7][11]~regout  = DFFEAS(\Mux52~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][11]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [11]),
	.datad(\Mux52~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~1 ),
	.regout(\rf[7][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][11] .lut_mask = "f388";
defparam \rf[7][11] .operation_mode = "normal";
defparam \rf[7][11] .output_mode = "reg_and_comb";
defparam \rf[7][11] .register_cascade_mode = "off";
defparam \rf[7][11] .sum_lutc_input = "qfbk";
defparam \rf[7][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N3
cyclone_lcell \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ((\ra1~combout [2] & ((\Mux20~1 ))) # (!\ra1~combout [2] & (\Mux20~3 )))

	.clk(gnd),
	.dataa(\Mux20~3 ),
	.datab(\Mux20~1 ),
	.datac(vcc),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = "ccaa";
defparam \Mux20~4 .operation_mode = "normal";
defparam \Mux20~4 .output_mode = "comb_only";
defparam \Mux20~4 .register_cascade_mode = "off";
defparam \Mux20~4 .sum_lutc_input = "datac";
defparam \Mux20~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [12]),
	.regout(),
	.padio(wd[12]));
// synopsys translate_off
defparam \wd[12]~I .input_async_reset = "none";
defparam \wd[12]~I .input_power_up = "low";
defparam \wd[12]~I .input_register_mode = "none";
defparam \wd[12]~I .input_sync_reset = "none";
defparam \wd[12]~I .oe_async_reset = "none";
defparam \wd[12]~I .oe_power_up = "low";
defparam \wd[12]~I .oe_register_mode = "none";
defparam \wd[12]~I .oe_sync_reset = "none";
defparam \wd[12]~I .operation_mode = "input";
defparam \wd[12]~I .output_async_reset = "none";
defparam \wd[12]~I .output_power_up = "low";
defparam \wd[12]~I .output_register_mode = "none";
defparam \wd[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y12_N5
cyclone_lcell \rf[1][12] (
// Equation(s):
// \Mux19~2  = (\ra1~combout [0] & (((rf[1][12]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][12]~regout  & ((!\ra1~combout [1]))))
// \rf[1][12]~regout  = DFFEAS(\Mux19~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][12]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [12]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~2 ),
	.regout(\rf[1][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][12] .lut_mask = "cce2";
defparam \rf[1][12] .operation_mode = "normal";
defparam \rf[1][12] .output_mode = "reg_and_comb";
defparam \rf[1][12] .register_cascade_mode = "off";
defparam \rf[1][12] .sum_lutc_input = "qfbk";
defparam \rf[1][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N6
cyclone_lcell \rf[0][12] (
// Equation(s):
// \Mux51~2  = (\ra2~combout [0] & ((\rf[1][12]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][12] & !\ra2~combout [1]))))
// \rf[0][12]~regout  = DFFEAS(\Mux51~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[1][12]~regout ),
	.datac(\wd~combout [12]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~2 ),
	.regout(\rf[0][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][12] .lut_mask = "aad8";
defparam \rf[0][12] .operation_mode = "normal";
defparam \rf[0][12] .output_mode = "reg_and_comb";
defparam \rf[0][12] .register_cascade_mode = "off";
defparam \rf[0][12] .sum_lutc_input = "qfbk";
defparam \rf[0][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N7
cyclone_lcell \rf[2][12] (
// Equation(s):
// \Mux19~3  = (\Mux19~2  & ((\rf[3][12]~regout ) # ((!\ra1~combout [1])))) # (!\Mux19~2  & (((rf[2][12] & \ra1~combout [1]))))
// \rf[2][12]~regout  = DFFEAS(\Mux19~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][12]~regout ),
	.datab(\Mux19~2 ),
	.datac(\wd~combout [12]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~3 ),
	.regout(\rf[2][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][12] .lut_mask = "b8cc";
defparam \rf[2][12] .operation_mode = "normal";
defparam \rf[2][12] .output_mode = "reg_and_comb";
defparam \rf[2][12] .register_cascade_mode = "off";
defparam \rf[2][12] .sum_lutc_input = "qfbk";
defparam \rf[2][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N5
cyclone_lcell \rf[3][12] (
// Equation(s):
// \Mux51~3  = (\ra2~combout [1] & ((\Mux51~2  & ((rf[3][12]))) # (!\Mux51~2  & (\rf[2][12]~regout )))) # (!\ra2~combout [1] & (((\Mux51~2 ))))
// \rf[3][12]~regout  = DFFEAS(\Mux51~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][12]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [12]),
	.datad(\Mux51~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~3 ),
	.regout(\rf[3][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][12] .lut_mask = "f388";
defparam \rf[3][12] .operation_mode = "normal";
defparam \rf[3][12] .output_mode = "reg_and_comb";
defparam \rf[3][12] .register_cascade_mode = "off";
defparam \rf[3][12] .sum_lutc_input = "qfbk";
defparam \rf[3][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N6
cyclone_lcell \rf[6][12] (
// Equation(s):
// \Mux19~0  = (\ra1~combout [1] & (((rf[6][12]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][12]~regout  & ((!\ra1~combout [0]))))
// \rf[6][12]~regout  = DFFEAS(\Mux19~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][12]~regout ),
	.datac(\wd~combout [12]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~0 ),
	.regout(\rf[6][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][12] .lut_mask = "aae4";
defparam \rf[6][12] .operation_mode = "normal";
defparam \rf[6][12] .output_mode = "reg_and_comb";
defparam \rf[6][12] .register_cascade_mode = "off";
defparam \rf[6][12] .sum_lutc_input = "qfbk";
defparam \rf[6][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N0
cyclone_lcell \rf[4][12] (
// Equation(s):
// \Mux51~0  = (\ra2~combout [1] & ((\ra2~combout [0]) # ((\rf[6][12]~regout )))) # (!\ra2~combout [1] & (!\ra2~combout [0] & (rf[4][12])))
// \rf[4][12]~regout  = DFFEAS(\Mux51~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [12]),
	.datad(\rf[6][12]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~0 ),
	.regout(\rf[4][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][12] .lut_mask = "ba98";
defparam \rf[4][12] .operation_mode = "normal";
defparam \rf[4][12] .output_mode = "reg_and_comb";
defparam \rf[4][12] .register_cascade_mode = "off";
defparam \rf[4][12] .sum_lutc_input = "qfbk";
defparam \rf[4][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N6
cyclone_lcell \rf[5][12] (
// Equation(s):
// \Mux19~1  = (\Mux19~0  & ((\rf[7][12]~regout ) # ((!\ra1~combout [0])))) # (!\Mux19~0  & (((rf[5][12] & \ra1~combout [0]))))
// \rf[5][12]~regout  = DFFEAS(\Mux19~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux19~0 ),
	.datab(\rf[7][12]~regout ),
	.datac(\wd~combout [12]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~1 ),
	.regout(\rf[5][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][12] .lut_mask = "d8aa";
defparam \rf[5][12] .operation_mode = "normal";
defparam \rf[5][12] .output_mode = "reg_and_comb";
defparam \rf[5][12] .register_cascade_mode = "off";
defparam \rf[5][12] .sum_lutc_input = "qfbk";
defparam \rf[5][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N4
cyclone_lcell \rf[7][12] (
// Equation(s):
// \Mux51~1  = (\Mux51~0  & (((rf[7][12])) # (!\ra2~combout [0]))) # (!\Mux51~0  & (\ra2~combout [0] & ((\rf[5][12]~regout ))))
// \rf[7][12]~regout  = DFFEAS(\Mux51~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux51~0 ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [12]),
	.datad(\rf[5][12]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~1 ),
	.regout(\rf[7][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][12] .lut_mask = "e6a2";
defparam \rf[7][12] .operation_mode = "normal";
defparam \rf[7][12] .output_mode = "reg_and_comb";
defparam \rf[7][12] .register_cascade_mode = "off";
defparam \rf[7][12] .sum_lutc_input = "qfbk";
defparam \rf[7][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N6
cyclone_lcell \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ((\ra1~combout [2] & ((\Mux19~1 ))) # (!\ra1~combout [2] & (\Mux19~3 )))

	.clk(gnd),
	.dataa(\Mux19~3 ),
	.datab(vcc),
	.datac(\Mux19~1 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = "f0aa";
defparam \Mux19~4 .operation_mode = "normal";
defparam \Mux19~4 .output_mode = "comb_only";
defparam \Mux19~4 .register_cascade_mode = "off";
defparam \Mux19~4 .sum_lutc_input = "datac";
defparam \Mux19~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [13]),
	.regout(),
	.padio(wd[13]));
// synopsys translate_off
defparam \wd[13]~I .input_async_reset = "none";
defparam \wd[13]~I .input_power_up = "low";
defparam \wd[13]~I .input_register_mode = "none";
defparam \wd[13]~I .input_sync_reset = "none";
defparam \wd[13]~I .oe_async_reset = "none";
defparam \wd[13]~I .oe_power_up = "low";
defparam \wd[13]~I .oe_register_mode = "none";
defparam \wd[13]~I .oe_sync_reset = "none";
defparam \wd[13]~I .operation_mode = "input";
defparam \wd[13]~I .output_async_reset = "none";
defparam \wd[13]~I .output_power_up = "low";
defparam \wd[13]~I .output_register_mode = "none";
defparam \wd[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y13_N2
cyclone_lcell \rf[0][13] (
// Equation(s):
// \Mux50~2  = (\ra2~combout [0] & ((\rf[1][13]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][13] & !\ra2~combout [1]))))
// \rf[0][13]~regout  = DFFEAS(\Mux50~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][13]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [13]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~2 ),
	.regout(\rf[0][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][13] .lut_mask = "ccb8";
defparam \rf[0][13] .operation_mode = "normal";
defparam \rf[0][13] .output_mode = "reg_and_comb";
defparam \rf[0][13] .register_cascade_mode = "off";
defparam \rf[0][13] .sum_lutc_input = "qfbk";
defparam \rf[0][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N8
cyclone_lcell \rf[1][13] (
// Equation(s):
// \Mux18~2  = (\ra1~combout [0] & (((rf[1][13]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][13]~regout  & ((!\ra1~combout [1]))))
// \rf[1][13]~regout  = DFFEAS(\Mux18~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][13]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [13]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~2 ),
	.regout(\rf[1][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][13] .lut_mask = "cce2";
defparam \rf[1][13] .operation_mode = "normal";
defparam \rf[1][13] .output_mode = "reg_and_comb";
defparam \rf[1][13] .register_cascade_mode = "off";
defparam \rf[1][13] .sum_lutc_input = "qfbk";
defparam \rf[1][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N4
cyclone_lcell \rf[2][13] (
// Equation(s):
// \Mux18~3  = (\ra1~combout [1] & ((\Mux18~2  & (\rf[3][13]~regout )) # (!\Mux18~2  & ((rf[2][13]))))) # (!\ra1~combout [1] & (((\Mux18~2 ))))
// \rf[2][13]~regout  = DFFEAS(\Mux18~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[3][13]~regout ),
	.datac(\wd~combout [13]),
	.datad(\Mux18~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~3 ),
	.regout(\rf[2][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][13] .lut_mask = "dda0";
defparam \rf[2][13] .operation_mode = "normal";
defparam \rf[2][13] .output_mode = "reg_and_comb";
defparam \rf[2][13] .register_cascade_mode = "off";
defparam \rf[2][13] .sum_lutc_input = "qfbk";
defparam \rf[2][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N8
cyclone_lcell \rf[3][13] (
// Equation(s):
// \Mux50~3  = (\Mux50~2  & (((rf[3][13])) # (!\ra2~combout [1]))) # (!\Mux50~2  & (\ra2~combout [1] & ((\rf[2][13]~regout ))))
// \rf[3][13]~regout  = DFFEAS(\Mux50~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux50~2 ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [13]),
	.datad(\rf[2][13]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~3 ),
	.regout(\rf[3][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][13] .lut_mask = "e6a2";
defparam \rf[3][13] .operation_mode = "normal";
defparam \rf[3][13] .output_mode = "reg_and_comb";
defparam \rf[3][13] .register_cascade_mode = "off";
defparam \rf[3][13] .sum_lutc_input = "qfbk";
defparam \rf[3][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N3
cyclone_lcell \rf[6][13] (
// Equation(s):
// \Mux18~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][13]))) # (!\ra1~combout [1] & (\rf[4][13]~regout ))))
// \rf[6][13]~regout  = DFFEAS(\Mux18~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][13]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [13]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~0 ),
	.regout(\rf[6][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][13] .lut_mask = "fc22";
defparam \rf[6][13] .operation_mode = "normal";
defparam \rf[6][13] .output_mode = "reg_and_comb";
defparam \rf[6][13] .register_cascade_mode = "off";
defparam \rf[6][13] .sum_lutc_input = "qfbk";
defparam \rf[6][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N9
cyclone_lcell \rf[4][13] (
// Equation(s):
// \Mux50~0  = (\ra2~combout [1] & ((\rf[6][13]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][13] & !\ra2~combout [0]))))
// \rf[4][13]~regout  = DFFEAS(\Mux50~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][13]~regout ),
	.datac(\wd~combout [13]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~0 ),
	.regout(\rf[4][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][13] .lut_mask = "aad8";
defparam \rf[4][13] .operation_mode = "normal";
defparam \rf[4][13] .output_mode = "reg_and_comb";
defparam \rf[4][13] .register_cascade_mode = "off";
defparam \rf[4][13] .sum_lutc_input = "qfbk";
defparam \rf[4][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y14_N2
cyclone_lcell \rf[5][13] (
// Equation(s):
// \Mux18~1  = (\Mux18~0  & ((\rf[7][13]~regout ) # ((!\ra1~combout [0])))) # (!\Mux18~0  & (((rf[5][13] & \ra1~combout [0]))))
// \rf[5][13]~regout  = DFFEAS(\Mux18~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][13]~regout ),
	.datab(\Mux18~0 ),
	.datac(\wd~combout [13]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~1 ),
	.regout(\rf[5][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][13] .lut_mask = "b8cc";
defparam \rf[5][13] .operation_mode = "normal";
defparam \rf[5][13] .output_mode = "reg_and_comb";
defparam \rf[5][13] .register_cascade_mode = "off";
defparam \rf[5][13] .sum_lutc_input = "qfbk";
defparam \rf[5][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y14_N9
cyclone_lcell \rf[7][13] (
// Equation(s):
// \Mux50~1  = (\Mux50~0  & (((rf[7][13]) # (!\ra2~combout [0])))) # (!\Mux50~0  & (\rf[5][13]~regout  & ((\ra2~combout [0]))))
// \rf[7][13]~regout  = DFFEAS(\Mux50~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][13]~regout ),
	.datab(\Mux50~0 ),
	.datac(\wd~combout [13]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~1 ),
	.regout(\rf[7][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][13] .lut_mask = "e2cc";
defparam \rf[7][13] .operation_mode = "normal";
defparam \rf[7][13] .output_mode = "reg_and_comb";
defparam \rf[7][13] .register_cascade_mode = "off";
defparam \rf[7][13] .sum_lutc_input = "qfbk";
defparam \rf[7][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y14_N3
cyclone_lcell \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (\ra1~combout [2] & (((\Mux18~1 )))) # (!\ra1~combout [2] & (((\Mux18~3 ))))

	.clk(gnd),
	.dataa(\ra1~combout [2]),
	.datab(vcc),
	.datac(\Mux18~3 ),
	.datad(\Mux18~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = "fa50";
defparam \Mux18~4 .operation_mode = "normal";
defparam \Mux18~4 .output_mode = "comb_only";
defparam \Mux18~4 .register_cascade_mode = "off";
defparam \Mux18~4 .sum_lutc_input = "datac";
defparam \Mux18~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [14]),
	.regout(),
	.padio(wd[14]));
// synopsys translate_off
defparam \wd[14]~I .input_async_reset = "none";
defparam \wd[14]~I .input_power_up = "low";
defparam \wd[14]~I .input_register_mode = "none";
defparam \wd[14]~I .input_sync_reset = "none";
defparam \wd[14]~I .oe_async_reset = "none";
defparam \wd[14]~I .oe_power_up = "low";
defparam \wd[14]~I .oe_register_mode = "none";
defparam \wd[14]~I .oe_sync_reset = "none";
defparam \wd[14]~I .operation_mode = "input";
defparam \wd[14]~I .output_async_reset = "none";
defparam \wd[14]~I .output_power_up = "low";
defparam \wd[14]~I .output_register_mode = "none";
defparam \wd[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y14_N5
cyclone_lcell \rf[6][14] (
// Equation(s):
// \Mux17~0  = (\ra1~combout [1] & (((rf[6][14]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][14]~regout  & ((!\ra1~combout [0]))))
// \rf[6][14]~regout  = DFFEAS(\Mux17~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][14]~regout ),
	.datac(\wd~combout [14]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0 ),
	.regout(\rf[6][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][14] .lut_mask = "aae4";
defparam \rf[6][14] .operation_mode = "normal";
defparam \rf[6][14] .output_mode = "reg_and_comb";
defparam \rf[6][14] .register_cascade_mode = "off";
defparam \rf[6][14] .sum_lutc_input = "qfbk";
defparam \rf[6][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N8
cyclone_lcell \rf[4][14] (
// Equation(s):
// \Mux49~0  = (\ra2~combout [1] & ((\rf[6][14]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][14] & !\ra2~combout [0]))))
// \rf[4][14]~regout  = DFFEAS(\Mux49~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][14]~regout ),
	.datac(\wd~combout [14]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~0 ),
	.regout(\rf[4][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][14] .lut_mask = "aad8";
defparam \rf[4][14] .operation_mode = "normal";
defparam \rf[4][14] .output_mode = "reg_and_comb";
defparam \rf[4][14] .register_cascade_mode = "off";
defparam \rf[4][14] .sum_lutc_input = "qfbk";
defparam \rf[4][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N9
cyclone_lcell \rf[5][14] (
// Equation(s):
// \Mux17~1  = (\Mux17~0  & (((\rf[7][14]~regout )) # (!\ra1~combout [0]))) # (!\Mux17~0  & (\ra1~combout [0] & (rf[5][14])))
// \rf[5][14]~regout  = DFFEAS(\Mux17~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux17~0 ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [14]),
	.datad(\rf[7][14]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1 ),
	.regout(\rf[5][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][14] .lut_mask = "ea62";
defparam \rf[5][14] .operation_mode = "normal";
defparam \rf[5][14] .output_mode = "reg_and_comb";
defparam \rf[5][14] .register_cascade_mode = "off";
defparam \rf[5][14] .sum_lutc_input = "qfbk";
defparam \rf[5][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N6
cyclone_lcell \rf[7][14] (
// Equation(s):
// \Mux49~1  = (\Mux49~0  & (((rf[7][14]) # (!\ra2~combout [0])))) # (!\Mux49~0  & (\rf[5][14]~regout  & ((\ra2~combout [0]))))
// \rf[7][14]~regout  = DFFEAS(\Mux49~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][14]~regout ),
	.datab(\Mux49~0 ),
	.datac(\wd~combout [14]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~1 ),
	.regout(\rf[7][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][14] .lut_mask = "e2cc";
defparam \rf[7][14] .operation_mode = "normal";
defparam \rf[7][14] .output_mode = "reg_and_comb";
defparam \rf[7][14] .register_cascade_mode = "off";
defparam \rf[7][14] .sum_lutc_input = "qfbk";
defparam \rf[7][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N1
cyclone_lcell \rf[1][14] (
// Equation(s):
// \Mux17~2  = (\ra1~combout [0] & (((rf[1][14]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][14]~regout  & ((!\ra1~combout [1]))))
// \rf[1][14]~regout  = DFFEAS(\Mux17~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][14]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [14]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~2 ),
	.regout(\rf[1][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][14] .lut_mask = "cce2";
defparam \rf[1][14] .operation_mode = "normal";
defparam \rf[1][14] .output_mode = "reg_and_comb";
defparam \rf[1][14] .register_cascade_mode = "off";
defparam \rf[1][14] .sum_lutc_input = "qfbk";
defparam \rf[1][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N9
cyclone_lcell \rf[0][14] (
// Equation(s):
// \Mux49~2  = (\ra2~combout [0] & ((\rf[1][14]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][14] & !\ra2~combout [1]))))
// \rf[0][14]~regout  = DFFEAS(\Mux49~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][14]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [14]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~2 ),
	.regout(\rf[0][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][14] .lut_mask = "ccb8";
defparam \rf[0][14] .operation_mode = "normal";
defparam \rf[0][14] .output_mode = "reg_and_comb";
defparam \rf[0][14] .register_cascade_mode = "off";
defparam \rf[0][14] .sum_lutc_input = "qfbk";
defparam \rf[0][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N5
cyclone_lcell \rf[2][14] (
// Equation(s):
// \Mux17~3  = (\ra1~combout [1] & ((\Mux17~2  & (\rf[3][14]~regout )) # (!\Mux17~2  & ((rf[2][14]))))) # (!\ra1~combout [1] & (((\Mux17~2 ))))
// \rf[2][14]~regout  = DFFEAS(\Mux17~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][14]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [14]),
	.datad(\Mux17~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~3 ),
	.regout(\rf[2][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][14] .lut_mask = "bbc0";
defparam \rf[2][14] .operation_mode = "normal";
defparam \rf[2][14] .output_mode = "reg_and_comb";
defparam \rf[2][14] .register_cascade_mode = "off";
defparam \rf[2][14] .sum_lutc_input = "qfbk";
defparam \rf[2][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N6
cyclone_lcell \rf[3][14] (
// Equation(s):
// \Mux49~3  = (\ra2~combout [1] & ((\Mux49~2  & ((rf[3][14]))) # (!\Mux49~2  & (\rf[2][14]~regout )))) # (!\ra2~combout [1] & (((\Mux49~2 ))))
// \rf[3][14]~regout  = DFFEAS(\Mux49~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][14]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [14]),
	.datad(\Mux49~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~3 ),
	.regout(\rf[3][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][14] .lut_mask = "f388";
defparam \rf[3][14] .operation_mode = "normal";
defparam \rf[3][14] .output_mode = "reg_and_comb";
defparam \rf[3][14] .register_cascade_mode = "off";
defparam \rf[3][14] .sum_lutc_input = "qfbk";
defparam \rf[3][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N3
cyclone_lcell \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\ra1~combout [2] & (((\Mux17~1 )))) # (!\ra1~combout [2] & (((\Mux17~3 ))))

	.clk(gnd),
	.dataa(\ra1~combout [2]),
	.datab(vcc),
	.datac(\Mux17~1 ),
	.datad(\Mux17~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = "f5a0";
defparam \Mux17~4 .operation_mode = "normal";
defparam \Mux17~4 .output_mode = "comb_only";
defparam \Mux17~4 .register_cascade_mode = "off";
defparam \Mux17~4 .sum_lutc_input = "datac";
defparam \Mux17~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [15]),
	.regout(),
	.padio(wd[15]));
// synopsys translate_off
defparam \wd[15]~I .input_async_reset = "none";
defparam \wd[15]~I .input_power_up = "low";
defparam \wd[15]~I .input_register_mode = "none";
defparam \wd[15]~I .input_sync_reset = "none";
defparam \wd[15]~I .oe_async_reset = "none";
defparam \wd[15]~I .oe_power_up = "low";
defparam \wd[15]~I .oe_register_mode = "none";
defparam \wd[15]~I .oe_sync_reset = "none";
defparam \wd[15]~I .operation_mode = "input";
defparam \wd[15]~I .output_async_reset = "none";
defparam \wd[15]~I .output_power_up = "low";
defparam \wd[15]~I .output_register_mode = "none";
defparam \wd[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y14_N0
cyclone_lcell \rf[6][15] (
// Equation(s):
// \Mux16~0  = (\ra1~combout [1] & (((rf[6][15]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][15]~regout  & ((!\ra1~combout [0]))))
// \rf[6][15]~regout  = DFFEAS(\Mux16~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][15]~regout ),
	.datac(\wd~combout [15]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0 ),
	.regout(\rf[6][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][15] .lut_mask = "aae4";
defparam \rf[6][15] .operation_mode = "normal";
defparam \rf[6][15] .output_mode = "reg_and_comb";
defparam \rf[6][15] .register_cascade_mode = "off";
defparam \rf[6][15] .sum_lutc_input = "qfbk";
defparam \rf[6][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N4
cyclone_lcell \rf[4][15] (
// Equation(s):
// \Mux48~0  = (\ra2~combout [1] & ((\rf[6][15]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][15] & !\ra2~combout [0]))))
// \rf[4][15]~regout  = DFFEAS(\Mux48~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][15]~regout ),
	.datac(\wd~combout [15]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~0 ),
	.regout(\rf[4][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][15] .lut_mask = "aad8";
defparam \rf[4][15] .operation_mode = "normal";
defparam \rf[4][15] .output_mode = "reg_and_comb";
defparam \rf[4][15] .register_cascade_mode = "off";
defparam \rf[4][15] .sum_lutc_input = "qfbk";
defparam \rf[4][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N3
cyclone_lcell \rf[5][15] (
// Equation(s):
// \Mux16~1  = (\Mux16~0  & (((\rf[7][15]~regout )) # (!\ra1~combout [0]))) # (!\Mux16~0  & (\ra1~combout [0] & (rf[5][15])))
// \rf[5][15]~regout  = DFFEAS(\Mux16~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux16~0 ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [15]),
	.datad(\rf[7][15]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~1 ),
	.regout(\rf[5][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][15] .lut_mask = "ea62";
defparam \rf[5][15] .operation_mode = "normal";
defparam \rf[5][15] .output_mode = "reg_and_comb";
defparam \rf[5][15] .register_cascade_mode = "off";
defparam \rf[5][15] .sum_lutc_input = "qfbk";
defparam \rf[5][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N5
cyclone_lcell \rf[7][15] (
// Equation(s):
// \Mux48~1  = (\Mux48~0  & (((rf[7][15]) # (!\ra2~combout [0])))) # (!\Mux48~0  & (\rf[5][15]~regout  & ((\ra2~combout [0]))))
// \rf[7][15]~regout  = DFFEAS(\Mux48~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux48~0 ),
	.datab(\rf[5][15]~regout ),
	.datac(\wd~combout [15]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~1 ),
	.regout(\rf[7][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][15] .lut_mask = "e4aa";
defparam \rf[7][15] .operation_mode = "normal";
defparam \rf[7][15] .output_mode = "reg_and_comb";
defparam \rf[7][15] .register_cascade_mode = "off";
defparam \rf[7][15] .sum_lutc_input = "qfbk";
defparam \rf[7][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N7
cyclone_lcell \rf[0][15] (
// Equation(s):
// \Mux48~2  = (\ra2~combout [1] & (\ra2~combout [0])) # (!\ra2~combout [1] & ((\ra2~combout [0] & ((\rf[1][15]~regout ))) # (!\ra2~combout [0] & (rf[0][15]))))
// \rf[0][15]~regout  = DFFEAS(\Mux48~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [15]),
	.datad(\rf[1][15]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~2 ),
	.regout(\rf[0][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][15] .lut_mask = "dc98";
defparam \rf[0][15] .operation_mode = "normal";
defparam \rf[0][15] .output_mode = "reg_and_comb";
defparam \rf[0][15] .register_cascade_mode = "off";
defparam \rf[0][15] .sum_lutc_input = "qfbk";
defparam \rf[0][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N5
cyclone_lcell \rf[1][15] (
// Equation(s):
// \Mux16~2  = (\ra1~combout [0] & (((rf[1][15]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][15]~regout  & ((!\ra1~combout [1]))))
// \rf[1][15]~regout  = DFFEAS(\Mux16~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][15]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [15]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~2 ),
	.regout(\rf[1][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][15] .lut_mask = "cce2";
defparam \rf[1][15] .operation_mode = "normal";
defparam \rf[1][15] .output_mode = "reg_and_comb";
defparam \rf[1][15] .register_cascade_mode = "off";
defparam \rf[1][15] .sum_lutc_input = "qfbk";
defparam \rf[1][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N5
cyclone_lcell \rf[2][15] (
// Equation(s):
// \Mux16~3  = (\Mux16~2  & ((\rf[3][15]~regout ) # ((!\ra1~combout [1])))) # (!\Mux16~2  & (((rf[2][15] & \ra1~combout [1]))))
// \rf[2][15]~regout  = DFFEAS(\Mux16~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][15]~regout ),
	.datab(\Mux16~2 ),
	.datac(\wd~combout [15]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~3 ),
	.regout(\rf[2][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][15] .lut_mask = "b8cc";
defparam \rf[2][15] .operation_mode = "normal";
defparam \rf[2][15] .output_mode = "reg_and_comb";
defparam \rf[2][15] .register_cascade_mode = "off";
defparam \rf[2][15] .sum_lutc_input = "qfbk";
defparam \rf[2][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N3
cyclone_lcell \rf[3][15] (
// Equation(s):
// \Mux48~3  = (\ra2~combout [1] & ((\Mux48~2  & (rf[3][15])) # (!\Mux48~2  & ((\rf[2][15]~regout ))))) # (!\ra2~combout [1] & (\Mux48~2 ))
// \rf[3][15]~regout  = DFFEAS(\Mux48~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\Mux48~2 ),
	.datac(\wd~combout [15]),
	.datad(\rf[2][15]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~3 ),
	.regout(\rf[3][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][15] .lut_mask = "e6c4";
defparam \rf[3][15] .operation_mode = "normal";
defparam \rf[3][15] .output_mode = "reg_and_comb";
defparam \rf[3][15] .register_cascade_mode = "off";
defparam \rf[3][15] .sum_lutc_input = "qfbk";
defparam \rf[3][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N6
cyclone_lcell \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ((\ra1~combout [2] & (\Mux16~1 )) # (!\ra1~combout [2] & ((\Mux16~3 ))))

	.clk(gnd),
	.dataa(\Mux16~1 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux16~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = "afa0";
defparam \Mux16~4 .operation_mode = "normal";
defparam \Mux16~4 .output_mode = "comb_only";
defparam \Mux16~4 .register_cascade_mode = "off";
defparam \Mux16~4 .sum_lutc_input = "datac";
defparam \Mux16~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [16]),
	.regout(),
	.padio(wd[16]));
// synopsys translate_off
defparam \wd[16]~I .input_async_reset = "none";
defparam \wd[16]~I .input_power_up = "low";
defparam \wd[16]~I .input_register_mode = "none";
defparam \wd[16]~I .input_sync_reset = "none";
defparam \wd[16]~I .oe_async_reset = "none";
defparam \wd[16]~I .oe_power_up = "low";
defparam \wd[16]~I .oe_register_mode = "none";
defparam \wd[16]~I .oe_sync_reset = "none";
defparam \wd[16]~I .operation_mode = "input";
defparam \wd[16]~I .output_async_reset = "none";
defparam \wd[16]~I .output_power_up = "low";
defparam \wd[16]~I .output_register_mode = "none";
defparam \wd[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y13_N3
cyclone_lcell \rf[0][16] (
// Equation(s):
// \Mux47~2  = (\ra2~combout [0] & ((\rf[1][16]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][16] & !\ra2~combout [1]))))
// \rf[0][16]~regout  = DFFEAS(\Mux47~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[1][16]~regout ),
	.datac(\wd~combout [16]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~2 ),
	.regout(\rf[0][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][16] .lut_mask = "aad8";
defparam \rf[0][16] .operation_mode = "normal";
defparam \rf[0][16] .output_mode = "reg_and_comb";
defparam \rf[0][16] .register_cascade_mode = "off";
defparam \rf[0][16] .sum_lutc_input = "qfbk";
defparam \rf[0][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N4
cyclone_lcell \rf[1][16] (
// Equation(s):
// \Mux15~2  = (\ra1~combout [1] & (\ra1~combout [0])) # (!\ra1~combout [1] & ((\ra1~combout [0] & (rf[1][16])) # (!\ra1~combout [0] & ((\rf[0][16]~regout )))))
// \rf[1][16]~regout  = DFFEAS(\Mux15~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [16]),
	.datad(\rf[0][16]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~2 ),
	.regout(\rf[1][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][16] .lut_mask = "d9c8";
defparam \rf[1][16] .operation_mode = "normal";
defparam \rf[1][16] .output_mode = "reg_and_comb";
defparam \rf[1][16] .register_cascade_mode = "off";
defparam \rf[1][16] .sum_lutc_input = "qfbk";
defparam \rf[1][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N8
cyclone_lcell \rf[2][16] (
// Equation(s):
// \Mux15~3  = (\Mux15~2  & ((\rf[3][16]~regout ) # ((!\ra1~combout [1])))) # (!\Mux15~2  & (((rf[2][16] & \ra1~combout [1]))))
// \rf[2][16]~regout  = DFFEAS(\Mux15~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][16]~regout ),
	.datab(\Mux15~2 ),
	.datac(\wd~combout [16]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~3 ),
	.regout(\rf[2][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][16] .lut_mask = "b8cc";
defparam \rf[2][16] .operation_mode = "normal";
defparam \rf[2][16] .output_mode = "reg_and_comb";
defparam \rf[2][16] .register_cascade_mode = "off";
defparam \rf[2][16] .sum_lutc_input = "qfbk";
defparam \rf[2][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N9
cyclone_lcell \rf[3][16] (
// Equation(s):
// \Mux47~3  = (\Mux47~2  & (((rf[3][16]) # (!\ra2~combout [1])))) # (!\Mux47~2  & (\rf[2][16]~regout  & ((\ra2~combout [1]))))
// \rf[3][16]~regout  = DFFEAS(\Mux47~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux47~2 ),
	.datab(\rf[2][16]~regout ),
	.datac(\wd~combout [16]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~3 ),
	.regout(\rf[3][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][16] .lut_mask = "e4aa";
defparam \rf[3][16] .operation_mode = "normal";
defparam \rf[3][16] .output_mode = "reg_and_comb";
defparam \rf[3][16] .register_cascade_mode = "off";
defparam \rf[3][16] .sum_lutc_input = "qfbk";
defparam \rf[3][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N1
cyclone_lcell \rf[6][16] (
// Equation(s):
// \Mux15~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][16]))) # (!\ra1~combout [1] & (\rf[4][16]~regout ))))
// \rf[6][16]~regout  = DFFEAS(\Mux15~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][16]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [16]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0 ),
	.regout(\rf[6][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][16] .lut_mask = "fc22";
defparam \rf[6][16] .operation_mode = "normal";
defparam \rf[6][16] .output_mode = "reg_and_comb";
defparam \rf[6][16] .register_cascade_mode = "off";
defparam \rf[6][16] .sum_lutc_input = "qfbk";
defparam \rf[6][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N6
cyclone_lcell \rf[4][16] (
// Equation(s):
// \Mux47~0  = (\ra2~combout [1] & ((\rf[6][16]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][16] & !\ra2~combout [0]))))
// \rf[4][16]~regout  = DFFEAS(\Mux47~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][16]~regout ),
	.datac(\wd~combout [16]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~0 ),
	.regout(\rf[4][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][16] .lut_mask = "aad8";
defparam \rf[4][16] .operation_mode = "normal";
defparam \rf[4][16] .output_mode = "reg_and_comb";
defparam \rf[4][16] .register_cascade_mode = "off";
defparam \rf[4][16] .sum_lutc_input = "qfbk";
defparam \rf[4][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y15_N2
cyclone_lcell \rf[5][16] (
// Equation(s):
// \Mux15~1  = (\Mux15~0  & ((\rf[7][16]~regout ) # ((!\ra1~combout [0])))) # (!\Mux15~0  & (((rf[5][16] & \ra1~combout [0]))))
// \rf[5][16]~regout  = DFFEAS(\Mux15~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux15~0 ),
	.datab(\rf[7][16]~regout ),
	.datac(\wd~combout [16]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1 ),
	.regout(\rf[5][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][16] .lut_mask = "d8aa";
defparam \rf[5][16] .operation_mode = "normal";
defparam \rf[5][16] .output_mode = "reg_and_comb";
defparam \rf[5][16] .register_cascade_mode = "off";
defparam \rf[5][16] .sum_lutc_input = "qfbk";
defparam \rf[5][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y15_N4
cyclone_lcell \rf[7][16] (
// Equation(s):
// \Mux47~1  = (\Mux47~0  & (((rf[7][16]) # (!\ra2~combout [0])))) # (!\Mux47~0  & (\rf[5][16]~regout  & ((\ra2~combout [0]))))
// \rf[7][16]~regout  = DFFEAS(\Mux47~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][16]~regout ),
	.datab(\Mux47~0 ),
	.datac(\wd~combout [16]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~1 ),
	.regout(\rf[7][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][16] .lut_mask = "e2cc";
defparam \rf[7][16] .operation_mode = "normal";
defparam \rf[7][16] .output_mode = "reg_and_comb";
defparam \rf[7][16] .register_cascade_mode = "off";
defparam \rf[7][16] .sum_lutc_input = "qfbk";
defparam \rf[7][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y15_N8
cyclone_lcell \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\ra1~combout [2] & (((\Mux15~1 )))) # (!\ra1~combout [2] & (\Mux15~3 ))

	.clk(gnd),
	.dataa(\Mux15~3 ),
	.datab(\ra1~combout [2]),
	.datac(\Mux15~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = "e2e2";
defparam \Mux15~4 .operation_mode = "normal";
defparam \Mux15~4 .output_mode = "comb_only";
defparam \Mux15~4 .register_cascade_mode = "off";
defparam \Mux15~4 .sum_lutc_input = "datac";
defparam \Mux15~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [17]),
	.regout(),
	.padio(wd[17]));
// synopsys translate_off
defparam \wd[17]~I .input_async_reset = "none";
defparam \wd[17]~I .input_power_up = "low";
defparam \wd[17]~I .input_register_mode = "none";
defparam \wd[17]~I .input_sync_reset = "none";
defparam \wd[17]~I .oe_async_reset = "none";
defparam \wd[17]~I .oe_power_up = "low";
defparam \wd[17]~I .oe_register_mode = "none";
defparam \wd[17]~I .oe_sync_reset = "none";
defparam \wd[17]~I .operation_mode = "input";
defparam \wd[17]~I .output_async_reset = "none";
defparam \wd[17]~I .output_power_up = "low";
defparam \wd[17]~I .output_register_mode = "none";
defparam \wd[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X22_Y15_N2
cyclone_lcell \rf[6][17] (
// Equation(s):
// \Mux14~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][17]))) # (!\ra1~combout [1] & (\rf[4][17]~regout ))))
// \rf[6][17]~regout  = DFFEAS(\Mux14~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[4][17]~regout ),
	.datac(\wd~combout [17]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0 ),
	.regout(\rf[6][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][17] .lut_mask = "fa44";
defparam \rf[6][17] .operation_mode = "normal";
defparam \rf[6][17] .output_mode = "reg_and_comb";
defparam \rf[6][17] .register_cascade_mode = "off";
defparam \rf[6][17] .sum_lutc_input = "qfbk";
defparam \rf[6][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N0
cyclone_lcell \rf[4][17] (
// Equation(s):
// \Mux46~0  = (\ra2~combout [1] & ((\rf[6][17]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][17] & !\ra2~combout [0]))))
// \rf[4][17]~regout  = DFFEAS(\Mux46~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][17]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [17]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~0 ),
	.regout(\rf[4][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][17] .lut_mask = "ccb8";
defparam \rf[4][17] .operation_mode = "normal";
defparam \rf[4][17] .output_mode = "reg_and_comb";
defparam \rf[4][17] .register_cascade_mode = "off";
defparam \rf[4][17] .sum_lutc_input = "qfbk";
defparam \rf[4][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N2
cyclone_lcell \rf[5][17] (
// Equation(s):
// \Mux14~1  = (\Mux14~0  & ((\rf[7][17]~regout ) # ((!\ra1~combout [0])))) # (!\Mux14~0  & (((rf[5][17] & \ra1~combout [0]))))
// \rf[5][17]~regout  = DFFEAS(\Mux14~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux14~0 ),
	.datab(\rf[7][17]~regout ),
	.datac(\wd~combout [17]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1 ),
	.regout(\rf[5][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][17] .lut_mask = "d8aa";
defparam \rf[5][17] .operation_mode = "normal";
defparam \rf[5][17] .output_mode = "reg_and_comb";
defparam \rf[5][17] .register_cascade_mode = "off";
defparam \rf[5][17] .sum_lutc_input = "qfbk";
defparam \rf[5][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N3
cyclone_lcell \rf[7][17] (
// Equation(s):
// \Mux46~1  = (\Mux46~0  & (((rf[7][17]) # (!\ra2~combout [0])))) # (!\Mux46~0  & (\rf[5][17]~regout  & ((\ra2~combout [0]))))
// \rf[7][17]~regout  = DFFEAS(\Mux46~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][17]~regout ),
	.datab(\Mux46~0 ),
	.datac(\wd~combout [17]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~1 ),
	.regout(\rf[7][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][17] .lut_mask = "e2cc";
defparam \rf[7][17] .operation_mode = "normal";
defparam \rf[7][17] .output_mode = "reg_and_comb";
defparam \rf[7][17] .register_cascade_mode = "off";
defparam \rf[7][17] .sum_lutc_input = "qfbk";
defparam \rf[7][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y14_N2
cyclone_lcell \rf[1][17] (
// Equation(s):
// \Mux14~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][17]))) # (!\ra1~combout [0] & (\rf[0][17]~regout ))))
// \rf[1][17]~regout  = DFFEAS(\Mux14~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][17]~regout ),
	.datac(\wd~combout [17]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~2 ),
	.regout(\rf[1][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][17] .lut_mask = "fa44";
defparam \rf[1][17] .operation_mode = "normal";
defparam \rf[1][17] .output_mode = "reg_and_comb";
defparam \rf[1][17] .register_cascade_mode = "off";
defparam \rf[1][17] .sum_lutc_input = "qfbk";
defparam \rf[1][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y14_N0
cyclone_lcell \rf[0][17] (
// Equation(s):
// \Mux46~2  = (\ra2~combout [0] & ((\rf[1][17]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][17] & !\ra2~combout [1]))))
// \rf[0][17]~regout  = DFFEAS(\Mux46~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][17]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [17]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~2 ),
	.regout(\rf[0][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][17] .lut_mask = "ccb8";
defparam \rf[0][17] .operation_mode = "normal";
defparam \rf[0][17] .output_mode = "reg_and_comb";
defparam \rf[0][17] .register_cascade_mode = "off";
defparam \rf[0][17] .sum_lutc_input = "qfbk";
defparam \rf[0][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N1
cyclone_lcell \rf[2][17] (
// Equation(s):
// \Mux14~3  = (\ra1~combout [1] & ((\Mux14~2  & (\rf[3][17]~regout )) # (!\Mux14~2  & ((rf[2][17]))))) # (!\ra1~combout [1] & (((\Mux14~2 ))))
// \rf[2][17]~regout  = DFFEAS(\Mux14~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][17]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [17]),
	.datad(\Mux14~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~3 ),
	.regout(\rf[2][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][17] .lut_mask = "bbc0";
defparam \rf[2][17] .operation_mode = "normal";
defparam \rf[2][17] .output_mode = "reg_and_comb";
defparam \rf[2][17] .register_cascade_mode = "off";
defparam \rf[2][17] .sum_lutc_input = "qfbk";
defparam \rf[2][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N2
cyclone_lcell \rf[3][17] (
// Equation(s):
// \Mux46~3  = (\Mux46~2  & (((rf[3][17]) # (!\ra2~combout [1])))) # (!\Mux46~2  & (\rf[2][17]~regout  & ((\ra2~combout [1]))))
// \rf[3][17]~regout  = DFFEAS(\Mux46~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][17]~regout ),
	.datab(\Mux46~2 ),
	.datac(\wd~combout [17]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~3 ),
	.regout(\rf[3][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][17] .lut_mask = "e2cc";
defparam \rf[3][17] .operation_mode = "normal";
defparam \rf[3][17] .output_mode = "reg_and_comb";
defparam \rf[3][17] .register_cascade_mode = "off";
defparam \rf[3][17] .sum_lutc_input = "qfbk";
defparam \rf[3][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N6
cyclone_lcell \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ((\ra1~combout [2] & (\Mux14~1 )) # (!\ra1~combout [2] & ((\Mux14~3 ))))

	.clk(gnd),
	.dataa(\Mux14~1 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux14~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = "afa0";
defparam \Mux14~4 .operation_mode = "normal";
defparam \Mux14~4 .output_mode = "comb_only";
defparam \Mux14~4 .register_cascade_mode = "off";
defparam \Mux14~4 .sum_lutc_input = "datac";
defparam \Mux14~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [18]),
	.regout(),
	.padio(wd[18]));
// synopsys translate_off
defparam \wd[18]~I .input_async_reset = "none";
defparam \wd[18]~I .input_power_up = "low";
defparam \wd[18]~I .input_register_mode = "none";
defparam \wd[18]~I .input_sync_reset = "none";
defparam \wd[18]~I .oe_async_reset = "none";
defparam \wd[18]~I .oe_power_up = "low";
defparam \wd[18]~I .oe_register_mode = "none";
defparam \wd[18]~I .oe_sync_reset = "none";
defparam \wd[18]~I .operation_mode = "input";
defparam \wd[18]~I .output_async_reset = "none";
defparam \wd[18]~I .output_power_up = "low";
defparam \wd[18]~I .output_register_mode = "none";
defparam \wd[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X20_Y14_N5
cyclone_lcell \rf[1][18] (
// Equation(s):
// \Mux13~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][18]))) # (!\ra1~combout [0] & (\rf[0][18]~regout ))))
// \rf[1][18]~regout  = DFFEAS(\Mux13~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][18]~regout ),
	.datac(\wd~combout [18]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~2 ),
	.regout(\rf[1][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][18] .lut_mask = "fa44";
defparam \rf[1][18] .operation_mode = "normal";
defparam \rf[1][18] .output_mode = "reg_and_comb";
defparam \rf[1][18] .register_cascade_mode = "off";
defparam \rf[1][18] .sum_lutc_input = "qfbk";
defparam \rf[1][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y14_N8
cyclone_lcell \rf[0][18] (
// Equation(s):
// \Mux45~2  = (\ra2~combout [0] & ((\rf[1][18]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][18] & !\ra2~combout [1]))))
// \rf[0][18]~regout  = DFFEAS(\Mux45~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][18]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [18]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~2 ),
	.regout(\rf[0][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][18] .lut_mask = "ccb8";
defparam \rf[0][18] .operation_mode = "normal";
defparam \rf[0][18] .output_mode = "reg_and_comb";
defparam \rf[0][18] .register_cascade_mode = "off";
defparam \rf[0][18] .sum_lutc_input = "qfbk";
defparam \rf[0][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N9
cyclone_lcell \rf[2][18] (
// Equation(s):
// \Mux13~3  = (\ra1~combout [1] & ((\Mux13~2  & (\rf[3][18]~regout )) # (!\Mux13~2  & ((rf[2][18]))))) # (!\ra1~combout [1] & (((\Mux13~2 ))))
// \rf[2][18]~regout  = DFFEAS(\Mux13~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][18]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [18]),
	.datad(\Mux13~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~3 ),
	.regout(\rf[2][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][18] .lut_mask = "bbc0";
defparam \rf[2][18] .operation_mode = "normal";
defparam \rf[2][18] .output_mode = "reg_and_comb";
defparam \rf[2][18] .register_cascade_mode = "off";
defparam \rf[2][18] .sum_lutc_input = "qfbk";
defparam \rf[2][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N7
cyclone_lcell \rf[3][18] (
// Equation(s):
// \Mux45~3  = (\Mux45~2  & (((rf[3][18]) # (!\ra2~combout [1])))) # (!\Mux45~2  & (\rf[2][18]~regout  & ((\ra2~combout [1]))))
// \rf[3][18]~regout  = DFFEAS(\Mux45~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][18]~regout ),
	.datab(\Mux45~2 ),
	.datac(\wd~combout [18]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~3 ),
	.regout(\rf[3][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][18] .lut_mask = "e2cc";
defparam \rf[3][18] .operation_mode = "normal";
defparam \rf[3][18] .output_mode = "reg_and_comb";
defparam \rf[3][18] .register_cascade_mode = "off";
defparam \rf[3][18] .sum_lutc_input = "qfbk";
defparam \rf[3][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N8
cyclone_lcell \rf[6][18] (
// Equation(s):
// \Mux13~0  = (\ra1~combout [1] & (((rf[6][18]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][18]~regout  & ((!\ra1~combout [0]))))
// \rf[6][18]~regout  = DFFEAS(\Mux13~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][18]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [18]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0 ),
	.regout(\rf[6][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][18] .lut_mask = "cce2";
defparam \rf[6][18] .operation_mode = "normal";
defparam \rf[6][18] .output_mode = "reg_and_comb";
defparam \rf[6][18] .register_cascade_mode = "off";
defparam \rf[6][18] .sum_lutc_input = "qfbk";
defparam \rf[6][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N1
cyclone_lcell \rf[4][18] (
// Equation(s):
// \Mux45~0  = (\ra2~combout [1] & ((\rf[6][18]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][18] & !\ra2~combout [0]))))
// \rf[4][18]~regout  = DFFEAS(\Mux45~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][18]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [18]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~0 ),
	.regout(\rf[4][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][18] .lut_mask = "ccb8";
defparam \rf[4][18] .operation_mode = "normal";
defparam \rf[4][18] .output_mode = "reg_and_comb";
defparam \rf[4][18] .register_cascade_mode = "off";
defparam \rf[4][18] .sum_lutc_input = "qfbk";
defparam \rf[4][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N6
cyclone_lcell \rf[5][18] (
// Equation(s):
// \Mux13~1  = (\Mux13~0  & ((\rf[7][18]~regout ) # ((!\ra1~combout [0])))) # (!\Mux13~0  & (((rf[5][18] & \ra1~combout [0]))))
// \rf[5][18]~regout  = DFFEAS(\Mux13~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux13~0 ),
	.datab(\rf[7][18]~regout ),
	.datac(\wd~combout [18]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1 ),
	.regout(\rf[5][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][18] .lut_mask = "d8aa";
defparam \rf[5][18] .operation_mode = "normal";
defparam \rf[5][18] .output_mode = "reg_and_comb";
defparam \rf[5][18] .register_cascade_mode = "off";
defparam \rf[5][18] .sum_lutc_input = "qfbk";
defparam \rf[5][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N4
cyclone_lcell \rf[7][18] (
// Equation(s):
// \Mux45~1  = (\Mux45~0  & (((rf[7][18]) # (!\ra2~combout [0])))) # (!\Mux45~0  & (\rf[5][18]~regout  & ((\ra2~combout [0]))))
// \rf[7][18]~regout  = DFFEAS(\Mux45~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux45~0 ),
	.datab(\rf[5][18]~regout ),
	.datac(\wd~combout [18]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~1 ),
	.regout(\rf[7][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][18] .lut_mask = "e4aa";
defparam \rf[7][18] .operation_mode = "normal";
defparam \rf[7][18] .output_mode = "reg_and_comb";
defparam \rf[7][18] .register_cascade_mode = "off";
defparam \rf[7][18] .sum_lutc_input = "qfbk";
defparam \rf[7][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N7
cyclone_lcell \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ((\ra1~combout [2] & ((\Mux13~1 ))) # (!\ra1~combout [2] & (\Mux13~3 )))

	.clk(gnd),
	.dataa(\Mux13~3 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux13~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = "fa0a";
defparam \Mux13~4 .operation_mode = "normal";
defparam \Mux13~4 .output_mode = "comb_only";
defparam \Mux13~4 .register_cascade_mode = "off";
defparam \Mux13~4 .sum_lutc_input = "datac";
defparam \Mux13~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [19]),
	.regout(),
	.padio(wd[19]));
// synopsys translate_off
defparam \wd[19]~I .input_async_reset = "none";
defparam \wd[19]~I .input_power_up = "low";
defparam \wd[19]~I .input_register_mode = "none";
defparam \wd[19]~I .input_sync_reset = "none";
defparam \wd[19]~I .oe_async_reset = "none";
defparam \wd[19]~I .oe_power_up = "low";
defparam \wd[19]~I .oe_register_mode = "none";
defparam \wd[19]~I .oe_sync_reset = "none";
defparam \wd[19]~I .operation_mode = "input";
defparam \wd[19]~I .output_async_reset = "none";
defparam \wd[19]~I .output_power_up = "low";
defparam \wd[19]~I .output_register_mode = "none";
defparam \wd[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y12_N6
cyclone_lcell \rf[6][19] (
// Equation(s):
// \Mux12~0  = (\ra1~combout [1] & (((rf[6][19]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][19]~regout  & ((!\ra1~combout [0]))))
// \rf[6][19]~regout  = DFFEAS(\Mux12~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][19]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [19]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0 ),
	.regout(\rf[6][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][19] .lut_mask = "cce2";
defparam \rf[6][19] .operation_mode = "normal";
defparam \rf[6][19] .output_mode = "reg_and_comb";
defparam \rf[6][19] .register_cascade_mode = "off";
defparam \rf[6][19] .sum_lutc_input = "qfbk";
defparam \rf[6][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y12_N0
cyclone_lcell \rf[4][19] (
// Equation(s):
// \Mux44~0  = (\ra2~combout [1] & ((\rf[6][19]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][19] & !\ra2~combout [0]))))
// \rf[4][19]~regout  = DFFEAS(\Mux44~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[6][19]~regout ),
	.datac(\wd~combout [19]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~0 ),
	.regout(\rf[4][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][19] .lut_mask = "aad8";
defparam \rf[4][19] .operation_mode = "normal";
defparam \rf[4][19] .output_mode = "reg_and_comb";
defparam \rf[4][19] .register_cascade_mode = "off";
defparam \rf[4][19] .sum_lutc_input = "qfbk";
defparam \rf[4][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N5
cyclone_lcell \rf[5][19] (
// Equation(s):
// \Mux12~1  = (\Mux12~0  & (((\rf[7][19]~regout )) # (!\ra1~combout [0]))) # (!\Mux12~0  & (\ra1~combout [0] & (rf[5][19])))
// \rf[5][19]~regout  = DFFEAS(\Mux12~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux12~0 ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [19]),
	.datad(\rf[7][19]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1 ),
	.regout(\rf[5][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][19] .lut_mask = "ea62";
defparam \rf[5][19] .operation_mode = "normal";
defparam \rf[5][19] .output_mode = "reg_and_comb";
defparam \rf[5][19] .register_cascade_mode = "off";
defparam \rf[5][19] .sum_lutc_input = "qfbk";
defparam \rf[5][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N8
cyclone_lcell \rf[7][19] (
// Equation(s):
// \Mux44~1  = (\Mux44~0  & (((rf[7][19])) # (!\ra2~combout [0]))) # (!\Mux44~0  & (\ra2~combout [0] & ((\rf[5][19]~regout ))))
// \rf[7][19]~regout  = DFFEAS(\Mux44~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux44~0 ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [19]),
	.datad(\rf[5][19]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~1 ),
	.regout(\rf[7][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][19] .lut_mask = "e6a2";
defparam \rf[7][19] .operation_mode = "normal";
defparam \rf[7][19] .output_mode = "reg_and_comb";
defparam \rf[7][19] .register_cascade_mode = "off";
defparam \rf[7][19] .sum_lutc_input = "qfbk";
defparam \rf[7][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N9
cyclone_lcell \rf[0][19] (
// Equation(s):
// \Mux44~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][19]~regout )) # (!\ra2~combout [0] & ((rf[0][19])))))
// \rf[0][19]~regout  = DFFEAS(\Mux44~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][19]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [19]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~2 ),
	.regout(\rf[0][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][19] .lut_mask = "ee30";
defparam \rf[0][19] .operation_mode = "normal";
defparam \rf[0][19] .output_mode = "reg_and_comb";
defparam \rf[0][19] .register_cascade_mode = "off";
defparam \rf[0][19] .sum_lutc_input = "qfbk";
defparam \rf[0][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N7
cyclone_lcell \rf[1][19] (
// Equation(s):
// \Mux12~2  = (\ra1~combout [0] & (((rf[1][19]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][19]~regout  & ((!\ra1~combout [1]))))
// \rf[1][19]~regout  = DFFEAS(\Mux12~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][19]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [19]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~2 ),
	.regout(\rf[1][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][19] .lut_mask = "cce2";
defparam \rf[1][19] .operation_mode = "normal";
defparam \rf[1][19] .output_mode = "reg_and_comb";
defparam \rf[1][19] .register_cascade_mode = "off";
defparam \rf[1][19] .sum_lutc_input = "qfbk";
defparam \rf[1][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N8
cyclone_lcell \rf[2][19] (
// Equation(s):
// \Mux12~3  = (\ra1~combout [1] & ((\Mux12~2  & (\rf[3][19]~regout )) # (!\Mux12~2  & ((rf[2][19]))))) # (!\ra1~combout [1] & (((\Mux12~2 ))))
// \rf[2][19]~regout  = DFFEAS(\Mux12~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[3][19]~regout ),
	.datac(\wd~combout [19]),
	.datad(\Mux12~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~3 ),
	.regout(\rf[2][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][19] .lut_mask = "dda0";
defparam \rf[2][19] .operation_mode = "normal";
defparam \rf[2][19] .output_mode = "reg_and_comb";
defparam \rf[2][19] .register_cascade_mode = "off";
defparam \rf[2][19] .sum_lutc_input = "qfbk";
defparam \rf[2][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N9
cyclone_lcell \rf[3][19] (
// Equation(s):
// \Mux44~3  = (\Mux44~2  & (((rf[3][19]) # (!\ra2~combout [1])))) # (!\Mux44~2  & (\rf[2][19]~regout  & ((\ra2~combout [1]))))
// \rf[3][19]~regout  = DFFEAS(\Mux44~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux44~2 ),
	.datab(\rf[2][19]~regout ),
	.datac(\wd~combout [19]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~3 ),
	.regout(\rf[3][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][19] .lut_mask = "e4aa";
defparam \rf[3][19] .operation_mode = "normal";
defparam \rf[3][19] .output_mode = "reg_and_comb";
defparam \rf[3][19] .register_cascade_mode = "off";
defparam \rf[3][19] .sum_lutc_input = "qfbk";
defparam \rf[3][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N7
cyclone_lcell \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ((\ra1~combout [2] & (\Mux12~1 )) # (!\ra1~combout [2] & ((\Mux12~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux12~1 ),
	.datac(\Mux12~3 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = "ccf0";
defparam \Mux12~4 .operation_mode = "normal";
defparam \Mux12~4 .output_mode = "comb_only";
defparam \Mux12~4 .register_cascade_mode = "off";
defparam \Mux12~4 .sum_lutc_input = "datac";
defparam \Mux12~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [20]),
	.regout(),
	.padio(wd[20]));
// synopsys translate_off
defparam \wd[20]~I .input_async_reset = "none";
defparam \wd[20]~I .input_power_up = "low";
defparam \wd[20]~I .input_register_mode = "none";
defparam \wd[20]~I .input_sync_reset = "none";
defparam \wd[20]~I .oe_async_reset = "none";
defparam \wd[20]~I .oe_power_up = "low";
defparam \wd[20]~I .oe_register_mode = "none";
defparam \wd[20]~I .oe_sync_reset = "none";
defparam \wd[20]~I .operation_mode = "input";
defparam \wd[20]~I .output_async_reset = "none";
defparam \wd[20]~I .output_power_up = "low";
defparam \wd[20]~I .output_register_mode = "none";
defparam \wd[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y13_N0
cyclone_lcell \rf[0][20] (
// Equation(s):
// \Mux43~2  = (\ra2~combout [0] & ((\rf[1][20]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][20] & !\ra2~combout [1]))))
// \rf[0][20]~regout  = DFFEAS(\Mux43~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][20]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [20]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~2 ),
	.regout(\rf[0][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][20] .lut_mask = "ccb8";
defparam \rf[0][20] .operation_mode = "normal";
defparam \rf[0][20] .output_mode = "reg_and_comb";
defparam \rf[0][20] .register_cascade_mode = "off";
defparam \rf[0][20] .sum_lutc_input = "qfbk";
defparam \rf[0][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N6
cyclone_lcell \rf[1][20] (
// Equation(s):
// \Mux11~2  = (\ra1~combout [1] & (\ra1~combout [0])) # (!\ra1~combout [1] & ((\ra1~combout [0] & (rf[1][20])) # (!\ra1~combout [0] & ((\rf[0][20]~regout )))))
// \rf[1][20]~regout  = DFFEAS(\Mux11~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [20]),
	.datad(\rf[0][20]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~2 ),
	.regout(\rf[1][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][20] .lut_mask = "d9c8";
defparam \rf[1][20] .operation_mode = "normal";
defparam \rf[1][20] .output_mode = "reg_and_comb";
defparam \rf[1][20] .register_cascade_mode = "off";
defparam \rf[1][20] .sum_lutc_input = "qfbk";
defparam \rf[1][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N8
cyclone_lcell \rf[2][20] (
// Equation(s):
// \Mux11~3  = (\ra1~combout [1] & ((\Mux11~2  & (\rf[3][20]~regout )) # (!\Mux11~2  & ((rf[2][20]))))) # (!\ra1~combout [1] & (((\Mux11~2 ))))
// \rf[2][20]~regout  = DFFEAS(\Mux11~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][20]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [20]),
	.datad(\Mux11~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~3 ),
	.regout(\rf[2][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][20] .lut_mask = "bbc0";
defparam \rf[2][20] .operation_mode = "normal";
defparam \rf[2][20] .output_mode = "reg_and_comb";
defparam \rf[2][20] .register_cascade_mode = "off";
defparam \rf[2][20] .sum_lutc_input = "qfbk";
defparam \rf[2][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N9
cyclone_lcell \rf[3][20] (
// Equation(s):
// \Mux43~3  = (\Mux43~2  & (((rf[3][20]) # (!\ra2~combout [1])))) # (!\Mux43~2  & (\rf[2][20]~regout  & ((\ra2~combout [1]))))
// \rf[3][20]~regout  = DFFEAS(\Mux43~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux43~2 ),
	.datab(\rf[2][20]~regout ),
	.datac(\wd~combout [20]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~3 ),
	.regout(\rf[3][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][20] .lut_mask = "e4aa";
defparam \rf[3][20] .operation_mode = "normal";
defparam \rf[3][20] .output_mode = "reg_and_comb";
defparam \rf[3][20] .register_cascade_mode = "off";
defparam \rf[3][20] .sum_lutc_input = "qfbk";
defparam \rf[3][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N2
cyclone_lcell \rf[6][20] (
// Equation(s):
// \Mux11~0  = (\ra1~combout [1] & (((rf[6][20]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][20]~regout  & ((!\ra1~combout [0]))))
// \rf[6][20]~regout  = DFFEAS(\Mux11~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][20]~regout ),
	.datac(\wd~combout [20]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0 ),
	.regout(\rf[6][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][20] .lut_mask = "aae4";
defparam \rf[6][20] .operation_mode = "normal";
defparam \rf[6][20] .output_mode = "reg_and_comb";
defparam \rf[6][20] .register_cascade_mode = "off";
defparam \rf[6][20] .sum_lutc_input = "qfbk";
defparam \rf[6][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N5
cyclone_lcell \rf[4][20] (
// Equation(s):
// \Mux43~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][20]~regout )) # (!\ra2~combout [1] & ((rf[4][20])))))
// \rf[4][20]~regout  = DFFEAS(\Mux43~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][20]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [20]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~0 ),
	.regout(\rf[4][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][20] .lut_mask = "ee30";
defparam \rf[4][20] .operation_mode = "normal";
defparam \rf[4][20] .output_mode = "reg_and_comb";
defparam \rf[4][20] .register_cascade_mode = "off";
defparam \rf[4][20] .sum_lutc_input = "qfbk";
defparam \rf[4][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N4
cyclone_lcell \rf[5][20] (
// Equation(s):
// \Mux11~1  = (\Mux11~0  & (((\rf[7][20]~regout )) # (!\ra1~combout [0]))) # (!\Mux11~0  & (\ra1~combout [0] & (rf[5][20])))
// \rf[5][20]~regout  = DFFEAS(\Mux11~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux11~0 ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [20]),
	.datad(\rf[7][20]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~1 ),
	.regout(\rf[5][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][20] .lut_mask = "ea62";
defparam \rf[5][20] .operation_mode = "normal";
defparam \rf[5][20] .output_mode = "reg_and_comb";
defparam \rf[5][20] .register_cascade_mode = "off";
defparam \rf[5][20] .sum_lutc_input = "qfbk";
defparam \rf[5][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N7
cyclone_lcell \rf[7][20] (
// Equation(s):
// \Mux43~1  = (\Mux43~0  & (((rf[7][20]) # (!\ra2~combout [0])))) # (!\Mux43~0  & (\rf[5][20]~regout  & ((\ra2~combout [0]))))
// \rf[7][20]~regout  = DFFEAS(\Mux43~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux43~0 ),
	.datab(\rf[5][20]~regout ),
	.datac(\wd~combout [20]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~1 ),
	.regout(\rf[7][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][20] .lut_mask = "e4aa";
defparam \rf[7][20] .operation_mode = "normal";
defparam \rf[7][20] .output_mode = "reg_and_comb";
defparam \rf[7][20] .register_cascade_mode = "off";
defparam \rf[7][20] .sum_lutc_input = "qfbk";
defparam \rf[7][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N2
cyclone_lcell \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ((\ra1~combout [2] & ((\Mux11~1 ))) # (!\ra1~combout [2] & (\Mux11~3 )))

	.clk(gnd),
	.dataa(\Mux11~3 ),
	.datab(\Mux11~1 ),
	.datac(vcc),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = "ccaa";
defparam \Mux11~4 .operation_mode = "normal";
defparam \Mux11~4 .output_mode = "comb_only";
defparam \Mux11~4 .register_cascade_mode = "off";
defparam \Mux11~4 .sum_lutc_input = "datac";
defparam \Mux11~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_205,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [21]),
	.regout(),
	.padio(wd[21]));
// synopsys translate_off
defparam \wd[21]~I .input_async_reset = "none";
defparam \wd[21]~I .input_power_up = "low";
defparam \wd[21]~I .input_register_mode = "none";
defparam \wd[21]~I .input_sync_reset = "none";
defparam \wd[21]~I .oe_async_reset = "none";
defparam \wd[21]~I .oe_power_up = "low";
defparam \wd[21]~I .oe_register_mode = "none";
defparam \wd[21]~I .oe_sync_reset = "none";
defparam \wd[21]~I .operation_mode = "input";
defparam \wd[21]~I .output_async_reset = "none";
defparam \wd[21]~I .output_power_up = "low";
defparam \wd[21]~I .output_register_mode = "none";
defparam \wd[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X20_Y14_N7
cyclone_lcell \rf[1][21] (
// Equation(s):
// \Mux10~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][21]))) # (!\ra1~combout [0] & (\rf[0][21]~regout ))))
// \rf[1][21]~regout  = DFFEAS(\Mux10~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][21]~regout ),
	.datac(\wd~combout [21]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~2 ),
	.regout(\rf[1][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][21] .lut_mask = "fa44";
defparam \rf[1][21] .operation_mode = "normal";
defparam \rf[1][21] .output_mode = "reg_and_comb";
defparam \rf[1][21] .register_cascade_mode = "off";
defparam \rf[1][21] .sum_lutc_input = "qfbk";
defparam \rf[1][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y14_N1
cyclone_lcell \rf[0][21] (
// Equation(s):
// \Mux42~2  = (\ra2~combout [0] & ((\rf[1][21]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][21] & !\ra2~combout [1]))))
// \rf[0][21]~regout  = DFFEAS(\Mux42~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][21]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [21]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~2 ),
	.regout(\rf[0][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][21] .lut_mask = "ccb8";
defparam \rf[0][21] .operation_mode = "normal";
defparam \rf[0][21] .output_mode = "reg_and_comb";
defparam \rf[0][21] .register_cascade_mode = "off";
defparam \rf[0][21] .sum_lutc_input = "qfbk";
defparam \rf[0][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N2
cyclone_lcell \rf[2][21] (
// Equation(s):
// \Mux10~3  = (\ra1~combout [1] & ((\Mux10~2  & (\rf[3][21]~regout )) # (!\Mux10~2  & ((rf[2][21]))))) # (!\ra1~combout [1] & (((\Mux10~2 ))))
// \rf[2][21]~regout  = DFFEAS(\Mux10~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][21]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [21]),
	.datad(\Mux10~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~3 ),
	.regout(\rf[2][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][21] .lut_mask = "bbc0";
defparam \rf[2][21] .operation_mode = "normal";
defparam \rf[2][21] .output_mode = "reg_and_comb";
defparam \rf[2][21] .register_cascade_mode = "off";
defparam \rf[2][21] .sum_lutc_input = "qfbk";
defparam \rf[2][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N7
cyclone_lcell \rf[3][21] (
// Equation(s):
// \Mux42~3  = (\ra2~combout [1] & ((\Mux42~2  & ((rf[3][21]))) # (!\Mux42~2  & (\rf[2][21]~regout )))) # (!\ra2~combout [1] & (((\Mux42~2 ))))
// \rf[3][21]~regout  = DFFEAS(\Mux42~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][21]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [21]),
	.datad(\Mux42~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~3 ),
	.regout(\rf[3][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][21] .lut_mask = "f388";
defparam \rf[3][21] .operation_mode = "normal";
defparam \rf[3][21] .output_mode = "reg_and_comb";
defparam \rf[3][21] .register_cascade_mode = "off";
defparam \rf[3][21] .sum_lutc_input = "qfbk";
defparam \rf[3][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N5
cyclone_lcell \rf[4][21] (
// Equation(s):
// \Mux42~0  = (\ra2~combout [1] & ((\rf[6][21]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][21] & !\ra2~combout [0]))))
// \rf[4][21]~regout  = DFFEAS(\Mux42~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][21]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [21]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~0 ),
	.regout(\rf[4][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][21] .lut_mask = "ccb8";
defparam \rf[4][21] .operation_mode = "normal";
defparam \rf[4][21] .output_mode = "reg_and_comb";
defparam \rf[4][21] .register_cascade_mode = "off";
defparam \rf[4][21] .sum_lutc_input = "qfbk";
defparam \rf[4][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N7
cyclone_lcell \rf[6][21] (
// Equation(s):
// \Mux10~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][21]))) # (!\ra1~combout [1] & (\rf[4][21]~regout ))))
// \rf[6][21]~regout  = DFFEAS(\Mux10~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[4][21]~regout ),
	.datac(\wd~combout [21]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0 ),
	.regout(\rf[6][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][21] .lut_mask = "fa44";
defparam \rf[6][21] .operation_mode = "normal";
defparam \rf[6][21] .output_mode = "reg_and_comb";
defparam \rf[6][21] .register_cascade_mode = "off";
defparam \rf[6][21] .sum_lutc_input = "qfbk";
defparam \rf[6][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N2
cyclone_lcell \rf[5][21] (
// Equation(s):
// \Mux10~1  = (\ra1~combout [0] & ((\Mux10~0  & (\rf[7][21]~regout )) # (!\Mux10~0  & ((rf[5][21]))))) # (!\ra1~combout [0] & (((\Mux10~0 ))))
// \rf[5][21]~regout  = DFFEAS(\Mux10~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[7][21]~regout ),
	.datac(\wd~combout [21]),
	.datad(\Mux10~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~1 ),
	.regout(\rf[5][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][21] .lut_mask = "dda0";
defparam \rf[5][21] .operation_mode = "normal";
defparam \rf[5][21] .output_mode = "reg_and_comb";
defparam \rf[5][21] .register_cascade_mode = "off";
defparam \rf[5][21] .sum_lutc_input = "qfbk";
defparam \rf[5][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N6
cyclone_lcell \rf[7][21] (
// Equation(s):
// \Mux42~1  = (\Mux42~0  & (((rf[7][21]) # (!\ra2~combout [0])))) # (!\Mux42~0  & (\rf[5][21]~regout  & ((\ra2~combout [0]))))
// \rf[7][21]~regout  = DFFEAS(\Mux42~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [21], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux42~0 ),
	.datab(\rf[5][21]~regout ),
	.datac(\wd~combout [21]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~1 ),
	.regout(\rf[7][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][21] .lut_mask = "e4aa";
defparam \rf[7][21] .operation_mode = "normal";
defparam \rf[7][21] .output_mode = "reg_and_comb";
defparam \rf[7][21] .register_cascade_mode = "off";
defparam \rf[7][21] .sum_lutc_input = "qfbk";
defparam \rf[7][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N3
cyclone_lcell \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ((\ra1~combout [2] & ((\Mux10~1 ))) # (!\ra1~combout [2] & (\Mux10~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux10~3 ),
	.datac(\Mux10~1 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = "f0cc";
defparam \Mux10~4 .operation_mode = "normal";
defparam \Mux10~4 .output_mode = "comb_only";
defparam \Mux10~4 .register_cascade_mode = "off";
defparam \Mux10~4 .sum_lutc_input = "datac";
defparam \Mux10~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_204,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [22]),
	.regout(),
	.padio(wd[22]));
// synopsys translate_off
defparam \wd[22]~I .input_async_reset = "none";
defparam \wd[22]~I .input_power_up = "low";
defparam \wd[22]~I .input_register_mode = "none";
defparam \wd[22]~I .input_sync_reset = "none";
defparam \wd[22]~I .oe_async_reset = "none";
defparam \wd[22]~I .oe_power_up = "low";
defparam \wd[22]~I .oe_register_mode = "none";
defparam \wd[22]~I .oe_sync_reset = "none";
defparam \wd[22]~I .operation_mode = "input";
defparam \wd[22]~I .output_async_reset = "none";
defparam \wd[22]~I .output_power_up = "low";
defparam \wd[22]~I .output_register_mode = "none";
defparam \wd[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X20_Y14_N3
cyclone_lcell \rf[0][22] (
// Equation(s):
// \Mux41~2  = (\ra2~combout [0] & ((\rf[1][22]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][22] & !\ra2~combout [1]))))
// \rf[0][22]~regout  = DFFEAS(\Mux41~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][22]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [22]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux41~2 ),
	.regout(\rf[0][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][22] .lut_mask = "ccb8";
defparam \rf[0][22] .operation_mode = "normal";
defparam \rf[0][22] .output_mode = "reg_and_comb";
defparam \rf[0][22] .register_cascade_mode = "off";
defparam \rf[0][22] .sum_lutc_input = "qfbk";
defparam \rf[0][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y14_N6
cyclone_lcell \rf[1][22] (
// Equation(s):
// \Mux9~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][22]))) # (!\ra1~combout [0] & (\rf[0][22]~regout ))))
// \rf[1][22]~regout  = DFFEAS(\Mux9~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][22]~regout ),
	.datac(\wd~combout [22]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~2 ),
	.regout(\rf[1][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][22] .lut_mask = "fa44";
defparam \rf[1][22] .operation_mode = "normal";
defparam \rf[1][22] .output_mode = "reg_and_comb";
defparam \rf[1][22] .register_cascade_mode = "off";
defparam \rf[1][22] .sum_lutc_input = "qfbk";
defparam \rf[1][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N4
cyclone_lcell \rf[2][22] (
// Equation(s):
// \Mux9~3  = (\Mux9~2  & ((\rf[3][22]~regout ) # ((!\ra1~combout [1])))) # (!\Mux9~2  & (((rf[2][22] & \ra1~combout [1]))))
// \rf[2][22]~regout  = DFFEAS(\Mux9~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][22]~regout ),
	.datab(\Mux9~2 ),
	.datac(\wd~combout [22]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~3 ),
	.regout(\rf[2][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][22] .lut_mask = "b8cc";
defparam \rf[2][22] .operation_mode = "normal";
defparam \rf[2][22] .output_mode = "reg_and_comb";
defparam \rf[2][22] .register_cascade_mode = "off";
defparam \rf[2][22] .sum_lutc_input = "qfbk";
defparam \rf[2][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y14_N2
cyclone_lcell \rf[3][22] (
// Equation(s):
// \Mux41~3  = (\Mux41~2  & (((rf[3][22]) # (!\ra2~combout [1])))) # (!\Mux41~2  & (\rf[2][22]~regout  & ((\ra2~combout [1]))))
// \rf[3][22]~regout  = DFFEAS(\Mux41~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux41~2 ),
	.datab(\rf[2][22]~regout ),
	.datac(\wd~combout [22]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux41~3 ),
	.regout(\rf[3][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][22] .lut_mask = "e4aa";
defparam \rf[3][22] .operation_mode = "normal";
defparam \rf[3][22] .output_mode = "reg_and_comb";
defparam \rf[3][22] .register_cascade_mode = "off";
defparam \rf[3][22] .sum_lutc_input = "qfbk";
defparam \rf[3][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N6
cyclone_lcell \rf[6][22] (
// Equation(s):
// \Mux9~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][22]))) # (!\ra1~combout [1] & (\rf[4][22]~regout ))))
// \rf[6][22]~regout  = DFFEAS(\Mux9~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[4][22]~regout ),
	.datac(\wd~combout [22]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0 ),
	.regout(\rf[6][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][22] .lut_mask = "fa44";
defparam \rf[6][22] .operation_mode = "normal";
defparam \rf[6][22] .output_mode = "reg_and_comb";
defparam \rf[6][22] .register_cascade_mode = "off";
defparam \rf[6][22] .sum_lutc_input = "qfbk";
defparam \rf[6][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N4
cyclone_lcell \rf[4][22] (
// Equation(s):
// \Mux41~0  = (\ra2~combout [1] & ((\rf[6][22]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][22] & !\ra2~combout [0]))))
// \rf[4][22]~regout  = DFFEAS(\Mux41~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][22]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [22]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux41~0 ),
	.regout(\rf[4][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][22] .lut_mask = "ccb8";
defparam \rf[4][22] .operation_mode = "normal";
defparam \rf[4][22] .output_mode = "reg_and_comb";
defparam \rf[4][22] .register_cascade_mode = "off";
defparam \rf[4][22] .sum_lutc_input = "qfbk";
defparam \rf[4][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N7
cyclone_lcell \rf[5][22] (
// Equation(s):
// \Mux9~1  = (\Mux9~0  & ((\rf[7][22]~regout ) # ((!\ra1~combout [0])))) # (!\Mux9~0  & (((rf[5][22] & \ra1~combout [0]))))
// \rf[5][22]~regout  = DFFEAS(\Mux9~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux9~0 ),
	.datab(\rf[7][22]~regout ),
	.datac(\wd~combout [22]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1 ),
	.regout(\rf[5][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][22] .lut_mask = "d8aa";
defparam \rf[5][22] .operation_mode = "normal";
defparam \rf[5][22] .output_mode = "reg_and_comb";
defparam \rf[5][22] .register_cascade_mode = "off";
defparam \rf[5][22] .sum_lutc_input = "qfbk";
defparam \rf[5][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N3
cyclone_lcell \rf[7][22] (
// Equation(s):
// \Mux41~1  = (\Mux41~0  & (((rf[7][22]) # (!\ra2~combout [0])))) # (!\Mux41~0  & (\rf[5][22]~regout  & ((\ra2~combout [0]))))
// \rf[7][22]~regout  = DFFEAS(\Mux41~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [22], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][22]~regout ),
	.datab(\Mux41~0 ),
	.datac(\wd~combout [22]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux41~1 ),
	.regout(\rf[7][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][22] .lut_mask = "e2cc";
defparam \rf[7][22] .operation_mode = "normal";
defparam \rf[7][22] .output_mode = "reg_and_comb";
defparam \rf[7][22] .register_cascade_mode = "off";
defparam \rf[7][22] .sum_lutc_input = "qfbk";
defparam \rf[7][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N9
cyclone_lcell \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ((\ra1~combout [2] & ((\Mux9~1 ))) # (!\ra1~combout [2] & (\Mux9~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux9~3 ),
	.datac(\Mux9~1 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = "f0cc";
defparam \Mux9~4 .operation_mode = "normal";
defparam \Mux9~4 .output_mode = "comb_only";
defparam \Mux9~4 .register_cascade_mode = "off";
defparam \Mux9~4 .sum_lutc_input = "datac";
defparam \Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_221,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [23]),
	.regout(),
	.padio(wd[23]));
// synopsys translate_off
defparam \wd[23]~I .input_async_reset = "none";
defparam \wd[23]~I .input_power_up = "low";
defparam \wd[23]~I .input_register_mode = "none";
defparam \wd[23]~I .input_sync_reset = "none";
defparam \wd[23]~I .oe_async_reset = "none";
defparam \wd[23]~I .oe_power_up = "low";
defparam \wd[23]~I .oe_register_mode = "none";
defparam \wd[23]~I .oe_sync_reset = "none";
defparam \wd[23]~I .operation_mode = "input";
defparam \wd[23]~I .output_async_reset = "none";
defparam \wd[23]~I .output_power_up = "low";
defparam \wd[23]~I .output_register_mode = "none";
defparam \wd[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y15_N7
cyclone_lcell \rf[1][23] (
// Equation(s):
// \Mux8~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][23]))) # (!\ra1~combout [0] & (\rf[0][23]~regout ))))
// \rf[1][23]~regout  = DFFEAS(\Mux8~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][23]~regout ),
	.datac(\wd~combout [23]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~2 ),
	.regout(\rf[1][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][23] .lut_mask = "fa44";
defparam \rf[1][23] .operation_mode = "normal";
defparam \rf[1][23] .output_mode = "reg_and_comb";
defparam \rf[1][23] .register_cascade_mode = "off";
defparam \rf[1][23] .sum_lutc_input = "qfbk";
defparam \rf[1][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N5
cyclone_lcell \rf[0][23] (
// Equation(s):
// \Mux40~2  = (\ra2~combout [0] & ((\rf[1][23]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][23] & !\ra2~combout [1]))))
// \rf[0][23]~regout  = DFFEAS(\Mux40~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][23]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [23]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux40~2 ),
	.regout(\rf[0][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][23] .lut_mask = "ccb8";
defparam \rf[0][23] .operation_mode = "normal";
defparam \rf[0][23] .output_mode = "reg_and_comb";
defparam \rf[0][23] .register_cascade_mode = "off";
defparam \rf[0][23] .sum_lutc_input = "qfbk";
defparam \rf[0][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N9
cyclone_lcell \rf[2][23] (
// Equation(s):
// \Mux8~3  = (\ra1~combout [1] & ((\Mux8~2  & (\rf[3][23]~regout )) # (!\Mux8~2  & ((rf[2][23]))))) # (!\ra1~combout [1] & (((\Mux8~2 ))))
// \rf[2][23]~regout  = DFFEAS(\Mux8~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[3][23]~regout ),
	.datac(\wd~combout [23]),
	.datad(\Mux8~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~3 ),
	.regout(\rf[2][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][23] .lut_mask = "dda0";
defparam \rf[2][23] .operation_mode = "normal";
defparam \rf[2][23] .output_mode = "reg_and_comb";
defparam \rf[2][23] .register_cascade_mode = "off";
defparam \rf[2][23] .sum_lutc_input = "qfbk";
defparam \rf[2][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N4
cyclone_lcell \rf[3][23] (
// Equation(s):
// \Mux40~3  = (\ra2~combout [1] & ((\Mux40~2  & ((rf[3][23]))) # (!\Mux40~2  & (\rf[2][23]~regout )))) # (!\ra2~combout [1] & (((\Mux40~2 ))))
// \rf[3][23]~regout  = DFFEAS(\Mux40~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][23]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [23]),
	.datad(\Mux40~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux40~3 ),
	.regout(\rf[3][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][23] .lut_mask = "f388";
defparam \rf[3][23] .operation_mode = "normal";
defparam \rf[3][23] .output_mode = "reg_and_comb";
defparam \rf[3][23] .register_cascade_mode = "off";
defparam \rf[3][23] .sum_lutc_input = "qfbk";
defparam \rf[3][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N9
cyclone_lcell \rf[6][23] (
// Equation(s):
// \Mux8~0  = (\ra1~combout [0] & (\ra1~combout [1])) # (!\ra1~combout [0] & ((\ra1~combout [1] & (rf[6][23])) # (!\ra1~combout [1] & ((\rf[4][23]~regout )))))
// \rf[6][23]~regout  = DFFEAS(\Mux8~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [23]),
	.datad(\rf[4][23]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0 ),
	.regout(\rf[6][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][23] .lut_mask = "d9c8";
defparam \rf[6][23] .operation_mode = "normal";
defparam \rf[6][23] .output_mode = "reg_and_comb";
defparam \rf[6][23] .register_cascade_mode = "off";
defparam \rf[6][23] .sum_lutc_input = "qfbk";
defparam \rf[6][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y15_N3
cyclone_lcell \rf[4][23] (
// Equation(s):
// \Mux40~0  = (\ra2~combout [1] & ((\rf[6][23]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][23] & !\ra2~combout [0]))))
// \rf[4][23]~regout  = DFFEAS(\Mux40~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][23]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [23]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux40~0 ),
	.regout(\rf[4][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][23] .lut_mask = "ccb8";
defparam \rf[4][23] .operation_mode = "normal";
defparam \rf[4][23] .output_mode = "reg_and_comb";
defparam \rf[4][23] .register_cascade_mode = "off";
defparam \rf[4][23] .sum_lutc_input = "qfbk";
defparam \rf[4][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y15_N5
cyclone_lcell \rf[5][23] (
// Equation(s):
// \Mux8~1  = (\Mux8~0  & ((\rf[7][23]~regout ) # ((!\ra1~combout [0])))) # (!\Mux8~0  & (((rf[5][23] & \ra1~combout [0]))))
// \rf[5][23]~regout  = DFFEAS(\Mux8~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][23]~regout ),
	.datab(\Mux8~0 ),
	.datac(\wd~combout [23]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~1 ),
	.regout(\rf[5][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][23] .lut_mask = "b8cc";
defparam \rf[5][23] .operation_mode = "normal";
defparam \rf[5][23] .output_mode = "reg_and_comb";
defparam \rf[5][23] .register_cascade_mode = "off";
defparam \rf[5][23] .sum_lutc_input = "qfbk";
defparam \rf[5][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y15_N3
cyclone_lcell \rf[7][23] (
// Equation(s):
// \Mux40~1  = (\ra2~combout [0] & ((\Mux40~0  & ((rf[7][23]))) # (!\Mux40~0  & (\rf[5][23]~regout )))) # (!\ra2~combout [0] & (((\Mux40~0 ))))
// \rf[7][23]~regout  = DFFEAS(\Mux40~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [23], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[5][23]~regout ),
	.datac(\wd~combout [23]),
	.datad(\Mux40~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux40~1 ),
	.regout(\rf[7][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][23] .lut_mask = "f588";
defparam \rf[7][23] .operation_mode = "normal";
defparam \rf[7][23] .output_mode = "reg_and_comb";
defparam \rf[7][23] .register_cascade_mode = "off";
defparam \rf[7][23] .sum_lutc_input = "qfbk";
defparam \rf[7][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y15_N6
cyclone_lcell \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ((\ra1~combout [2] & ((\Mux8~1 ))) # (!\ra1~combout [2] & (\Mux8~3 )))

	.clk(gnd),
	.dataa(\Mux8~3 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = "fa0a";
defparam \Mux8~4 .operation_mode = "normal";
defparam \Mux8~4 .output_mode = "comb_only";
defparam \Mux8~4 .register_cascade_mode = "off";
defparam \Mux8~4 .sum_lutc_input = "datac";
defparam \Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_207,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [24]),
	.regout(),
	.padio(wd[24]));
// synopsys translate_off
defparam \wd[24]~I .input_async_reset = "none";
defparam \wd[24]~I .input_power_up = "low";
defparam \wd[24]~I .input_register_mode = "none";
defparam \wd[24]~I .input_sync_reset = "none";
defparam \wd[24]~I .oe_async_reset = "none";
defparam \wd[24]~I .oe_power_up = "low";
defparam \wd[24]~I .oe_register_mode = "none";
defparam \wd[24]~I .oe_sync_reset = "none";
defparam \wd[24]~I .operation_mode = "input";
defparam \wd[24]~I .output_async_reset = "none";
defparam \wd[24]~I .output_power_up = "low";
defparam \wd[24]~I .output_register_mode = "none";
defparam \wd[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y16_N7
cyclone_lcell \rf[6][24] (
// Equation(s):
// \Mux7~0  = (\ra1~combout [1] & ((\ra1~combout [0]) # ((rf[6][24])))) # (!\ra1~combout [1] & (!\ra1~combout [0] & ((\rf[4][24]~regout ))))
// \rf[6][24]~regout  = DFFEAS(\Mux7~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [24]),
	.datad(\rf[4][24]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0 ),
	.regout(\rf[6][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][24] .lut_mask = "b9a8";
defparam \rf[6][24] .operation_mode = "normal";
defparam \rf[6][24] .output_mode = "reg_and_comb";
defparam \rf[6][24] .register_cascade_mode = "off";
defparam \rf[6][24] .sum_lutc_input = "qfbk";
defparam \rf[6][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N3
cyclone_lcell \rf[4][24] (
// Equation(s):
// \Mux39~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][24]~regout )) # (!\ra2~combout [1] & ((rf[4][24])))))
// \rf[4][24]~regout  = DFFEAS(\Mux39~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][24]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [24]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux39~0 ),
	.regout(\rf[4][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][24] .lut_mask = "ee30";
defparam \rf[4][24] .operation_mode = "normal";
defparam \rf[4][24] .output_mode = "reg_and_comb";
defparam \rf[4][24] .register_cascade_mode = "off";
defparam \rf[4][24] .sum_lutc_input = "qfbk";
defparam \rf[4][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N2
cyclone_lcell \rf[5][24] (
// Equation(s):
// \Mux7~1  = (\Mux7~0  & ((\rf[7][24]~regout ) # ((!\ra1~combout [0])))) # (!\Mux7~0  & (((rf[5][24] & \ra1~combout [0]))))
// \rf[5][24]~regout  = DFFEAS(\Mux7~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][24]~regout ),
	.datab(\Mux7~0 ),
	.datac(\wd~combout [24]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1 ),
	.regout(\rf[5][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][24] .lut_mask = "b8cc";
defparam \rf[5][24] .operation_mode = "normal";
defparam \rf[5][24] .output_mode = "reg_and_comb";
defparam \rf[5][24] .register_cascade_mode = "off";
defparam \rf[5][24] .sum_lutc_input = "qfbk";
defparam \rf[5][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N6
cyclone_lcell \rf[7][24] (
// Equation(s):
// \Mux39~1  = (\Mux39~0  & (((rf[7][24]) # (!\ra2~combout [0])))) # (!\Mux39~0  & (\rf[5][24]~regout  & ((\ra2~combout [0]))))
// \rf[7][24]~regout  = DFFEAS(\Mux39~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][24]~regout ),
	.datab(\Mux39~0 ),
	.datac(\wd~combout [24]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux39~1 ),
	.regout(\rf[7][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][24] .lut_mask = "e2cc";
defparam \rf[7][24] .operation_mode = "normal";
defparam \rf[7][24] .output_mode = "reg_and_comb";
defparam \rf[7][24] .register_cascade_mode = "off";
defparam \rf[7][24] .sum_lutc_input = "qfbk";
defparam \rf[7][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N4
cyclone_lcell \rf[1][24] (
// Equation(s):
// \Mux7~2  = (\ra1~combout [0] & (((rf[1][24]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][24]~regout  & ((!\ra1~combout [1]))))
// \rf[1][24]~regout  = DFFEAS(\Mux7~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][24]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [24]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~2 ),
	.regout(\rf[1][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][24] .lut_mask = "cce2";
defparam \rf[1][24] .operation_mode = "normal";
defparam \rf[1][24] .output_mode = "reg_and_comb";
defparam \rf[1][24] .register_cascade_mode = "off";
defparam \rf[1][24] .sum_lutc_input = "qfbk";
defparam \rf[1][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N2
cyclone_lcell \rf[0][24] (
// Equation(s):
// \Mux39~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][24]~regout )) # (!\ra2~combout [0] & ((rf[0][24])))))
// \rf[0][24]~regout  = DFFEAS(\Mux39~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][24]~regout ),
	.datac(\wd~combout [24]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux39~2 ),
	.regout(\rf[0][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][24] .lut_mask = "ee50";
defparam \rf[0][24] .operation_mode = "normal";
defparam \rf[0][24] .output_mode = "reg_and_comb";
defparam \rf[0][24] .register_cascade_mode = "off";
defparam \rf[0][24] .sum_lutc_input = "qfbk";
defparam \rf[0][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N6
cyclone_lcell \rf[2][24] (
// Equation(s):
// \Mux7~3  = (\Mux7~2  & ((\rf[3][24]~regout ) # ((!\ra1~combout [1])))) # (!\Mux7~2  & (((rf[2][24] & \ra1~combout [1]))))
// \rf[2][24]~regout  = DFFEAS(\Mux7~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux7~2 ),
	.datab(\rf[3][24]~regout ),
	.datac(\wd~combout [24]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~3 ),
	.regout(\rf[2][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][24] .lut_mask = "d8aa";
defparam \rf[2][24] .operation_mode = "normal";
defparam \rf[2][24] .output_mode = "reg_and_comb";
defparam \rf[2][24] .register_cascade_mode = "off";
defparam \rf[2][24] .sum_lutc_input = "qfbk";
defparam \rf[2][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N0
cyclone_lcell \rf[3][24] (
// Equation(s):
// \Mux39~3  = (\ra2~combout [1] & ((\Mux39~2  & ((rf[3][24]))) # (!\Mux39~2  & (\rf[2][24]~regout )))) # (!\ra2~combout [1] & (((\Mux39~2 ))))
// \rf[3][24]~regout  = DFFEAS(\Mux39~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [24], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][24]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [24]),
	.datad(\Mux39~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux39~3 ),
	.regout(\rf[3][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][24] .lut_mask = "f388";
defparam \rf[3][24] .operation_mode = "normal";
defparam \rf[3][24] .output_mode = "reg_and_comb";
defparam \rf[3][24] .register_cascade_mode = "off";
defparam \rf[3][24] .sum_lutc_input = "qfbk";
defparam \rf[3][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N7
cyclone_lcell \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\ra1~combout [2] & (((\Mux7~1 )))) # (!\ra1~combout [2] & (((\Mux7~3 ))))

	.clk(gnd),
	.dataa(\ra1~combout [2]),
	.datab(vcc),
	.datac(\Mux7~1 ),
	.datad(\Mux7~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = "f5a0";
defparam \Mux7~4 .operation_mode = "normal";
defparam \Mux7~4 .output_mode = "comb_only";
defparam \Mux7~4 .register_cascade_mode = "off";
defparam \Mux7~4 .sum_lutc_input = "datac";
defparam \Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [25]),
	.regout(),
	.padio(wd[25]));
// synopsys translate_off
defparam \wd[25]~I .input_async_reset = "none";
defparam \wd[25]~I .input_power_up = "low";
defparam \wd[25]~I .input_register_mode = "none";
defparam \wd[25]~I .input_sync_reset = "none";
defparam \wd[25]~I .oe_async_reset = "none";
defparam \wd[25]~I .oe_power_up = "low";
defparam \wd[25]~I .oe_register_mode = "none";
defparam \wd[25]~I .oe_sync_reset = "none";
defparam \wd[25]~I .operation_mode = "input";
defparam \wd[25]~I .output_async_reset = "none";
defparam \wd[25]~I .output_power_up = "low";
defparam \wd[25]~I .output_register_mode = "none";
defparam \wd[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y16_N6
cyclone_lcell \rf[4][25] (
// Equation(s):
// \Mux38~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][25]~regout )) # (!\ra2~combout [1] & ((rf[4][25])))))
// \rf[4][25]~regout  = DFFEAS(\Mux38~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][25]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [25]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux38~0 ),
	.regout(\rf[4][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][25] .lut_mask = "ee30";
defparam \rf[4][25] .operation_mode = "normal";
defparam \rf[4][25] .output_mode = "reg_and_comb";
defparam \rf[4][25] .register_cascade_mode = "off";
defparam \rf[4][25] .sum_lutc_input = "qfbk";
defparam \rf[4][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N9
cyclone_lcell \rf[6][25] (
// Equation(s):
// \Mux6~0  = (\ra1~combout [1] & (((rf[6][25]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][25]~regout  & ((!\ra1~combout [0]))))
// \rf[6][25]~regout  = DFFEAS(\Mux6~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][25]~regout ),
	.datac(\wd~combout [25]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0 ),
	.regout(\rf[6][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][25] .lut_mask = "aae4";
defparam \rf[6][25] .operation_mode = "normal";
defparam \rf[6][25] .output_mode = "reg_and_comb";
defparam \rf[6][25] .register_cascade_mode = "off";
defparam \rf[6][25] .sum_lutc_input = "qfbk";
defparam \rf[6][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N0
cyclone_lcell \rf[5][25] (
// Equation(s):
// \Mux6~1  = (\ra1~combout [0] & ((\Mux6~0  & (\rf[7][25]~regout )) # (!\Mux6~0  & ((rf[5][25]))))) # (!\ra1~combout [0] & (((\Mux6~0 ))))
// \rf[5][25]~regout  = DFFEAS(\Mux6~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[7][25]~regout ),
	.datac(\wd~combout [25]),
	.datad(\Mux6~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1 ),
	.regout(\rf[5][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][25] .lut_mask = "dda0";
defparam \rf[5][25] .operation_mode = "normal";
defparam \rf[5][25] .output_mode = "reg_and_comb";
defparam \rf[5][25] .register_cascade_mode = "off";
defparam \rf[5][25] .sum_lutc_input = "qfbk";
defparam \rf[5][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N5
cyclone_lcell \rf[7][25] (
// Equation(s):
// \Mux38~1  = (\Mux38~0  & (((rf[7][25]) # (!\ra2~combout [0])))) # (!\Mux38~0  & (\rf[5][25]~regout  & ((\ra2~combout [0]))))
// \rf[7][25]~regout  = DFFEAS(\Mux38~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux38~0 ),
	.datab(\rf[5][25]~regout ),
	.datac(\wd~combout [25]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux38~1 ),
	.regout(\rf[7][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][25] .lut_mask = "e4aa";
defparam \rf[7][25] .operation_mode = "normal";
defparam \rf[7][25] .output_mode = "reg_and_comb";
defparam \rf[7][25] .register_cascade_mode = "off";
defparam \rf[7][25] .sum_lutc_input = "qfbk";
defparam \rf[7][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N0
cyclone_lcell \rf[1][25] (
// Equation(s):
// \Mux6~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][25]))) # (!\ra1~combout [0] & (\rf[0][25]~regout ))))
// \rf[1][25]~regout  = DFFEAS(\Mux6~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][25]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [25]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~2 ),
	.regout(\rf[1][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][25] .lut_mask = "fc22";
defparam \rf[1][25] .operation_mode = "normal";
defparam \rf[1][25] .output_mode = "reg_and_comb";
defparam \rf[1][25] .register_cascade_mode = "off";
defparam \rf[1][25] .sum_lutc_input = "qfbk";
defparam \rf[1][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N9
cyclone_lcell \rf[0][25] (
// Equation(s):
// \Mux38~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][25]~regout )) # (!\ra2~combout [0] & ((rf[0][25])))))
// \rf[0][25]~regout  = DFFEAS(\Mux38~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][25]~regout ),
	.datac(\wd~combout [25]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux38~2 ),
	.regout(\rf[0][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][25] .lut_mask = "ee50";
defparam \rf[0][25] .operation_mode = "normal";
defparam \rf[0][25] .output_mode = "reg_and_comb";
defparam \rf[0][25] .register_cascade_mode = "off";
defparam \rf[0][25] .sum_lutc_input = "qfbk";
defparam \rf[0][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N7
cyclone_lcell \rf[2][25] (
// Equation(s):
// \Mux6~3  = (\Mux6~2  & (((\rf[3][25]~regout )) # (!\ra1~combout [1]))) # (!\Mux6~2  & (\ra1~combout [1] & (rf[2][25])))
// \rf[2][25]~regout  = DFFEAS(\Mux6~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux6~2 ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [25]),
	.datad(\rf[3][25]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~3 ),
	.regout(\rf[2][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][25] .lut_mask = "ea62";
defparam \rf[2][25] .operation_mode = "normal";
defparam \rf[2][25] .output_mode = "reg_and_comb";
defparam \rf[2][25] .register_cascade_mode = "off";
defparam \rf[2][25] .sum_lutc_input = "qfbk";
defparam \rf[2][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N6
cyclone_lcell \rf[3][25] (
// Equation(s):
// \Mux38~3  = (\Mux38~2  & (((rf[3][25]) # (!\ra2~combout [1])))) # (!\Mux38~2  & (\rf[2][25]~regout  & ((\ra2~combout [1]))))
// \rf[3][25]~regout  = DFFEAS(\Mux38~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][25]~regout ),
	.datab(\Mux38~2 ),
	.datac(\wd~combout [25]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux38~3 ),
	.regout(\rf[3][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][25] .lut_mask = "e2cc";
defparam \rf[3][25] .operation_mode = "normal";
defparam \rf[3][25] .output_mode = "reg_and_comb";
defparam \rf[3][25] .register_cascade_mode = "off";
defparam \rf[3][25] .sum_lutc_input = "qfbk";
defparam \rf[3][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y13_N9
cyclone_lcell \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ((\ra1~combout [2] & (\Mux6~1 )) # (!\ra1~combout [2] & ((\Mux6~3 ))))

	.clk(gnd),
	.dataa(\Mux6~1 ),
	.datab(vcc),
	.datac(\Mux6~3 ),
	.datad(\ra1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = "aaf0";
defparam \Mux6~4 .operation_mode = "normal";
defparam \Mux6~4 .output_mode = "comb_only";
defparam \Mux6~4 .register_cascade_mode = "off";
defparam \Mux6~4 .sum_lutc_input = "datac";
defparam \Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [26]),
	.regout(),
	.padio(wd[26]));
// synopsys translate_off
defparam \wd[26]~I .input_async_reset = "none";
defparam \wd[26]~I .input_power_up = "low";
defparam \wd[26]~I .input_register_mode = "none";
defparam \wd[26]~I .input_sync_reset = "none";
defparam \wd[26]~I .oe_async_reset = "none";
defparam \wd[26]~I .oe_power_up = "low";
defparam \wd[26]~I .oe_register_mode = "none";
defparam \wd[26]~I .oe_sync_reset = "none";
defparam \wd[26]~I .operation_mode = "input";
defparam \wd[26]~I .output_async_reset = "none";
defparam \wd[26]~I .output_power_up = "low";
defparam \wd[26]~I .output_register_mode = "none";
defparam \wd[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X20_Y14_N9
cyclone_lcell \rf[1][26] (
// Equation(s):
// \Mux5~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][26]))) # (!\ra1~combout [0] & (\rf[0][26]~regout ))))
// \rf[1][26]~regout  = DFFEAS(\Mux5~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][26]~regout ),
	.datac(\wd~combout [26]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~2 ),
	.regout(\rf[1][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][26] .lut_mask = "fa44";
defparam \rf[1][26] .operation_mode = "normal";
defparam \rf[1][26] .output_mode = "reg_and_comb";
defparam \rf[1][26] .register_cascade_mode = "off";
defparam \rf[1][26] .sum_lutc_input = "qfbk";
defparam \rf[1][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y14_N4
cyclone_lcell \rf[0][26] (
// Equation(s):
// \Mux37~2  = (\ra2~combout [0] & ((\rf[1][26]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][26] & !\ra2~combout [1]))))
// \rf[0][26]~regout  = DFFEAS(\Mux37~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][26]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [26]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux37~2 ),
	.regout(\rf[0][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][26] .lut_mask = "ccb8";
defparam \rf[0][26] .operation_mode = "normal";
defparam \rf[0][26] .output_mode = "reg_and_comb";
defparam \rf[0][26] .register_cascade_mode = "off";
defparam \rf[0][26] .sum_lutc_input = "qfbk";
defparam \rf[0][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N5
cyclone_lcell \rf[2][26] (
// Equation(s):
// \Mux5~3  = (\ra1~combout [1] & ((\Mux5~2  & (\rf[3][26]~regout )) # (!\Mux5~2  & ((rf[2][26]))))) # (!\ra1~combout [1] & (((\Mux5~2 ))))
// \rf[2][26]~regout  = DFFEAS(\Mux5~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][26]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [26]),
	.datad(\Mux5~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~3 ),
	.regout(\rf[2][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][26] .lut_mask = "bbc0";
defparam \rf[2][26] .operation_mode = "normal";
defparam \rf[2][26] .output_mode = "reg_and_comb";
defparam \rf[2][26] .register_cascade_mode = "off";
defparam \rf[2][26] .sum_lutc_input = "qfbk";
defparam \rf[2][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y13_N9
cyclone_lcell \rf[3][26] (
// Equation(s):
// \Mux37~3  = (\ra2~combout [1] & ((\Mux37~2  & ((rf[3][26]))) # (!\Mux37~2  & (\rf[2][26]~regout )))) # (!\ra2~combout [1] & (((\Mux37~2 ))))
// \rf[3][26]~regout  = DFFEAS(\Mux37~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[2][26]~regout ),
	.datac(\wd~combout [26]),
	.datad(\Mux37~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux37~3 ),
	.regout(\rf[3][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][26] .lut_mask = "f588";
defparam \rf[3][26] .operation_mode = "normal";
defparam \rf[3][26] .output_mode = "reg_and_comb";
defparam \rf[3][26] .register_cascade_mode = "off";
defparam \rf[3][26] .sum_lutc_input = "qfbk";
defparam \rf[3][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N2
cyclone_lcell \rf[6][26] (
// Equation(s):
// \Mux5~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][26]))) # (!\ra1~combout [1] & (\rf[4][26]~regout ))))
// \rf[6][26]~regout  = DFFEAS(\Mux5~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[4][26]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [26]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0 ),
	.regout(\rf[6][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][26] .lut_mask = "fc22";
defparam \rf[6][26] .operation_mode = "normal";
defparam \rf[6][26] .output_mode = "reg_and_comb";
defparam \rf[6][26] .register_cascade_mode = "off";
defparam \rf[6][26] .sum_lutc_input = "qfbk";
defparam \rf[6][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y14_N7
cyclone_lcell \rf[4][26] (
// Equation(s):
// \Mux37~0  = (\ra2~combout [1] & ((\rf[6][26]~regout ) # ((\ra2~combout [0])))) # (!\ra2~combout [1] & (((rf[4][26] & !\ra2~combout [0]))))
// \rf[4][26]~regout  = DFFEAS(\Mux37~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][26]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [26]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux37~0 ),
	.regout(\rf[4][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][26] .lut_mask = "ccb8";
defparam \rf[4][26] .operation_mode = "normal";
defparam \rf[4][26] .output_mode = "reg_and_comb";
defparam \rf[4][26] .register_cascade_mode = "off";
defparam \rf[4][26] .sum_lutc_input = "qfbk";
defparam \rf[4][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N7
cyclone_lcell \rf[5][26] (
// Equation(s):
// \Mux5~1  = (\Mux5~0  & ((\rf[7][26]~regout ) # ((!\ra1~combout [0])))) # (!\Mux5~0  & (((rf[5][26] & \ra1~combout [0]))))
// \rf[5][26]~regout  = DFFEAS(\Mux5~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][26]~regout ),
	.datab(\Mux5~0 ),
	.datac(\wd~combout [26]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1 ),
	.regout(\rf[5][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][26] .lut_mask = "b8cc";
defparam \rf[5][26] .operation_mode = "normal";
defparam \rf[5][26] .output_mode = "reg_and_comb";
defparam \rf[5][26] .register_cascade_mode = "off";
defparam \rf[5][26] .sum_lutc_input = "qfbk";
defparam \rf[5][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N6
cyclone_lcell \rf[7][26] (
// Equation(s):
// \Mux37~1  = (\Mux37~0  & (((rf[7][26]) # (!\ra2~combout [0])))) # (!\Mux37~0  & (\rf[5][26]~regout  & ((\ra2~combout [0]))))
// \rf[7][26]~regout  = DFFEAS(\Mux37~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][26]~regout ),
	.datab(\Mux37~0 ),
	.datac(\wd~combout [26]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux37~1 ),
	.regout(\rf[7][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][26] .lut_mask = "e2cc";
defparam \rf[7][26] .operation_mode = "normal";
defparam \rf[7][26] .output_mode = "reg_and_comb";
defparam \rf[7][26] .register_cascade_mode = "off";
defparam \rf[7][26] .sum_lutc_input = "qfbk";
defparam \rf[7][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y14_N9
cyclone_lcell \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ((\ra1~combout [2] & ((\Mux5~1 ))) # (!\ra1~combout [2] & (\Mux5~3 )))

	.clk(gnd),
	.dataa(\Mux5~3 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = "fa0a";
defparam \Mux5~4 .operation_mode = "normal";
defparam \Mux5~4 .output_mode = "comb_only";
defparam \Mux5~4 .register_cascade_mode = "off";
defparam \Mux5~4 .sum_lutc_input = "datac";
defparam \Mux5~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [27]),
	.regout(),
	.padio(wd[27]));
// synopsys translate_off
defparam \wd[27]~I .input_async_reset = "none";
defparam \wd[27]~I .input_power_up = "low";
defparam \wd[27]~I .input_register_mode = "none";
defparam \wd[27]~I .input_sync_reset = "none";
defparam \wd[27]~I .oe_async_reset = "none";
defparam \wd[27]~I .oe_power_up = "low";
defparam \wd[27]~I .oe_register_mode = "none";
defparam \wd[27]~I .oe_sync_reset = "none";
defparam \wd[27]~I .operation_mode = "input";
defparam \wd[27]~I .output_async_reset = "none";
defparam \wd[27]~I .output_power_up = "low";
defparam \wd[27]~I .output_register_mode = "none";
defparam \wd[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y15_N1
cyclone_lcell \rf[1][27] (
// Equation(s):
// \Mux4~2  = (\ra1~combout [0] & (((rf[1][27]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][27]~regout  & ((!\ra1~combout [1]))))
// \rf[1][27]~regout  = DFFEAS(\Mux4~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][27]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [27]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~2 ),
	.regout(\rf[1][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][27] .lut_mask = "cce2";
defparam \rf[1][27] .operation_mode = "normal";
defparam \rf[1][27] .output_mode = "reg_and_comb";
defparam \rf[1][27] .register_cascade_mode = "off";
defparam \rf[1][27] .sum_lutc_input = "qfbk";
defparam \rf[1][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N6
cyclone_lcell \rf[0][27] (
// Equation(s):
// \Mux36~2  = (\ra2~combout [1] & (\ra2~combout [0])) # (!\ra2~combout [1] & ((\ra2~combout [0] & ((\rf[1][27]~regout ))) # (!\ra2~combout [0] & (rf[0][27]))))
// \rf[0][27]~regout  = DFFEAS(\Mux36~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [27]),
	.datad(\rf[1][27]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux36~2 ),
	.regout(\rf[0][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][27] .lut_mask = "dc98";
defparam \rf[0][27] .operation_mode = "normal";
defparam \rf[0][27] .output_mode = "reg_and_comb";
defparam \rf[0][27] .register_cascade_mode = "off";
defparam \rf[0][27] .sum_lutc_input = "qfbk";
defparam \rf[0][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N8
cyclone_lcell \rf[2][27] (
// Equation(s):
// \Mux4~3  = (\Mux4~2  & (((\rf[3][27]~regout )) # (!\ra1~combout [1]))) # (!\Mux4~2  & (\ra1~combout [1] & (rf[2][27])))
// \rf[2][27]~regout  = DFFEAS(\Mux4~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux4~2 ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [27]),
	.datad(\rf[3][27]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~3 ),
	.regout(\rf[2][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][27] .lut_mask = "ea62";
defparam \rf[2][27] .operation_mode = "normal";
defparam \rf[2][27] .output_mode = "reg_and_comb";
defparam \rf[2][27] .register_cascade_mode = "off";
defparam \rf[2][27] .sum_lutc_input = "qfbk";
defparam \rf[2][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y15_N5
cyclone_lcell \rf[3][27] (
// Equation(s):
// \Mux36~3  = (\Mux36~2  & (((rf[3][27]) # (!\ra2~combout [1])))) # (!\Mux36~2  & (\rf[2][27]~regout  & ((\ra2~combout [1]))))
// \rf[3][27]~regout  = DFFEAS(\Mux36~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux36~2 ),
	.datab(\rf[2][27]~regout ),
	.datac(\wd~combout [27]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux36~3 ),
	.regout(\rf[3][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][27] .lut_mask = "e4aa";
defparam \rf[3][27] .operation_mode = "normal";
defparam \rf[3][27] .output_mode = "reg_and_comb";
defparam \rf[3][27] .register_cascade_mode = "off";
defparam \rf[3][27] .sum_lutc_input = "qfbk";
defparam \rf[3][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N5
cyclone_lcell \rf[4][27] (
// Equation(s):
// \Mux36~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][27]~regout )) # (!\ra2~combout [1] & ((rf[4][27])))))
// \rf[4][27]~regout  = DFFEAS(\Mux36~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][27]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [27]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux36~0 ),
	.regout(\rf[4][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][27] .lut_mask = "ee30";
defparam \rf[4][27] .operation_mode = "normal";
defparam \rf[4][27] .output_mode = "reg_and_comb";
defparam \rf[4][27] .register_cascade_mode = "off";
defparam \rf[4][27] .sum_lutc_input = "qfbk";
defparam \rf[4][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N2
cyclone_lcell \rf[6][27] (
// Equation(s):
// \Mux4~0  = (\ra1~combout [1] & ((\ra1~combout [0]) # ((rf[6][27])))) # (!\ra1~combout [1] & (!\ra1~combout [0] & ((\rf[4][27]~regout ))))
// \rf[6][27]~regout  = DFFEAS(\Mux4~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [27]),
	.datad(\rf[4][27]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0 ),
	.regout(\rf[6][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][27] .lut_mask = "b9a8";
defparam \rf[6][27] .operation_mode = "normal";
defparam \rf[6][27] .output_mode = "reg_and_comb";
defparam \rf[6][27] .register_cascade_mode = "off";
defparam \rf[6][27] .sum_lutc_input = "qfbk";
defparam \rf[6][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N4
cyclone_lcell \rf[5][27] (
// Equation(s):
// \Mux4~1  = (\ra1~combout [0] & ((\Mux4~0  & (\rf[7][27]~regout )) # (!\Mux4~0  & ((rf[5][27]))))) # (!\ra1~combout [0] & (((\Mux4~0 ))))
// \rf[5][27]~regout  = DFFEAS(\Mux4~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][27]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [27]),
	.datad(\Mux4~0 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1 ),
	.regout(\rf[5][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][27] .lut_mask = "bbc0";
defparam \rf[5][27] .operation_mode = "normal";
defparam \rf[5][27] .output_mode = "reg_and_comb";
defparam \rf[5][27] .register_cascade_mode = "off";
defparam \rf[5][27] .sum_lutc_input = "qfbk";
defparam \rf[5][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N2
cyclone_lcell \rf[7][27] (
// Equation(s):
// \Mux36~1  = (\Mux36~0  & (((rf[7][27]) # (!\ra2~combout [0])))) # (!\Mux36~0  & (\rf[5][27]~regout  & ((\ra2~combout [0]))))
// \rf[7][27]~regout  = DFFEAS(\Mux36~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux36~0 ),
	.datab(\rf[5][27]~regout ),
	.datac(\wd~combout [27]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux36~1 ),
	.regout(\rf[7][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][27] .lut_mask = "e4aa";
defparam \rf[7][27] .operation_mode = "normal";
defparam \rf[7][27] .output_mode = "reg_and_comb";
defparam \rf[7][27] .register_cascade_mode = "off";
defparam \rf[7][27] .sum_lutc_input = "qfbk";
defparam \rf[7][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N1
cyclone_lcell \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ((\ra1~combout [2] & ((\Mux4~1 ))) # (!\ra1~combout [2] & (\Mux4~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux4~3 ),
	.datac(\ra1~combout [2]),
	.datad(\Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = "fc0c";
defparam \Mux4~4 .operation_mode = "normal";
defparam \Mux4~4 .output_mode = "comb_only";
defparam \Mux4~4 .register_cascade_mode = "off";
defparam \Mux4~4 .sum_lutc_input = "datac";
defparam \Mux4~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [28]),
	.regout(),
	.padio(wd[28]));
// synopsys translate_off
defparam \wd[28]~I .input_async_reset = "none";
defparam \wd[28]~I .input_power_up = "low";
defparam \wd[28]~I .input_register_mode = "none";
defparam \wd[28]~I .input_sync_reset = "none";
defparam \wd[28]~I .oe_async_reset = "none";
defparam \wd[28]~I .oe_power_up = "low";
defparam \wd[28]~I .oe_register_mode = "none";
defparam \wd[28]~I .oe_sync_reset = "none";
defparam \wd[28]~I .operation_mode = "input";
defparam \wd[28]~I .output_async_reset = "none";
defparam \wd[28]~I .output_power_up = "low";
defparam \wd[28]~I .output_register_mode = "none";
defparam \wd[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y15_N0
cyclone_lcell \rf[1][28] (
// Equation(s):
// \Mux3~2  = (\ra1~combout [0] & (((rf[1][28]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][28]~regout  & ((!\ra1~combout [1]))))
// \rf[1][28]~regout  = DFFEAS(\Mux3~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[0][28]~regout ),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [28]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~2 ),
	.regout(\rf[1][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][28] .lut_mask = "cce2";
defparam \rf[1][28] .operation_mode = "normal";
defparam \rf[1][28] .output_mode = "reg_and_comb";
defparam \rf[1][28] .register_cascade_mode = "off";
defparam \rf[1][28] .sum_lutc_input = "qfbk";
defparam \rf[1][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N9
cyclone_lcell \rf[0][28] (
// Equation(s):
// \Mux35~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][28]~regout )) # (!\ra2~combout [0] & ((rf[0][28])))))
// \rf[0][28]~regout  = DFFEAS(\Mux35~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][28]~regout ),
	.datac(\wd~combout [28]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux35~2 ),
	.regout(\rf[0][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][28] .lut_mask = "ee50";
defparam \rf[0][28] .operation_mode = "normal";
defparam \rf[0][28] .output_mode = "reg_and_comb";
defparam \rf[0][28] .register_cascade_mode = "off";
defparam \rf[0][28] .sum_lutc_input = "qfbk";
defparam \rf[0][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N2
cyclone_lcell \rf[2][28] (
// Equation(s):
// \Mux3~3  = (\Mux3~2  & ((\rf[3][28]~regout ) # ((!\ra1~combout [1])))) # (!\Mux3~2  & (((rf[2][28] & \ra1~combout [1]))))
// \rf[2][28]~regout  = DFFEAS(\Mux3~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux3~2 ),
	.datab(\rf[3][28]~regout ),
	.datac(\wd~combout [28]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~3 ),
	.regout(\rf[2][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][28] .lut_mask = "d8aa";
defparam \rf[2][28] .operation_mode = "normal";
defparam \rf[2][28] .output_mode = "reg_and_comb";
defparam \rf[2][28] .register_cascade_mode = "off";
defparam \rf[2][28] .sum_lutc_input = "qfbk";
defparam \rf[2][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y14_N5
cyclone_lcell \rf[3][28] (
// Equation(s):
// \Mux35~3  = (\ra2~combout [1] & ((\Mux35~2  & ((rf[3][28]))) # (!\Mux35~2  & (\rf[2][28]~regout )))) # (!\ra2~combout [1] & (((\Mux35~2 ))))
// \rf[3][28]~regout  = DFFEAS(\Mux35~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][28]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [28]),
	.datad(\Mux35~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux35~3 ),
	.regout(\rf[3][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][28] .lut_mask = "f388";
defparam \rf[3][28] .operation_mode = "normal";
defparam \rf[3][28] .output_mode = "reg_and_comb";
defparam \rf[3][28] .register_cascade_mode = "off";
defparam \rf[3][28] .sum_lutc_input = "qfbk";
defparam \rf[3][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N8
cyclone_lcell \rf[6][28] (
// Equation(s):
// \Mux3~0  = (\ra1~combout [1] & ((\ra1~combout [0]) # ((rf[6][28])))) # (!\ra1~combout [1] & (!\ra1~combout [0] & ((\rf[4][28]~regout ))))
// \rf[6][28]~regout  = DFFEAS(\Mux3~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [28]),
	.datad(\rf[4][28]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0 ),
	.regout(\rf[6][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][28] .lut_mask = "b9a8";
defparam \rf[6][28] .operation_mode = "normal";
defparam \rf[6][28] .output_mode = "reg_and_comb";
defparam \rf[6][28] .register_cascade_mode = "off";
defparam \rf[6][28] .sum_lutc_input = "qfbk";
defparam \rf[6][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N0
cyclone_lcell \rf[4][28] (
// Equation(s):
// \Mux35~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][28]~regout )) # (!\ra2~combout [1] & ((rf[4][28])))))
// \rf[4][28]~regout  = DFFEAS(\Mux35~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][28]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [28]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux35~0 ),
	.regout(\rf[4][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][28] .lut_mask = "ee30";
defparam \rf[4][28] .operation_mode = "normal";
defparam \rf[4][28] .output_mode = "reg_and_comb";
defparam \rf[4][28] .register_cascade_mode = "off";
defparam \rf[4][28] .sum_lutc_input = "qfbk";
defparam \rf[4][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N3
cyclone_lcell \rf[5][28] (
// Equation(s):
// \Mux3~1  = (\Mux3~0  & ((\rf[7][28]~regout ) # ((!\ra1~combout [0])))) # (!\Mux3~0  & (((rf[5][28] & \ra1~combout [0]))))
// \rf[5][28]~regout  = DFFEAS(\Mux3~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux3~0 ),
	.datab(\rf[7][28]~regout ),
	.datac(\wd~combout [28]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1 ),
	.regout(\rf[5][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][28] .lut_mask = "d8aa";
defparam \rf[5][28] .operation_mode = "normal";
defparam \rf[5][28] .output_mode = "reg_and_comb";
defparam \rf[5][28] .register_cascade_mode = "off";
defparam \rf[5][28] .sum_lutc_input = "qfbk";
defparam \rf[5][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N8
cyclone_lcell \rf[7][28] (
// Equation(s):
// \Mux35~1  = (\ra2~combout [0] & ((\Mux35~0  & (rf[7][28])) # (!\Mux35~0  & ((\rf[5][28]~regout ))))) # (!\ra2~combout [0] & (\Mux35~0 ))
// \rf[7][28]~regout  = DFFEAS(\Mux35~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [28], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\Mux35~0 ),
	.datac(\wd~combout [28]),
	.datad(\rf[5][28]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux35~1 ),
	.regout(\rf[7][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][28] .lut_mask = "e6c4";
defparam \rf[7][28] .operation_mode = "normal";
defparam \rf[7][28] .output_mode = "reg_and_comb";
defparam \rf[7][28] .register_cascade_mode = "off";
defparam \rf[7][28] .sum_lutc_input = "qfbk";
defparam \rf[7][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y16_N8
cyclone_lcell \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ((\ra1~combout [2] & ((\Mux3~1 ))) # (!\ra1~combout [2] & (\Mux3~3 )))

	.clk(gnd),
	.dataa(\Mux3~3 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = "fa0a";
defparam \Mux3~4 .operation_mode = "normal";
defparam \Mux3~4 .output_mode = "comb_only";
defparam \Mux3~4 .register_cascade_mode = "off";
defparam \Mux3~4 .sum_lutc_input = "datac";
defparam \Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [29]),
	.regout(),
	.padio(wd[29]));
// synopsys translate_off
defparam \wd[29]~I .input_async_reset = "none";
defparam \wd[29]~I .input_power_up = "low";
defparam \wd[29]~I .input_register_mode = "none";
defparam \wd[29]~I .input_sync_reset = "none";
defparam \wd[29]~I .oe_async_reset = "none";
defparam \wd[29]~I .oe_power_up = "low";
defparam \wd[29]~I .oe_register_mode = "none";
defparam \wd[29]~I .oe_sync_reset = "none";
defparam \wd[29]~I .operation_mode = "input";
defparam \wd[29]~I .output_async_reset = "none";
defparam \wd[29]~I .output_power_up = "low";
defparam \wd[29]~I .output_register_mode = "none";
defparam \wd[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y16_N4
cyclone_lcell \rf[6][29] (
// Equation(s):
// \Mux2~0  = (\ra1~combout [1] & ((\ra1~combout [0]) # ((rf[6][29])))) # (!\ra1~combout [1] & (!\ra1~combout [0] & ((\rf[4][29]~regout ))))
// \rf[6][29]~regout  = DFFEAS(\Mux2~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\ra1~combout [0]),
	.datac(\wd~combout [29]),
	.datad(\rf[4][29]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0 ),
	.regout(\rf[6][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][29] .lut_mask = "b9a8";
defparam \rf[6][29] .operation_mode = "normal";
defparam \rf[6][29] .output_mode = "reg_and_comb";
defparam \rf[6][29] .register_cascade_mode = "off";
defparam \rf[6][29] .sum_lutc_input = "qfbk";
defparam \rf[6][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y16_N1
cyclone_lcell \rf[4][29] (
// Equation(s):
// \Mux34~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][29]~regout )) # (!\ra2~combout [1] & ((rf[4][29])))))
// \rf[4][29]~regout  = DFFEAS(\Mux34~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][29]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [29]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux34~0 ),
	.regout(\rf[4][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][29] .lut_mask = "ee30";
defparam \rf[4][29] .operation_mode = "normal";
defparam \rf[4][29] .output_mode = "reg_and_comb";
defparam \rf[4][29] .register_cascade_mode = "off";
defparam \rf[4][29] .sum_lutc_input = "qfbk";
defparam \rf[4][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N9
cyclone_lcell \rf[5][29] (
// Equation(s):
// \Mux2~1  = (\Mux2~0  & ((\rf[7][29]~regout ) # ((!\ra1~combout [0])))) # (!\Mux2~0  & (((rf[5][29] & \ra1~combout [0]))))
// \rf[5][29]~regout  = DFFEAS(\Mux2~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux2~0 ),
	.datab(\rf[7][29]~regout ),
	.datac(\wd~combout [29]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1 ),
	.regout(\rf[5][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][29] .lut_mask = "d8aa";
defparam \rf[5][29] .operation_mode = "normal";
defparam \rf[5][29] .output_mode = "reg_and_comb";
defparam \rf[5][29] .register_cascade_mode = "off";
defparam \rf[5][29] .sum_lutc_input = "qfbk";
defparam \rf[5][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N4
cyclone_lcell \rf[7][29] (
// Equation(s):
// \Mux34~1  = (\Mux34~0  & (((rf[7][29]) # (!\ra2~combout [0])))) # (!\Mux34~0  & (\rf[5][29]~regout  & ((\ra2~combout [0]))))
// \rf[7][29]~regout  = DFFEAS(\Mux34~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][29]~regout ),
	.datab(\Mux34~0 ),
	.datac(\wd~combout [29]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux34~1 ),
	.regout(\rf[7][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][29] .lut_mask = "e2cc";
defparam \rf[7][29] .operation_mode = "normal";
defparam \rf[7][29] .output_mode = "reg_and_comb";
defparam \rf[7][29] .register_cascade_mode = "off";
defparam \rf[7][29] .sum_lutc_input = "qfbk";
defparam \rf[7][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N3
cyclone_lcell \rf[1][29] (
// Equation(s):
// \Mux2~2  = (\ra1~combout [1] & (((\ra1~combout [0])))) # (!\ra1~combout [1] & ((\ra1~combout [0] & ((rf[1][29]))) # (!\ra1~combout [0] & (\rf[0][29]~regout ))))
// \rf[1][29]~regout  = DFFEAS(\Mux2~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[0][29]~regout ),
	.datac(\wd~combout [29]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~2 ),
	.regout(\rf[1][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][29] .lut_mask = "fa44";
defparam \rf[1][29] .operation_mode = "normal";
defparam \rf[1][29] .output_mode = "reg_and_comb";
defparam \rf[1][29] .register_cascade_mode = "off";
defparam \rf[1][29] .sum_lutc_input = "qfbk";
defparam \rf[1][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y15_N8
cyclone_lcell \rf[0][29] (
// Equation(s):
// \Mux34~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][29]~regout )) # (!\ra2~combout [0] & ((rf[0][29])))))
// \rf[0][29]~regout  = DFFEAS(\Mux34~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\rf[1][29]~regout ),
	.datac(\wd~combout [29]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux34~2 ),
	.regout(\rf[0][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][29] .lut_mask = "ee50";
defparam \rf[0][29] .operation_mode = "normal";
defparam \rf[0][29] .output_mode = "reg_and_comb";
defparam \rf[0][29] .register_cascade_mode = "off";
defparam \rf[0][29] .sum_lutc_input = "qfbk";
defparam \rf[0][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y16_N3
cyclone_lcell \rf[2][29] (
// Equation(s):
// \Mux2~3  = (\Mux2~2  & ((\rf[3][29]~regout ) # ((!\ra1~combout [1])))) # (!\Mux2~2  & (((rf[2][29] & \ra1~combout [1]))))
// \rf[2][29]~regout  = DFFEAS(\Mux2~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux2~2 ),
	.datab(\rf[3][29]~regout ),
	.datac(\wd~combout [29]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~3 ),
	.regout(\rf[2][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][29] .lut_mask = "d8aa";
defparam \rf[2][29] .operation_mode = "normal";
defparam \rf[2][29] .output_mode = "reg_and_comb";
defparam \rf[2][29] .register_cascade_mode = "off";
defparam \rf[2][29] .sum_lutc_input = "qfbk";
defparam \rf[2][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y16_N0
cyclone_lcell \rf[3][29] (
// Equation(s):
// \Mux34~3  = (\Mux34~2  & (((rf[3][29]) # (!\ra2~combout [1])))) # (!\Mux34~2  & (\rf[2][29]~regout  & ((\ra2~combout [1]))))
// \rf[3][29]~regout  = DFFEAS(\Mux34~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux34~2 ),
	.datab(\rf[2][29]~regout ),
	.datac(\wd~combout [29]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux34~3 ),
	.regout(\rf[3][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][29] .lut_mask = "e4aa";
defparam \rf[3][29] .operation_mode = "normal";
defparam \rf[3][29] .output_mode = "reg_and_comb";
defparam \rf[3][29] .register_cascade_mode = "off";
defparam \rf[3][29] .sum_lutc_input = "qfbk";
defparam \rf[3][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y16_N6
cyclone_lcell \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ((\ra1~combout [2] & (\Mux2~1 )) # (!\ra1~combout [2] & ((\Mux2~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux2~1 ),
	.datac(\ra1~combout [2]),
	.datad(\Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = "cfc0";
defparam \Mux2~4 .operation_mode = "normal";
defparam \Mux2~4 .output_mode = "comb_only";
defparam \Mux2~4 .register_cascade_mode = "off";
defparam \Mux2~4 .sum_lutc_input = "datac";
defparam \Mux2~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [30]),
	.regout(),
	.padio(wd[30]));
// synopsys translate_off
defparam \wd[30]~I .input_async_reset = "none";
defparam \wd[30]~I .input_power_up = "low";
defparam \wd[30]~I .input_register_mode = "none";
defparam \wd[30]~I .input_sync_reset = "none";
defparam \wd[30]~I .oe_async_reset = "none";
defparam \wd[30]~I .oe_power_up = "low";
defparam \wd[30]~I .oe_register_mode = "none";
defparam \wd[30]~I .oe_sync_reset = "none";
defparam \wd[30]~I .operation_mode = "input";
defparam \wd[30]~I .output_async_reset = "none";
defparam \wd[30]~I .output_power_up = "low";
defparam \wd[30]~I .output_register_mode = "none";
defparam \wd[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y15_N5
cyclone_lcell \rf[6][30] (
// Equation(s):
// \Mux1~0  = (\ra1~combout [1] & (((rf[6][30]) # (\ra1~combout [0])))) # (!\ra1~combout [1] & (\rf[4][30]~regout  & ((!\ra1~combout [0]))))
// \rf[6][30]~regout  = DFFEAS(\Mux1~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [1]),
	.datab(\rf[4][30]~regout ),
	.datac(\wd~combout [30]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0 ),
	.regout(\rf[6][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][30] .lut_mask = "aae4";
defparam \rf[6][30] .operation_mode = "normal";
defparam \rf[6][30] .output_mode = "reg_and_comb";
defparam \rf[6][30] .register_cascade_mode = "off";
defparam \rf[6][30] .sum_lutc_input = "qfbk";
defparam \rf[6][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y15_N0
cyclone_lcell \rf[4][30] (
// Equation(s):
// \Mux33~0  = (\ra2~combout [1] & ((\ra2~combout [0]) # ((\rf[6][30]~regout )))) # (!\ra2~combout [1] & (!\ra2~combout [0] & (rf[4][30])))
// \rf[4][30]~regout  = DFFEAS(\Mux33~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [1]),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [30]),
	.datad(\rf[6][30]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux33~0 ),
	.regout(\rf[4][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][30] .lut_mask = "ba98";
defparam \rf[4][30] .operation_mode = "normal";
defparam \rf[4][30] .output_mode = "reg_and_comb";
defparam \rf[4][30] .register_cascade_mode = "off";
defparam \rf[4][30] .sum_lutc_input = "qfbk";
defparam \rf[4][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N1
cyclone_lcell \rf[5][30] (
// Equation(s):
// \Mux1~1  = (\Mux1~0  & ((\rf[7][30]~regout ) # ((!\ra1~combout [0])))) # (!\Mux1~0  & (((rf[5][30] & \ra1~combout [0]))))
// \rf[5][30]~regout  = DFFEAS(\Mux1~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[7][30]~regout ),
	.datab(\Mux1~0 ),
	.datac(\wd~combout [30]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1 ),
	.regout(\rf[5][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][30] .lut_mask = "b8cc";
defparam \rf[5][30] .operation_mode = "normal";
defparam \rf[5][30] .output_mode = "reg_and_comb";
defparam \rf[5][30] .register_cascade_mode = "off";
defparam \rf[5][30] .sum_lutc_input = "qfbk";
defparam \rf[5][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y16_N7
cyclone_lcell \rf[7][30] (
// Equation(s):
// \Mux33~1  = (\Mux33~0  & (((rf[7][30]) # (!\ra2~combout [0])))) # (!\Mux33~0  & (\rf[5][30]~regout  & ((\ra2~combout [0]))))
// \rf[7][30]~regout  = DFFEAS(\Mux33~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][30]~regout ),
	.datab(\Mux33~0 ),
	.datac(\wd~combout [30]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux33~1 ),
	.regout(\rf[7][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][30] .lut_mask = "e2cc";
defparam \rf[7][30] .operation_mode = "normal";
defparam \rf[7][30] .output_mode = "reg_and_comb";
defparam \rf[7][30] .register_cascade_mode = "off";
defparam \rf[7][30] .sum_lutc_input = "qfbk";
defparam \rf[7][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y16_N6
cyclone_lcell \rf[0][30] (
// Equation(s):
// \Mux33~2  = (\ra2~combout [1] & (((\ra2~combout [0])))) # (!\ra2~combout [1] & ((\ra2~combout [0] & (\rf[1][30]~regout )) # (!\ra2~combout [0] & ((rf[0][30])))))
// \rf[0][30]~regout  = DFFEAS(\Mux33~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[1][30]~regout ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [30]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux33~2 ),
	.regout(\rf[0][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][30] .lut_mask = "ee30";
defparam \rf[0][30] .operation_mode = "normal";
defparam \rf[0][30] .output_mode = "reg_and_comb";
defparam \rf[0][30] .register_cascade_mode = "off";
defparam \rf[0][30] .sum_lutc_input = "qfbk";
defparam \rf[0][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y16_N2
cyclone_lcell \rf[1][30] (
// Equation(s):
// \Mux1~2  = (\ra1~combout [0] & ((\ra1~combout [1]) # ((rf[1][30])))) # (!\ra1~combout [0] & (!\ra1~combout [1] & ((\rf[0][30]~regout ))))
// \rf[1][30]~regout  = DFFEAS(\Mux1~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [30]),
	.datad(\rf[0][30]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~2 ),
	.regout(\rf[1][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][30] .lut_mask = "b9a8";
defparam \rf[1][30] .operation_mode = "normal";
defparam \rf[1][30] .output_mode = "reg_and_comb";
defparam \rf[1][30] .register_cascade_mode = "off";
defparam \rf[1][30] .sum_lutc_input = "qfbk";
defparam \rf[1][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y16_N5
cyclone_lcell \rf[2][30] (
// Equation(s):
// \Mux1~3  = (\ra1~combout [1] & ((\Mux1~2  & (\rf[3][30]~regout )) # (!\Mux1~2  & ((rf[2][30]))))) # (!\ra1~combout [1] & (((\Mux1~2 ))))
// \rf[2][30]~regout  = DFFEAS(\Mux1~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[3][30]~regout ),
	.datab(\ra1~combout [1]),
	.datac(\wd~combout [30]),
	.datad(\Mux1~2 ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~3 ),
	.regout(\rf[2][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][30] .lut_mask = "bbc0";
defparam \rf[2][30] .operation_mode = "normal";
defparam \rf[2][30] .output_mode = "reg_and_comb";
defparam \rf[2][30] .register_cascade_mode = "off";
defparam \rf[2][30] .sum_lutc_input = "qfbk";
defparam \rf[2][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y16_N9
cyclone_lcell \rf[3][30] (
// Equation(s):
// \Mux33~3  = (\Mux33~2  & (((rf[3][30])) # (!\ra2~combout [1]))) # (!\Mux33~2  & (\ra2~combout [1] & ((\rf[2][30]~regout ))))
// \rf[3][30]~regout  = DFFEAS(\Mux33~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux33~2 ),
	.datab(\ra2~combout [1]),
	.datac(\wd~combout [30]),
	.datad(\rf[2][30]~regout ),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux33~3 ),
	.regout(\rf[3][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][30] .lut_mask = "e6a2";
defparam \rf[3][30] .operation_mode = "normal";
defparam \rf[3][30] .output_mode = "reg_and_comb";
defparam \rf[3][30] .register_cascade_mode = "off";
defparam \rf[3][30] .sum_lutc_input = "qfbk";
defparam \rf[3][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y16_N6
cyclone_lcell \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ((\ra1~combout [2] & (\Mux1~1 )) # (!\ra1~combout [2] & ((\Mux1~3 ))))

	.clk(gnd),
	.dataa(\Mux1~1 ),
	.datab(vcc),
	.datac(\ra1~combout [2]),
	.datad(\Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = "afa0";
defparam \Mux1~4 .operation_mode = "normal";
defparam \Mux1~4 .output_mode = "comb_only";
defparam \Mux1~4 .register_cascade_mode = "off";
defparam \Mux1~4 .sum_lutc_input = "datac";
defparam \Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_215,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \wd[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [31]),
	.regout(),
	.padio(wd[31]));
// synopsys translate_off
defparam \wd[31]~I .input_async_reset = "none";
defparam \wd[31]~I .input_power_up = "low";
defparam \wd[31]~I .input_register_mode = "none";
defparam \wd[31]~I .input_sync_reset = "none";
defparam \wd[31]~I .oe_async_reset = "none";
defparam \wd[31]~I .oe_power_up = "low";
defparam \wd[31]~I .oe_register_mode = "none";
defparam \wd[31]~I .oe_sync_reset = "none";
defparam \wd[31]~I .operation_mode = "input";
defparam \wd[31]~I .output_async_reset = "none";
defparam \wd[31]~I .output_power_up = "low";
defparam \wd[31]~I .output_register_mode = "none";
defparam \wd[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y16_N4
cyclone_lcell \rf[1][31] (
// Equation(s):
// \Mux0~2  = (\ra1~combout [0] & (((rf[1][31]) # (\ra1~combout [1])))) # (!\ra1~combout [0] & (\rf[0][31]~regout  & ((!\ra1~combout [1]))))
// \rf[1][31]~regout  = DFFEAS(\Mux0~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~5_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[0][31]~regout ),
	.datac(\wd~combout [31]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~2 ),
	.regout(\rf[1][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[1][31] .lut_mask = "aae4";
defparam \rf[1][31] .operation_mode = "normal";
defparam \rf[1][31] .output_mode = "reg_and_comb";
defparam \rf[1][31] .register_cascade_mode = "off";
defparam \rf[1][31] .sum_lutc_input = "qfbk";
defparam \rf[1][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y16_N5
cyclone_lcell \rf[0][31] (
// Equation(s):
// \Mux32~2  = (\ra2~combout [0] & ((\rf[1][31]~regout ) # ((\ra2~combout [1])))) # (!\ra2~combout [0] & (((rf[0][31] & !\ra2~combout [1]))))
// \rf[0][31]~regout  = DFFEAS(\Mux32~2 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~6_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra2~combout [0]),
	.datab(\rf[1][31]~regout ),
	.datac(\wd~combout [31]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux32~2 ),
	.regout(\rf[0][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[0][31] .lut_mask = "aad8";
defparam \rf[0][31] .operation_mode = "normal";
defparam \rf[0][31] .output_mode = "reg_and_comb";
defparam \rf[0][31] .register_cascade_mode = "off";
defparam \rf[0][31] .sum_lutc_input = "qfbk";
defparam \rf[0][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y16_N4
cyclone_lcell \rf[2][31] (
// Equation(s):
// \Mux0~3  = (\Mux0~2  & ((\rf[3][31]~regout ) # ((!\ra1~combout [1])))) # (!\Mux0~2  & (((rf[2][31] & \ra1~combout [1]))))
// \rf[2][31]~regout  = DFFEAS(\Mux0~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~4_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux0~2 ),
	.datab(\rf[3][31]~regout ),
	.datac(\wd~combout [31]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~3 ),
	.regout(\rf[2][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[2][31] .lut_mask = "d8aa";
defparam \rf[2][31] .operation_mode = "normal";
defparam \rf[2][31] .output_mode = "reg_and_comb";
defparam \rf[2][31] .register_cascade_mode = "off";
defparam \rf[2][31] .sum_lutc_input = "qfbk";
defparam \rf[2][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y16_N8
cyclone_lcell \rf[3][31] (
// Equation(s):
// \Mux32~3  = (\Mux32~2  & (((rf[3][31]) # (!\ra2~combout [1])))) # (!\Mux32~2  & (\rf[2][31]~regout  & ((\ra2~combout [1]))))
// \rf[3][31]~regout  = DFFEAS(\Mux32~3 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~7_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[2][31]~regout ),
	.datab(\Mux32~2 ),
	.datac(\wd~combout [31]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux32~3 ),
	.regout(\rf[3][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[3][31] .lut_mask = "e2cc";
defparam \rf[3][31] .operation_mode = "normal";
defparam \rf[3][31] .output_mode = "reg_and_comb";
defparam \rf[3][31] .register_cascade_mode = "off";
defparam \rf[3][31] .sum_lutc_input = "qfbk";
defparam \rf[3][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y15_N2
cyclone_lcell \rf[6][31] (
// Equation(s):
// \Mux0~0  = (\ra1~combout [0] & (((\ra1~combout [1])))) # (!\ra1~combout [0] & ((\ra1~combout [1] & ((rf[6][31]))) # (!\ra1~combout [1] & (\rf[4][31]~regout ))))
// \rf[6][31]~regout  = DFFEAS(\Mux0~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~1_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ra1~combout [0]),
	.datab(\rf[4][31]~regout ),
	.datac(\wd~combout [31]),
	.datad(\ra1~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0 ),
	.regout(\rf[6][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[6][31] .lut_mask = "fa44";
defparam \rf[6][31] .operation_mode = "normal";
defparam \rf[6][31] .output_mode = "reg_and_comb";
defparam \rf[6][31] .register_cascade_mode = "off";
defparam \rf[6][31] .sum_lutc_input = "qfbk";
defparam \rf[6][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y15_N0
cyclone_lcell \rf[4][31] (
// Equation(s):
// \Mux32~0  = (\ra2~combout [0] & (((\ra2~combout [1])))) # (!\ra2~combout [0] & ((\ra2~combout [1] & (\rf[6][31]~regout )) # (!\ra2~combout [1] & ((rf[4][31])))))
// \rf[4][31]~regout  = DFFEAS(\Mux32~0 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~2_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[6][31]~regout ),
	.datab(\ra2~combout [0]),
	.datac(\wd~combout [31]),
	.datad(\ra2~combout [1]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux32~0 ),
	.regout(\rf[4][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[4][31] .lut_mask = "ee30";
defparam \rf[4][31] .operation_mode = "normal";
defparam \rf[4][31] .output_mode = "reg_and_comb";
defparam \rf[4][31] .register_cascade_mode = "off";
defparam \rf[4][31] .sum_lutc_input = "qfbk";
defparam \rf[4][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N9
cyclone_lcell \rf[5][31] (
// Equation(s):
// \Mux0~1  = (\Mux0~0  & ((\rf[7][31]~regout ) # ((!\ra1~combout [0])))) # (!\Mux0~0  & (((rf[5][31] & \ra1~combout [0]))))
// \rf[5][31]~regout  = DFFEAS(\Mux0~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~0_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux0~0 ),
	.datab(\rf[7][31]~regout ),
	.datac(\wd~combout [31]),
	.datad(\ra1~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1 ),
	.regout(\rf[5][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[5][31] .lut_mask = "d8aa";
defparam \rf[5][31] .operation_mode = "normal";
defparam \rf[5][31] .output_mode = "reg_and_comb";
defparam \rf[5][31] .register_cascade_mode = "off";
defparam \rf[5][31] .sum_lutc_input = "qfbk";
defparam \rf[5][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y16_N8
cyclone_lcell \rf[7][31] (
// Equation(s):
// \Mux32~1  = (\Mux32~0  & (((rf[7][31]) # (!\ra2~combout [0])))) # (!\Mux32~0  & (\rf[5][31]~regout  & ((\ra2~combout [0]))))
// \rf[7][31]~regout  = DFFEAS(\Mux32~1 , GLOBAL(\clk~combout ), GLOBAL(\n_rst~combout ), , \Decoder0~3_combout , \wd~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\rf[5][31]~regout ),
	.datab(\Mux32~0 ),
	.datac(\wd~combout [31]),
	.datad(\ra2~combout [0]),
	.aclr(!\n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux32~1 ),
	.regout(\rf[7][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rf[7][31] .lut_mask = "e2cc";
defparam \rf[7][31] .operation_mode = "normal";
defparam \rf[7][31] .output_mode = "reg_and_comb";
defparam \rf[7][31] .register_cascade_mode = "off";
defparam \rf[7][31] .sum_lutc_input = "qfbk";
defparam \rf[7][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y16_N5
cyclone_lcell \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ((\ra1~combout [2] & ((\Mux0~1 ))) # (!\ra1~combout [2] & (\Mux0~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux0~3 ),
	.datac(\ra1~combout [2]),
	.datad(\Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = "fc0c";
defparam \Mux0~4 .operation_mode = "normal";
defparam \Mux0~4 .output_mode = "comb_only";
defparam \Mux0~4 .register_cascade_mode = "off";
defparam \Mux0~4 .sum_lutc_input = "datac";
defparam \Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_199,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ra2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ra2~combout [2]),
	.regout(),
	.padio(ra2[2]));
// synopsys translate_off
defparam \ra2[2]~I .input_async_reset = "none";
defparam \ra2[2]~I .input_power_up = "low";
defparam \ra2[2]~I .input_register_mode = "none";
defparam \ra2[2]~I .input_sync_reset = "none";
defparam \ra2[2]~I .oe_async_reset = "none";
defparam \ra2[2]~I .oe_power_up = "low";
defparam \ra2[2]~I .oe_register_mode = "none";
defparam \ra2[2]~I .oe_sync_reset = "none";
defparam \ra2[2]~I .operation_mode = "input";
defparam \ra2[2]~I .output_async_reset = "none";
defparam \ra2[2]~I .output_power_up = "low";
defparam \ra2[2]~I .output_register_mode = "none";
defparam \ra2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X27_Y10_N5
cyclone_lcell \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = (\ra2~combout [2] & (((\Mux63~1 )))) # (!\ra2~combout [2] & (\Mux63~3 ))

	.clk(gnd),
	.dataa(\Mux63~3 ),
	.datab(\ra2~combout [2]),
	.datac(vcc),
	.datad(\Mux63~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux63~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux63~4 .lut_mask = "ee22";
defparam \Mux63~4 .operation_mode = "normal";
defparam \Mux63~4 .output_mode = "comb_only";
defparam \Mux63~4 .register_cascade_mode = "off";
defparam \Mux63~4 .sum_lutc_input = "datac";
defparam \Mux63~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y10_N2
cyclone_lcell \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ((\ra2~combout [2] & (\Mux62~1 )) # (!\ra2~combout [2] & ((\Mux62~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ra2~combout [2]),
	.datac(\Mux62~1 ),
	.datad(\Mux62~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux62~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux62~4 .lut_mask = "f3c0";
defparam \Mux62~4 .operation_mode = "normal";
defparam \Mux62~4 .output_mode = "comb_only";
defparam \Mux62~4 .register_cascade_mode = "off";
defparam \Mux62~4 .sum_lutc_input = "datac";
defparam \Mux62~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N3
cyclone_lcell \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ((\ra2~combout [2] & (\Mux61~1 )) # (!\ra2~combout [2] & ((\Mux61~3 ))))

	.clk(gnd),
	.dataa(\Mux61~1 ),
	.datab(vcc),
	.datac(\Mux61~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux61~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux61~4 .lut_mask = "aaf0";
defparam \Mux61~4 .operation_mode = "normal";
defparam \Mux61~4 .output_mode = "comb_only";
defparam \Mux61~4 .register_cascade_mode = "off";
defparam \Mux61~4 .sum_lutc_input = "datac";
defparam \Mux61~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N2
cyclone_lcell \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ((\ra2~combout [2] & (\Mux60~1 )) # (!\ra2~combout [2] & ((\Mux60~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux60~1 ),
	.datac(\Mux60~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux60~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux60~4 .lut_mask = "ccf0";
defparam \Mux60~4 .operation_mode = "normal";
defparam \Mux60~4 .output_mode = "comb_only";
defparam \Mux60~4 .register_cascade_mode = "off";
defparam \Mux60~4 .sum_lutc_input = "datac";
defparam \Mux60~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N3
cyclone_lcell \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ((\ra2~combout [2] & ((\Mux59~1 ))) # (!\ra2~combout [2] & (\Mux59~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux59~3 ),
	.datac(\ra2~combout [2]),
	.datad(\Mux59~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux59~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux59~4 .lut_mask = "fc0c";
defparam \Mux59~4 .operation_mode = "normal";
defparam \Mux59~4 .output_mode = "comb_only";
defparam \Mux59~4 .register_cascade_mode = "off";
defparam \Mux59~4 .sum_lutc_input = "datac";
defparam \Mux59~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N9
cyclone_lcell \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ((\ra2~combout [2] & (\Mux58~1 )) # (!\ra2~combout [2] & ((\Mux58~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux58~1 ),
	.datac(\Mux58~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux58~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux58~4 .lut_mask = "ccf0";
defparam \Mux58~4 .operation_mode = "normal";
defparam \Mux58~4 .output_mode = "comb_only";
defparam \Mux58~4 .register_cascade_mode = "off";
defparam \Mux58~4 .sum_lutc_input = "datac";
defparam \Mux58~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N4
cyclone_lcell \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = (\ra2~combout [2] & (((\Mux57~1 )))) # (!\ra2~combout [2] & (((\Mux57~3 ))))

	.clk(gnd),
	.dataa(\ra2~combout [2]),
	.datab(vcc),
	.datac(\Mux57~3 ),
	.datad(\Mux57~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux57~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux57~4 .lut_mask = "fa50";
defparam \Mux57~4 .operation_mode = "normal";
defparam \Mux57~4 .output_mode = "comb_only";
defparam \Mux57~4 .register_cascade_mode = "off";
defparam \Mux57~4 .sum_lutc_input = "datac";
defparam \Mux57~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N6
cyclone_lcell \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ((\ra2~combout [2] & (\Mux56~1 )) # (!\ra2~combout [2] & ((\Mux56~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux56~1 ),
	.datac(\ra2~combout [2]),
	.datad(\Mux56~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux56~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux56~4 .lut_mask = "cfc0";
defparam \Mux56~4 .operation_mode = "normal";
defparam \Mux56~4 .output_mode = "comb_only";
defparam \Mux56~4 .register_cascade_mode = "off";
defparam \Mux56~4 .sum_lutc_input = "datac";
defparam \Mux56~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N4
cyclone_lcell \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ((\ra2~combout [2] & (\Mux55~1 )) # (!\ra2~combout [2] & ((\Mux55~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux55~1 ),
	.datac(\Mux55~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux55~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux55~4 .lut_mask = "ccf0";
defparam \Mux55~4 .operation_mode = "normal";
defparam \Mux55~4 .output_mode = "comb_only";
defparam \Mux55~4 .register_cascade_mode = "off";
defparam \Mux55~4 .sum_lutc_input = "datac";
defparam \Mux55~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N8
cyclone_lcell \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ((\ra2~combout [2] & (\Mux54~1 )) # (!\ra2~combout [2] & ((\Mux54~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ra2~combout [2]),
	.datac(\Mux54~1 ),
	.datad(\Mux54~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux54~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux54~4 .lut_mask = "f3c0";
defparam \Mux54~4 .operation_mode = "normal";
defparam \Mux54~4 .output_mode = "comb_only";
defparam \Mux54~4 .register_cascade_mode = "off";
defparam \Mux54~4 .sum_lutc_input = "datac";
defparam \Mux54~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y14_N5
cyclone_lcell \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ((\ra2~combout [2] & (\Mux53~1 )) # (!\ra2~combout [2] & ((\Mux53~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux53~1 ),
	.datac(\ra2~combout [2]),
	.datad(\Mux53~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux53~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux53~4 .lut_mask = "cfc0";
defparam \Mux53~4 .operation_mode = "normal";
defparam \Mux53~4 .output_mode = "comb_only";
defparam \Mux53~4 .register_cascade_mode = "off";
defparam \Mux53~4 .sum_lutc_input = "datac";
defparam \Mux53~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N2
cyclone_lcell \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ((\ra2~combout [2] & ((\Mux52~1 ))) # (!\ra2~combout [2] & (\Mux52~3 )))

	.clk(gnd),
	.dataa(\Mux52~3 ),
	.datab(vcc),
	.datac(\Mux52~1 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux52~4 .lut_mask = "f0aa";
defparam \Mux52~4 .operation_mode = "normal";
defparam \Mux52~4 .output_mode = "comb_only";
defparam \Mux52~4 .register_cascade_mode = "off";
defparam \Mux52~4 .sum_lutc_input = "datac";
defparam \Mux52~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N9
cyclone_lcell \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = (\ra2~combout [2] & (((\Mux51~1 )))) # (!\ra2~combout [2] & (\Mux51~3 ))

	.clk(gnd),
	.dataa(\Mux51~3 ),
	.datab(\ra2~combout [2]),
	.datac(\Mux51~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux51~4 .lut_mask = "e2e2";
defparam \Mux51~4 .operation_mode = "normal";
defparam \Mux51~4 .output_mode = "comb_only";
defparam \Mux51~4 .register_cascade_mode = "off";
defparam \Mux51~4 .sum_lutc_input = "datac";
defparam \Mux51~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y14_N6
cyclone_lcell \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ((\ra2~combout [2] & (\Mux50~1 )) # (!\ra2~combout [2] & ((\Mux50~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ra2~combout [2]),
	.datac(\Mux50~1 ),
	.datad(\Mux50~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux50~4 .lut_mask = "f3c0";
defparam \Mux50~4 .operation_mode = "normal";
defparam \Mux50~4 .output_mode = "comb_only";
defparam \Mux50~4 .register_cascade_mode = "off";
defparam \Mux50~4 .sum_lutc_input = "datac";
defparam \Mux50~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y13_N9
cyclone_lcell \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ((\ra2~combout [2] & ((\Mux49~1 ))) # (!\ra2~combout [2] & (\Mux49~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux49~3 ),
	.datac(\Mux49~1 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux49~4 .lut_mask = "f0cc";
defparam \Mux49~4 .operation_mode = "normal";
defparam \Mux49~4 .output_mode = "comb_only";
defparam \Mux49~4 .register_cascade_mode = "off";
defparam \Mux49~4 .sum_lutc_input = "datac";
defparam \Mux49~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y14_N7
cyclone_lcell \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ((\ra2~combout [2] & ((\Mux48~1 ))) # (!\ra2~combout [2] & (\Mux48~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux48~3 ),
	.datac(\Mux48~1 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux48~4 .lut_mask = "f0cc";
defparam \Mux48~4 .operation_mode = "normal";
defparam \Mux48~4 .output_mode = "comb_only";
defparam \Mux48~4 .register_cascade_mode = "off";
defparam \Mux48~4 .sum_lutc_input = "datac";
defparam \Mux48~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y15_N9
cyclone_lcell \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = (\ra2~combout [2] & (((\Mux47~1 )))) # (!\ra2~combout [2] & (((\Mux47~3 ))))

	.clk(gnd),
	.dataa(\ra2~combout [2]),
	.datab(vcc),
	.datac(\Mux47~3 ),
	.datad(\Mux47~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux47~4 .lut_mask = "fa50";
defparam \Mux47~4 .operation_mode = "normal";
defparam \Mux47~4 .output_mode = "comb_only";
defparam \Mux47~4 .register_cascade_mode = "off";
defparam \Mux47~4 .sum_lutc_input = "datac";
defparam \Mux47~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y15_N3
cyclone_lcell \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = (\ra2~combout [2] & (\Mux46~1 )) # (!\ra2~combout [2] & (((\Mux46~3 ))))

	.clk(gnd),
	.dataa(\ra2~combout [2]),
	.datab(\Mux46~1 ),
	.datac(vcc),
	.datad(\Mux46~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux46~4 .lut_mask = "dd88";
defparam \Mux46~4 .operation_mode = "normal";
defparam \Mux46~4 .output_mode = "comb_only";
defparam \Mux46~4 .register_cascade_mode = "off";
defparam \Mux46~4 .sum_lutc_input = "datac";
defparam \Mux46~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y16_N5
cyclone_lcell \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ((\ra2~combout [2] & (\Mux45~1 )) # (!\ra2~combout [2] & ((\Mux45~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ra2~combout [2]),
	.datac(\Mux45~1 ),
	.datad(\Mux45~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux45~4 .lut_mask = "f3c0";
defparam \Mux45~4 .operation_mode = "normal";
defparam \Mux45~4 .output_mode = "comb_only";
defparam \Mux45~4 .register_cascade_mode = "off";
defparam \Mux45~4 .sum_lutc_input = "datac";
defparam \Mux45~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N4
cyclone_lcell \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ((\ra2~combout [2] & ((\Mux44~1 ))) # (!\ra2~combout [2] & (\Mux44~3 )))

	.clk(gnd),
	.dataa(\Mux44~3 ),
	.datab(vcc),
	.datac(\Mux44~1 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux44~4 .lut_mask = "f0aa";
defparam \Mux44~4 .operation_mode = "normal";
defparam \Mux44~4 .output_mode = "comb_only";
defparam \Mux44~4 .register_cascade_mode = "off";
defparam \Mux44~4 .sum_lutc_input = "datac";
defparam \Mux44~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N8
cyclone_lcell \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ((\ra2~combout [2] & ((\Mux43~1 ))) # (!\ra2~combout [2] & (\Mux43~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux43~3 ),
	.datac(\Mux43~1 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux43~4 .lut_mask = "f0cc";
defparam \Mux43~4 .operation_mode = "normal";
defparam \Mux43~4 .output_mode = "comb_only";
defparam \Mux43~4 .register_cascade_mode = "off";
defparam \Mux43~4 .sum_lutc_input = "datac";
defparam \Mux43~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N9
cyclone_lcell \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ((\ra2~combout [2] & ((\Mux42~1 ))) # (!\ra2~combout [2] & (\Mux42~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ra2~combout [2]),
	.datac(\Mux42~3 ),
	.datad(\Mux42~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux42~4 .lut_mask = "fc30";
defparam \Mux42~4 .operation_mode = "normal";
defparam \Mux42~4 .output_mode = "comb_only";
defparam \Mux42~4 .register_cascade_mode = "off";
defparam \Mux42~4 .sum_lutc_input = "datac";
defparam \Mux42~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y13_N5
cyclone_lcell \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = (\ra2~combout [2] & (((\Mux41~1 )))) # (!\ra2~combout [2] & (\Mux41~3 ))

	.clk(gnd),
	.dataa(\ra2~combout [2]),
	.datab(\Mux41~3 ),
	.datac(\Mux41~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux41~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux41~4 .lut_mask = "e4e4";
defparam \Mux41~4 .operation_mode = "normal";
defparam \Mux41~4 .output_mode = "comb_only";
defparam \Mux41~4 .register_cascade_mode = "off";
defparam \Mux41~4 .sum_lutc_input = "datac";
defparam \Mux41~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y15_N7
cyclone_lcell \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ((\ra2~combout [2] & (\Mux40~1 )) # (!\ra2~combout [2] & ((\Mux40~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux40~1 ),
	.datac(\Mux40~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux40~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux40~4 .lut_mask = "ccf0";
defparam \Mux40~4 .operation_mode = "normal";
defparam \Mux40~4 .output_mode = "comb_only";
defparam \Mux40~4 .register_cascade_mode = "off";
defparam \Mux40~4 .sum_lutc_input = "datac";
defparam \Mux40~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y14_N3
cyclone_lcell \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ((\ra2~combout [2] & (\Mux39~1 )) # (!\ra2~combout [2] & ((\Mux39~3 ))))

	.clk(gnd),
	.dataa(\Mux39~1 ),
	.datab(vcc),
	.datac(\Mux39~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux39~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux39~4 .lut_mask = "aaf0";
defparam \Mux39~4 .operation_mode = "normal";
defparam \Mux39~4 .output_mode = "comb_only";
defparam \Mux39~4 .register_cascade_mode = "off";
defparam \Mux39~4 .sum_lutc_input = "datac";
defparam \Mux39~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N3
cyclone_lcell \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ((\ra2~combout [2] & ((\Mux38~1 ))) # (!\ra2~combout [2] & (\Mux38~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux38~3 ),
	.datac(\ra2~combout [2]),
	.datad(\Mux38~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux38~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux38~4 .lut_mask = "fc0c";
defparam \Mux38~4 .operation_mode = "normal";
defparam \Mux38~4 .output_mode = "comb_only";
defparam \Mux38~4 .register_cascade_mode = "off";
defparam \Mux38~4 .sum_lutc_input = "datac";
defparam \Mux38~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y14_N2
cyclone_lcell \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ((\ra2~combout [2] & (\Mux37~1 )) # (!\ra2~combout [2] & ((\Mux37~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ra2~combout [2]),
	.datac(\Mux37~1 ),
	.datad(\Mux37~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux37~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux37~4 .lut_mask = "f3c0";
defparam \Mux37~4 .operation_mode = "normal";
defparam \Mux37~4 .output_mode = "comb_only";
defparam \Mux37~4 .register_cascade_mode = "off";
defparam \Mux37~4 .sum_lutc_input = "datac";
defparam \Mux37~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y15_N8
cyclone_lcell \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ((\ra2~combout [2] & ((\Mux36~1 ))) # (!\ra2~combout [2] & (\Mux36~3 )))

	.clk(gnd),
	.dataa(\Mux36~3 ),
	.datab(\Mux36~1 ),
	.datac(vcc),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux36~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux36~4 .lut_mask = "ccaa";
defparam \Mux36~4 .operation_mode = "normal";
defparam \Mux36~4 .output_mode = "comb_only";
defparam \Mux36~4 .register_cascade_mode = "off";
defparam \Mux36~4 .sum_lutc_input = "datac";
defparam \Mux36~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y16_N2
cyclone_lcell \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ((\ra2~combout [2] & ((\Mux35~1 ))) # (!\ra2~combout [2] & (\Mux35~3 )))

	.clk(gnd),
	.dataa(\Mux35~3 ),
	.datab(\Mux35~1 ),
	.datac(vcc),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux35~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux35~4 .lut_mask = "ccaa";
defparam \Mux35~4 .operation_mode = "normal";
defparam \Mux35~4 .output_mode = "comb_only";
defparam \Mux35~4 .register_cascade_mode = "off";
defparam \Mux35~4 .sum_lutc_input = "datac";
defparam \Mux35~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y16_N9
cyclone_lcell \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ((\ra2~combout [2] & (\Mux34~1 )) # (!\ra2~combout [2] & ((\Mux34~3 ))))

	.clk(gnd),
	.dataa(\Mux34~1 ),
	.datab(vcc),
	.datac(\ra2~combout [2]),
	.datad(\Mux34~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux34~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux34~4 .lut_mask = "afa0";
defparam \Mux34~4 .operation_mode = "normal";
defparam \Mux34~4 .output_mode = "comb_only";
defparam \Mux34~4 .register_cascade_mode = "off";
defparam \Mux34~4 .sum_lutc_input = "datac";
defparam \Mux34~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y16_N4
cyclone_lcell \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ((\ra2~combout [2] & (\Mux33~1 )) # (!\ra2~combout [2] & ((\Mux33~3 ))))

	.clk(gnd),
	.dataa(\Mux33~1 ),
	.datab(vcc),
	.datac(\Mux33~3 ),
	.datad(\ra2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux33~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux33~4 .lut_mask = "aaf0";
defparam \Mux33~4 .operation_mode = "normal";
defparam \Mux33~4 .output_mode = "comb_only";
defparam \Mux33~4 .register_cascade_mode = "off";
defparam \Mux33~4 .sum_lutc_input = "datac";
defparam \Mux33~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y16_N7
cyclone_lcell \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ((\ra2~combout [2] & ((\Mux32~1 ))) # (!\ra2~combout [2] & (\Mux32~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux32~3 ),
	.datac(\ra2~combout [2]),
	.datad(\Mux32~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux32~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux32~4 .lut_mask = "fc0c";
defparam \Mux32~4 .operation_mode = "normal";
defparam \Mux32~4 .output_mode = "comb_only";
defparam \Mux32~4 .register_cascade_mode = "off";
defparam \Mux32~4 .sum_lutc_input = "datac";
defparam \Mux32~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[0]~I (
	.datain(\Mux31~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[0]));
// synopsys translate_off
defparam \rd1[0]~I .input_async_reset = "none";
defparam \rd1[0]~I .input_power_up = "low";
defparam \rd1[0]~I .input_register_mode = "none";
defparam \rd1[0]~I .input_sync_reset = "none";
defparam \rd1[0]~I .oe_async_reset = "none";
defparam \rd1[0]~I .oe_power_up = "low";
defparam \rd1[0]~I .oe_register_mode = "none";
defparam \rd1[0]~I .oe_sync_reset = "none";
defparam \rd1[0]~I .operation_mode = "output";
defparam \rd1[0]~I .output_async_reset = "none";
defparam \rd1[0]~I .output_power_up = "low";
defparam \rd1[0]~I .output_register_mode = "none";
defparam \rd1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[1]~I (
	.datain(\Mux30~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[1]));
// synopsys translate_off
defparam \rd1[1]~I .input_async_reset = "none";
defparam \rd1[1]~I .input_power_up = "low";
defparam \rd1[1]~I .input_register_mode = "none";
defparam \rd1[1]~I .input_sync_reset = "none";
defparam \rd1[1]~I .oe_async_reset = "none";
defparam \rd1[1]~I .oe_power_up = "low";
defparam \rd1[1]~I .oe_register_mode = "none";
defparam \rd1[1]~I .oe_sync_reset = "none";
defparam \rd1[1]~I .operation_mode = "output";
defparam \rd1[1]~I .output_async_reset = "none";
defparam \rd1[1]~I .output_power_up = "low";
defparam \rd1[1]~I .output_register_mode = "none";
defparam \rd1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[2]~I (
	.datain(\Mux29~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[2]));
// synopsys translate_off
defparam \rd1[2]~I .input_async_reset = "none";
defparam \rd1[2]~I .input_power_up = "low";
defparam \rd1[2]~I .input_register_mode = "none";
defparam \rd1[2]~I .input_sync_reset = "none";
defparam \rd1[2]~I .oe_async_reset = "none";
defparam \rd1[2]~I .oe_power_up = "low";
defparam \rd1[2]~I .oe_register_mode = "none";
defparam \rd1[2]~I .oe_sync_reset = "none";
defparam \rd1[2]~I .operation_mode = "output";
defparam \rd1[2]~I .output_async_reset = "none";
defparam \rd1[2]~I .output_power_up = "low";
defparam \rd1[2]~I .output_register_mode = "none";
defparam \rd1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[3]~I (
	.datain(\Mux28~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[3]));
// synopsys translate_off
defparam \rd1[3]~I .input_async_reset = "none";
defparam \rd1[3]~I .input_power_up = "low";
defparam \rd1[3]~I .input_register_mode = "none";
defparam \rd1[3]~I .input_sync_reset = "none";
defparam \rd1[3]~I .oe_async_reset = "none";
defparam \rd1[3]~I .oe_power_up = "low";
defparam \rd1[3]~I .oe_register_mode = "none";
defparam \rd1[3]~I .oe_sync_reset = "none";
defparam \rd1[3]~I .operation_mode = "output";
defparam \rd1[3]~I .output_async_reset = "none";
defparam \rd1[3]~I .output_power_up = "low";
defparam \rd1[3]~I .output_register_mode = "none";
defparam \rd1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[4]~I (
	.datain(\Mux27~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[4]));
// synopsys translate_off
defparam \rd1[4]~I .input_async_reset = "none";
defparam \rd1[4]~I .input_power_up = "low";
defparam \rd1[4]~I .input_register_mode = "none";
defparam \rd1[4]~I .input_sync_reset = "none";
defparam \rd1[4]~I .oe_async_reset = "none";
defparam \rd1[4]~I .oe_power_up = "low";
defparam \rd1[4]~I .oe_register_mode = "none";
defparam \rd1[4]~I .oe_sync_reset = "none";
defparam \rd1[4]~I .operation_mode = "output";
defparam \rd1[4]~I .output_async_reset = "none";
defparam \rd1[4]~I .output_power_up = "low";
defparam \rd1[4]~I .output_register_mode = "none";
defparam \rd1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[5]~I (
	.datain(\Mux26~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[5]));
// synopsys translate_off
defparam \rd1[5]~I .input_async_reset = "none";
defparam \rd1[5]~I .input_power_up = "low";
defparam \rd1[5]~I .input_register_mode = "none";
defparam \rd1[5]~I .input_sync_reset = "none";
defparam \rd1[5]~I .oe_async_reset = "none";
defparam \rd1[5]~I .oe_power_up = "low";
defparam \rd1[5]~I .oe_register_mode = "none";
defparam \rd1[5]~I .oe_sync_reset = "none";
defparam \rd1[5]~I .operation_mode = "output";
defparam \rd1[5]~I .output_async_reset = "none";
defparam \rd1[5]~I .output_power_up = "low";
defparam \rd1[5]~I .output_register_mode = "none";
defparam \rd1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[6]~I (
	.datain(\Mux25~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[6]));
// synopsys translate_off
defparam \rd1[6]~I .input_async_reset = "none";
defparam \rd1[6]~I .input_power_up = "low";
defparam \rd1[6]~I .input_register_mode = "none";
defparam \rd1[6]~I .input_sync_reset = "none";
defparam \rd1[6]~I .oe_async_reset = "none";
defparam \rd1[6]~I .oe_power_up = "low";
defparam \rd1[6]~I .oe_register_mode = "none";
defparam \rd1[6]~I .oe_sync_reset = "none";
defparam \rd1[6]~I .operation_mode = "output";
defparam \rd1[6]~I .output_async_reset = "none";
defparam \rd1[6]~I .output_power_up = "low";
defparam \rd1[6]~I .output_register_mode = "none";
defparam \rd1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[7]~I (
	.datain(\Mux24~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[7]));
// synopsys translate_off
defparam \rd1[7]~I .input_async_reset = "none";
defparam \rd1[7]~I .input_power_up = "low";
defparam \rd1[7]~I .input_register_mode = "none";
defparam \rd1[7]~I .input_sync_reset = "none";
defparam \rd1[7]~I .oe_async_reset = "none";
defparam \rd1[7]~I .oe_power_up = "low";
defparam \rd1[7]~I .oe_register_mode = "none";
defparam \rd1[7]~I .oe_sync_reset = "none";
defparam \rd1[7]~I .operation_mode = "output";
defparam \rd1[7]~I .output_async_reset = "none";
defparam \rd1[7]~I .output_power_up = "low";
defparam \rd1[7]~I .output_register_mode = "none";
defparam \rd1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_216,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[8]~I (
	.datain(\Mux23~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[8]));
// synopsys translate_off
defparam \rd1[8]~I .input_async_reset = "none";
defparam \rd1[8]~I .input_power_up = "low";
defparam \rd1[8]~I .input_register_mode = "none";
defparam \rd1[8]~I .input_sync_reset = "none";
defparam \rd1[8]~I .oe_async_reset = "none";
defparam \rd1[8]~I .oe_power_up = "low";
defparam \rd1[8]~I .oe_register_mode = "none";
defparam \rd1[8]~I .oe_sync_reset = "none";
defparam \rd1[8]~I .operation_mode = "output";
defparam \rd1[8]~I .output_async_reset = "none";
defparam \rd1[8]~I .output_power_up = "low";
defparam \rd1[8]~I .output_register_mode = "none";
defparam \rd1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_186,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[9]~I (
	.datain(\Mux22~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[9]));
// synopsys translate_off
defparam \rd1[9]~I .input_async_reset = "none";
defparam \rd1[9]~I .input_power_up = "low";
defparam \rd1[9]~I .input_register_mode = "none";
defparam \rd1[9]~I .input_sync_reset = "none";
defparam \rd1[9]~I .oe_async_reset = "none";
defparam \rd1[9]~I .oe_power_up = "low";
defparam \rd1[9]~I .oe_register_mode = "none";
defparam \rd1[9]~I .oe_sync_reset = "none";
defparam \rd1[9]~I .operation_mode = "output";
defparam \rd1[9]~I .output_async_reset = "none";
defparam \rd1[9]~I .output_power_up = "low";
defparam \rd1[9]~I .output_register_mode = "none";
defparam \rd1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[10]~I (
	.datain(\Mux21~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[10]));
// synopsys translate_off
defparam \rd1[10]~I .input_async_reset = "none";
defparam \rd1[10]~I .input_power_up = "low";
defparam \rd1[10]~I .input_register_mode = "none";
defparam \rd1[10]~I .input_sync_reset = "none";
defparam \rd1[10]~I .oe_async_reset = "none";
defparam \rd1[10]~I .oe_power_up = "low";
defparam \rd1[10]~I .oe_register_mode = "none";
defparam \rd1[10]~I .oe_sync_reset = "none";
defparam \rd1[10]~I .operation_mode = "output";
defparam \rd1[10]~I .output_async_reset = "none";
defparam \rd1[10]~I .output_power_up = "low";
defparam \rd1[10]~I .output_register_mode = "none";
defparam \rd1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_225,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[11]~I (
	.datain(\Mux20~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[11]));
// synopsys translate_off
defparam \rd1[11]~I .input_async_reset = "none";
defparam \rd1[11]~I .input_power_up = "low";
defparam \rd1[11]~I .input_register_mode = "none";
defparam \rd1[11]~I .input_sync_reset = "none";
defparam \rd1[11]~I .oe_async_reset = "none";
defparam \rd1[11]~I .oe_power_up = "low";
defparam \rd1[11]~I .oe_register_mode = "none";
defparam \rd1[11]~I .oe_sync_reset = "none";
defparam \rd1[11]~I .operation_mode = "output";
defparam \rd1[11]~I .output_async_reset = "none";
defparam \rd1[11]~I .output_power_up = "low";
defparam \rd1[11]~I .output_register_mode = "none";
defparam \rd1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[12]~I (
	.datain(\Mux19~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[12]));
// synopsys translate_off
defparam \rd1[12]~I .input_async_reset = "none";
defparam \rd1[12]~I .input_power_up = "low";
defparam \rd1[12]~I .input_register_mode = "none";
defparam \rd1[12]~I .input_sync_reset = "none";
defparam \rd1[12]~I .oe_async_reset = "none";
defparam \rd1[12]~I .oe_power_up = "low";
defparam \rd1[12]~I .oe_register_mode = "none";
defparam \rd1[12]~I .oe_sync_reset = "none";
defparam \rd1[12]~I .operation_mode = "output";
defparam \rd1[12]~I .output_async_reset = "none";
defparam \rd1[12]~I .output_power_up = "low";
defparam \rd1[12]~I .output_register_mode = "none";
defparam \rd1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_223,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[13]~I (
	.datain(\Mux18~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[13]));
// synopsys translate_off
defparam \rd1[13]~I .input_async_reset = "none";
defparam \rd1[13]~I .input_power_up = "low";
defparam \rd1[13]~I .input_register_mode = "none";
defparam \rd1[13]~I .input_sync_reset = "none";
defparam \rd1[13]~I .oe_async_reset = "none";
defparam \rd1[13]~I .oe_power_up = "low";
defparam \rd1[13]~I .oe_register_mode = "none";
defparam \rd1[13]~I .oe_sync_reset = "none";
defparam \rd1[13]~I .operation_mode = "output";
defparam \rd1[13]~I .output_async_reset = "none";
defparam \rd1[13]~I .output_power_up = "low";
defparam \rd1[13]~I .output_register_mode = "none";
defparam \rd1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[14]~I (
	.datain(\Mux17~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[14]));
// synopsys translate_off
defparam \rd1[14]~I .input_async_reset = "none";
defparam \rd1[14]~I .input_power_up = "low";
defparam \rd1[14]~I .input_register_mode = "none";
defparam \rd1[14]~I .input_sync_reset = "none";
defparam \rd1[14]~I .oe_async_reset = "none";
defparam \rd1[14]~I .oe_power_up = "low";
defparam \rd1[14]~I .oe_register_mode = "none";
defparam \rd1[14]~I .oe_sync_reset = "none";
defparam \rd1[14]~I .operation_mode = "output";
defparam \rd1[14]~I .output_async_reset = "none";
defparam \rd1[14]~I .output_power_up = "low";
defparam \rd1[14]~I .output_register_mode = "none";
defparam \rd1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[15]~I (
	.datain(\Mux16~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[15]));
// synopsys translate_off
defparam \rd1[15]~I .input_async_reset = "none";
defparam \rd1[15]~I .input_power_up = "low";
defparam \rd1[15]~I .input_register_mode = "none";
defparam \rd1[15]~I .input_sync_reset = "none";
defparam \rd1[15]~I .oe_async_reset = "none";
defparam \rd1[15]~I .oe_power_up = "low";
defparam \rd1[15]~I .oe_register_mode = "none";
defparam \rd1[15]~I .oe_sync_reset = "none";
defparam \rd1[15]~I .operation_mode = "output";
defparam \rd1[15]~I .output_async_reset = "none";
defparam \rd1[15]~I .output_power_up = "low";
defparam \rd1[15]~I .output_register_mode = "none";
defparam \rd1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[16]~I (
	.datain(\Mux15~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[16]));
// synopsys translate_off
defparam \rd1[16]~I .input_async_reset = "none";
defparam \rd1[16]~I .input_power_up = "low";
defparam \rd1[16]~I .input_register_mode = "none";
defparam \rd1[16]~I .input_sync_reset = "none";
defparam \rd1[16]~I .oe_async_reset = "none";
defparam \rd1[16]~I .oe_power_up = "low";
defparam \rd1[16]~I .oe_register_mode = "none";
defparam \rd1[16]~I .oe_sync_reset = "none";
defparam \rd1[16]~I .operation_mode = "output";
defparam \rd1[16]~I .output_async_reset = "none";
defparam \rd1[16]~I .output_power_up = "low";
defparam \rd1[16]~I .output_register_mode = "none";
defparam \rd1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[17]~I (
	.datain(\Mux14~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[17]));
// synopsys translate_off
defparam \rd1[17]~I .input_async_reset = "none";
defparam \rd1[17]~I .input_power_up = "low";
defparam \rd1[17]~I .input_register_mode = "none";
defparam \rd1[17]~I .input_sync_reset = "none";
defparam \rd1[17]~I .oe_async_reset = "none";
defparam \rd1[17]~I .oe_power_up = "low";
defparam \rd1[17]~I .oe_register_mode = "none";
defparam \rd1[17]~I .oe_sync_reset = "none";
defparam \rd1[17]~I .operation_mode = "output";
defparam \rd1[17]~I .output_async_reset = "none";
defparam \rd1[17]~I .output_power_up = "low";
defparam \rd1[17]~I .output_register_mode = "none";
defparam \rd1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[18]~I (
	.datain(\Mux13~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[18]));
// synopsys translate_off
defparam \rd1[18]~I .input_async_reset = "none";
defparam \rd1[18]~I .input_power_up = "low";
defparam \rd1[18]~I .input_register_mode = "none";
defparam \rd1[18]~I .input_sync_reset = "none";
defparam \rd1[18]~I .oe_async_reset = "none";
defparam \rd1[18]~I .oe_power_up = "low";
defparam \rd1[18]~I .oe_register_mode = "none";
defparam \rd1[18]~I .oe_sync_reset = "none";
defparam \rd1[18]~I .operation_mode = "output";
defparam \rd1[18]~I .output_async_reset = "none";
defparam \rd1[18]~I .output_power_up = "low";
defparam \rd1[18]~I .output_register_mode = "none";
defparam \rd1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_198,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[19]~I (
	.datain(\Mux12~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[19]));
// synopsys translate_off
defparam \rd1[19]~I .input_async_reset = "none";
defparam \rd1[19]~I .input_power_up = "low";
defparam \rd1[19]~I .input_register_mode = "none";
defparam \rd1[19]~I .input_sync_reset = "none";
defparam \rd1[19]~I .oe_async_reset = "none";
defparam \rd1[19]~I .oe_power_up = "low";
defparam \rd1[19]~I .oe_register_mode = "none";
defparam \rd1[19]~I .oe_sync_reset = "none";
defparam \rd1[19]~I .operation_mode = "output";
defparam \rd1[19]~I .output_async_reset = "none";
defparam \rd1[19]~I .output_power_up = "low";
defparam \rd1[19]~I .output_register_mode = "none";
defparam \rd1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[20]~I (
	.datain(\Mux11~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[20]));
// synopsys translate_off
defparam \rd1[20]~I .input_async_reset = "none";
defparam \rd1[20]~I .input_power_up = "low";
defparam \rd1[20]~I .input_register_mode = "none";
defparam \rd1[20]~I .input_sync_reset = "none";
defparam \rd1[20]~I .oe_async_reset = "none";
defparam \rd1[20]~I .oe_power_up = "low";
defparam \rd1[20]~I .oe_register_mode = "none";
defparam \rd1[20]~I .oe_sync_reset = "none";
defparam \rd1[20]~I .operation_mode = "output";
defparam \rd1[20]~I .output_async_reset = "none";
defparam \rd1[20]~I .output_power_up = "low";
defparam \rd1[20]~I .output_register_mode = "none";
defparam \rd1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[21]~I (
	.datain(\Mux10~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[21]));
// synopsys translate_off
defparam \rd1[21]~I .input_async_reset = "none";
defparam \rd1[21]~I .input_power_up = "low";
defparam \rd1[21]~I .input_register_mode = "none";
defparam \rd1[21]~I .input_sync_reset = "none";
defparam \rd1[21]~I .oe_async_reset = "none";
defparam \rd1[21]~I .oe_power_up = "low";
defparam \rd1[21]~I .oe_register_mode = "none";
defparam \rd1[21]~I .oe_sync_reset = "none";
defparam \rd1[21]~I .operation_mode = "output";
defparam \rd1[21]~I .output_async_reset = "none";
defparam \rd1[21]~I .output_power_up = "low";
defparam \rd1[21]~I .output_register_mode = "none";
defparam \rd1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_156,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[22]~I (
	.datain(\Mux9~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[22]));
// synopsys translate_off
defparam \rd1[22]~I .input_async_reset = "none";
defparam \rd1[22]~I .input_power_up = "low";
defparam \rd1[22]~I .input_register_mode = "none";
defparam \rd1[22]~I .input_sync_reset = "none";
defparam \rd1[22]~I .oe_async_reset = "none";
defparam \rd1[22]~I .oe_power_up = "low";
defparam \rd1[22]~I .oe_register_mode = "none";
defparam \rd1[22]~I .oe_sync_reset = "none";
defparam \rd1[22]~I .operation_mode = "output";
defparam \rd1[22]~I .output_async_reset = "none";
defparam \rd1[22]~I .output_power_up = "low";
defparam \rd1[22]~I .output_register_mode = "none";
defparam \rd1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_208,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[23]~I (
	.datain(\Mux8~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[23]));
// synopsys translate_off
defparam \rd1[23]~I .input_async_reset = "none";
defparam \rd1[23]~I .input_power_up = "low";
defparam \rd1[23]~I .input_register_mode = "none";
defparam \rd1[23]~I .input_sync_reset = "none";
defparam \rd1[23]~I .oe_async_reset = "none";
defparam \rd1[23]~I .oe_power_up = "low";
defparam \rd1[23]~I .oe_register_mode = "none";
defparam \rd1[23]~I .oe_sync_reset = "none";
defparam \rd1[23]~I .operation_mode = "output";
defparam \rd1[23]~I .output_async_reset = "none";
defparam \rd1[23]~I .output_power_up = "low";
defparam \rd1[23]~I .output_register_mode = "none";
defparam \rd1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_220,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[24]~I (
	.datain(\Mux7~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[24]));
// synopsys translate_off
defparam \rd1[24]~I .input_async_reset = "none";
defparam \rd1[24]~I .input_power_up = "low";
defparam \rd1[24]~I .input_register_mode = "none";
defparam \rd1[24]~I .input_sync_reset = "none";
defparam \rd1[24]~I .oe_async_reset = "none";
defparam \rd1[24]~I .oe_power_up = "low";
defparam \rd1[24]~I .oe_register_mode = "none";
defparam \rd1[24]~I .oe_sync_reset = "none";
defparam \rd1[24]~I .operation_mode = "output";
defparam \rd1[24]~I .output_async_reset = "none";
defparam \rd1[24]~I .output_power_up = "low";
defparam \rd1[24]~I .output_register_mode = "none";
defparam \rd1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[25]~I (
	.datain(\Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[25]));
// synopsys translate_off
defparam \rd1[25]~I .input_async_reset = "none";
defparam \rd1[25]~I .input_power_up = "low";
defparam \rd1[25]~I .input_register_mode = "none";
defparam \rd1[25]~I .input_sync_reset = "none";
defparam \rd1[25]~I .oe_async_reset = "none";
defparam \rd1[25]~I .oe_power_up = "low";
defparam \rd1[25]~I .oe_register_mode = "none";
defparam \rd1[25]~I .oe_sync_reset = "none";
defparam \rd1[25]~I .operation_mode = "output";
defparam \rd1[25]~I .output_async_reset = "none";
defparam \rd1[25]~I .output_power_up = "low";
defparam \rd1[25]~I .output_register_mode = "none";
defparam \rd1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_217,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[26]~I (
	.datain(\Mux5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[26]));
// synopsys translate_off
defparam \rd1[26]~I .input_async_reset = "none";
defparam \rd1[26]~I .input_power_up = "low";
defparam \rd1[26]~I .input_register_mode = "none";
defparam \rd1[26]~I .input_sync_reset = "none";
defparam \rd1[26]~I .oe_async_reset = "none";
defparam \rd1[26]~I .oe_power_up = "low";
defparam \rd1[26]~I .oe_register_mode = "none";
defparam \rd1[26]~I .oe_sync_reset = "none";
defparam \rd1[26]~I .operation_mode = "output";
defparam \rd1[26]~I .output_async_reset = "none";
defparam \rd1[26]~I .output_power_up = "low";
defparam \rd1[26]~I .output_register_mode = "none";
defparam \rd1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[27]~I (
	.datain(\Mux4~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[27]));
// synopsys translate_off
defparam \rd1[27]~I .input_async_reset = "none";
defparam \rd1[27]~I .input_power_up = "low";
defparam \rd1[27]~I .input_register_mode = "none";
defparam \rd1[27]~I .input_sync_reset = "none";
defparam \rd1[27]~I .oe_async_reset = "none";
defparam \rd1[27]~I .oe_power_up = "low";
defparam \rd1[27]~I .oe_register_mode = "none";
defparam \rd1[27]~I .oe_sync_reset = "none";
defparam \rd1[27]~I .operation_mode = "output";
defparam \rd1[27]~I .output_async_reset = "none";
defparam \rd1[27]~I .output_power_up = "low";
defparam \rd1[27]~I .output_register_mode = "none";
defparam \rd1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_227,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[28]~I (
	.datain(\Mux3~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[28]));
// synopsys translate_off
defparam \rd1[28]~I .input_async_reset = "none";
defparam \rd1[28]~I .input_power_up = "low";
defparam \rd1[28]~I .input_register_mode = "none";
defparam \rd1[28]~I .input_sync_reset = "none";
defparam \rd1[28]~I .oe_async_reset = "none";
defparam \rd1[28]~I .oe_power_up = "low";
defparam \rd1[28]~I .oe_register_mode = "none";
defparam \rd1[28]~I .oe_sync_reset = "none";
defparam \rd1[28]~I .operation_mode = "output";
defparam \rd1[28]~I .output_async_reset = "none";
defparam \rd1[28]~I .output_power_up = "low";
defparam \rd1[28]~I .output_register_mode = "none";
defparam \rd1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_203,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[29]~I (
	.datain(\Mux2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[29]));
// synopsys translate_off
defparam \rd1[29]~I .input_async_reset = "none";
defparam \rd1[29]~I .input_power_up = "low";
defparam \rd1[29]~I .input_register_mode = "none";
defparam \rd1[29]~I .input_sync_reset = "none";
defparam \rd1[29]~I .oe_async_reset = "none";
defparam \rd1[29]~I .oe_power_up = "low";
defparam \rd1[29]~I .oe_register_mode = "none";
defparam \rd1[29]~I .oe_sync_reset = "none";
defparam \rd1[29]~I .operation_mode = "output";
defparam \rd1[29]~I .output_async_reset = "none";
defparam \rd1[29]~I .output_power_up = "low";
defparam \rd1[29]~I .output_register_mode = "none";
defparam \rd1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[30]~I (
	.datain(\Mux1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[30]));
// synopsys translate_off
defparam \rd1[30]~I .input_async_reset = "none";
defparam \rd1[30]~I .input_power_up = "low";
defparam \rd1[30]~I .input_register_mode = "none";
defparam \rd1[30]~I .input_sync_reset = "none";
defparam \rd1[30]~I .oe_async_reset = "none";
defparam \rd1[30]~I .oe_power_up = "low";
defparam \rd1[30]~I .oe_register_mode = "none";
defparam \rd1[30]~I .oe_sync_reset = "none";
defparam \rd1[30]~I .operation_mode = "output";
defparam \rd1[30]~I .output_async_reset = "none";
defparam \rd1[30]~I .output_power_up = "low";
defparam \rd1[30]~I .output_register_mode = "none";
defparam \rd1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd1[31]~I (
	.datain(\Mux0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd1[31]));
// synopsys translate_off
defparam \rd1[31]~I .input_async_reset = "none";
defparam \rd1[31]~I .input_power_up = "low";
defparam \rd1[31]~I .input_register_mode = "none";
defparam \rd1[31]~I .input_sync_reset = "none";
defparam \rd1[31]~I .oe_async_reset = "none";
defparam \rd1[31]~I .oe_power_up = "low";
defparam \rd1[31]~I .oe_register_mode = "none";
defparam \rd1[31]~I .oe_sync_reset = "none";
defparam \rd1[31]~I .operation_mode = "output";
defparam \rd1[31]~I .output_async_reset = "none";
defparam \rd1[31]~I .output_power_up = "low";
defparam \rd1[31]~I .output_register_mode = "none";
defparam \rd1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_194,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[0]~I (
	.datain(\Mux63~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[0]));
// synopsys translate_off
defparam \rd2[0]~I .input_async_reset = "none";
defparam \rd2[0]~I .input_power_up = "low";
defparam \rd2[0]~I .input_register_mode = "none";
defparam \rd2[0]~I .input_sync_reset = "none";
defparam \rd2[0]~I .oe_async_reset = "none";
defparam \rd2[0]~I .oe_power_up = "low";
defparam \rd2[0]~I .oe_register_mode = "none";
defparam \rd2[0]~I .oe_sync_reset = "none";
defparam \rd2[0]~I .operation_mode = "output";
defparam \rd2[0]~I .output_async_reset = "none";
defparam \rd2[0]~I .output_power_up = "low";
defparam \rd2[0]~I .output_register_mode = "none";
defparam \rd2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[1]~I (
	.datain(\Mux62~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[1]));
// synopsys translate_off
defparam \rd2[1]~I .input_async_reset = "none";
defparam \rd2[1]~I .input_power_up = "low";
defparam \rd2[1]~I .input_register_mode = "none";
defparam \rd2[1]~I .input_sync_reset = "none";
defparam \rd2[1]~I .oe_async_reset = "none";
defparam \rd2[1]~I .oe_power_up = "low";
defparam \rd2[1]~I .oe_register_mode = "none";
defparam \rd2[1]~I .oe_sync_reset = "none";
defparam \rd2[1]~I .operation_mode = "output";
defparam \rd2[1]~I .output_async_reset = "none";
defparam \rd2[1]~I .output_power_up = "low";
defparam \rd2[1]~I .output_register_mode = "none";
defparam \rd2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[2]~I (
	.datain(\Mux61~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[2]));
// synopsys translate_off
defparam \rd2[2]~I .input_async_reset = "none";
defparam \rd2[2]~I .input_power_up = "low";
defparam \rd2[2]~I .input_register_mode = "none";
defparam \rd2[2]~I .input_sync_reset = "none";
defparam \rd2[2]~I .oe_async_reset = "none";
defparam \rd2[2]~I .oe_power_up = "low";
defparam \rd2[2]~I .oe_register_mode = "none";
defparam \rd2[2]~I .oe_sync_reset = "none";
defparam \rd2[2]~I .operation_mode = "output";
defparam \rd2[2]~I .output_async_reset = "none";
defparam \rd2[2]~I .output_power_up = "low";
defparam \rd2[2]~I .output_register_mode = "none";
defparam \rd2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[3]~I (
	.datain(\Mux60~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[3]));
// synopsys translate_off
defparam \rd2[3]~I .input_async_reset = "none";
defparam \rd2[3]~I .input_power_up = "low";
defparam \rd2[3]~I .input_register_mode = "none";
defparam \rd2[3]~I .input_sync_reset = "none";
defparam \rd2[3]~I .oe_async_reset = "none";
defparam \rd2[3]~I .oe_power_up = "low";
defparam \rd2[3]~I .oe_register_mode = "none";
defparam \rd2[3]~I .oe_sync_reset = "none";
defparam \rd2[3]~I .operation_mode = "output";
defparam \rd2[3]~I .output_async_reset = "none";
defparam \rd2[3]~I .output_power_up = "low";
defparam \rd2[3]~I .output_register_mode = "none";
defparam \rd2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_181,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[4]~I (
	.datain(\Mux59~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[4]));
// synopsys translate_off
defparam \rd2[4]~I .input_async_reset = "none";
defparam \rd2[4]~I .input_power_up = "low";
defparam \rd2[4]~I .input_register_mode = "none";
defparam \rd2[4]~I .input_sync_reset = "none";
defparam \rd2[4]~I .oe_async_reset = "none";
defparam \rd2[4]~I .oe_power_up = "low";
defparam \rd2[4]~I .oe_register_mode = "none";
defparam \rd2[4]~I .oe_sync_reset = "none";
defparam \rd2[4]~I .operation_mode = "output";
defparam \rd2[4]~I .output_async_reset = "none";
defparam \rd2[4]~I .output_power_up = "low";
defparam \rd2[4]~I .output_register_mode = "none";
defparam \rd2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_224,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[5]~I (
	.datain(\Mux58~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[5]));
// synopsys translate_off
defparam \rd2[5]~I .input_async_reset = "none";
defparam \rd2[5]~I .input_power_up = "low";
defparam \rd2[5]~I .input_register_mode = "none";
defparam \rd2[5]~I .input_sync_reset = "none";
defparam \rd2[5]~I .oe_async_reset = "none";
defparam \rd2[5]~I .oe_power_up = "low";
defparam \rd2[5]~I .oe_register_mode = "none";
defparam \rd2[5]~I .oe_sync_reset = "none";
defparam \rd2[5]~I .operation_mode = "output";
defparam \rd2[5]~I .output_async_reset = "none";
defparam \rd2[5]~I .output_power_up = "low";
defparam \rd2[5]~I .output_register_mode = "none";
defparam \rd2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[6]~I (
	.datain(\Mux57~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[6]));
// synopsys translate_off
defparam \rd2[6]~I .input_async_reset = "none";
defparam \rd2[6]~I .input_power_up = "low";
defparam \rd2[6]~I .input_register_mode = "none";
defparam \rd2[6]~I .input_sync_reset = "none";
defparam \rd2[6]~I .oe_async_reset = "none";
defparam \rd2[6]~I .oe_power_up = "low";
defparam \rd2[6]~I .oe_register_mode = "none";
defparam \rd2[6]~I .oe_sync_reset = "none";
defparam \rd2[6]~I .operation_mode = "output";
defparam \rd2[6]~I .output_async_reset = "none";
defparam \rd2[6]~I .output_power_up = "low";
defparam \rd2[6]~I .output_register_mode = "none";
defparam \rd2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_193,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[7]~I (
	.datain(\Mux56~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[7]));
// synopsys translate_off
defparam \rd2[7]~I .input_async_reset = "none";
defparam \rd2[7]~I .input_power_up = "low";
defparam \rd2[7]~I .input_register_mode = "none";
defparam \rd2[7]~I .input_sync_reset = "none";
defparam \rd2[7]~I .oe_async_reset = "none";
defparam \rd2[7]~I .oe_power_up = "low";
defparam \rd2[7]~I .oe_register_mode = "none";
defparam \rd2[7]~I .oe_sync_reset = "none";
defparam \rd2[7]~I .operation_mode = "output";
defparam \rd2[7]~I .output_async_reset = "none";
defparam \rd2[7]~I .output_power_up = "low";
defparam \rd2[7]~I .output_register_mode = "none";
defparam \rd2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[8]~I (
	.datain(\Mux55~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[8]));
// synopsys translate_off
defparam \rd2[8]~I .input_async_reset = "none";
defparam \rd2[8]~I .input_power_up = "low";
defparam \rd2[8]~I .input_register_mode = "none";
defparam \rd2[8]~I .input_sync_reset = "none";
defparam \rd2[8]~I .oe_async_reset = "none";
defparam \rd2[8]~I .oe_power_up = "low";
defparam \rd2[8]~I .oe_register_mode = "none";
defparam \rd2[8]~I .oe_sync_reset = "none";
defparam \rd2[8]~I .operation_mode = "output";
defparam \rd2[8]~I .output_async_reset = "none";
defparam \rd2[8]~I .output_power_up = "low";
defparam \rd2[8]~I .output_register_mode = "none";
defparam \rd2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_222,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[9]~I (
	.datain(\Mux54~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[9]));
// synopsys translate_off
defparam \rd2[9]~I .input_async_reset = "none";
defparam \rd2[9]~I .input_power_up = "low";
defparam \rd2[9]~I .input_register_mode = "none";
defparam \rd2[9]~I .input_sync_reset = "none";
defparam \rd2[9]~I .oe_async_reset = "none";
defparam \rd2[9]~I .oe_power_up = "low";
defparam \rd2[9]~I .oe_register_mode = "none";
defparam \rd2[9]~I .oe_sync_reset = "none";
defparam \rd2[9]~I .operation_mode = "output";
defparam \rd2[9]~I .output_async_reset = "none";
defparam \rd2[9]~I .output_power_up = "low";
defparam \rd2[9]~I .output_register_mode = "none";
defparam \rd2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[10]~I (
	.datain(\Mux53~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[10]));
// synopsys translate_off
defparam \rd2[10]~I .input_async_reset = "none";
defparam \rd2[10]~I .input_power_up = "low";
defparam \rd2[10]~I .input_register_mode = "none";
defparam \rd2[10]~I .input_sync_reset = "none";
defparam \rd2[10]~I .oe_async_reset = "none";
defparam \rd2[10]~I .oe_power_up = "low";
defparam \rd2[10]~I .oe_register_mode = "none";
defparam \rd2[10]~I .oe_sync_reset = "none";
defparam \rd2[10]~I .operation_mode = "output";
defparam \rd2[10]~I .output_async_reset = "none";
defparam \rd2[10]~I .output_power_up = "low";
defparam \rd2[10]~I .output_register_mode = "none";
defparam \rd2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[11]~I (
	.datain(\Mux52~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[11]));
// synopsys translate_off
defparam \rd2[11]~I .input_async_reset = "none";
defparam \rd2[11]~I .input_power_up = "low";
defparam \rd2[11]~I .input_register_mode = "none";
defparam \rd2[11]~I .input_sync_reset = "none";
defparam \rd2[11]~I .oe_async_reset = "none";
defparam \rd2[11]~I .oe_power_up = "low";
defparam \rd2[11]~I .oe_register_mode = "none";
defparam \rd2[11]~I .oe_sync_reset = "none";
defparam \rd2[11]~I .operation_mode = "output";
defparam \rd2[11]~I .output_async_reset = "none";
defparam \rd2[11]~I .output_power_up = "low";
defparam \rd2[11]~I .output_register_mode = "none";
defparam \rd2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[12]~I (
	.datain(\Mux51~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[12]));
// synopsys translate_off
defparam \rd2[12]~I .input_async_reset = "none";
defparam \rd2[12]~I .input_power_up = "low";
defparam \rd2[12]~I .input_register_mode = "none";
defparam \rd2[12]~I .input_sync_reset = "none";
defparam \rd2[12]~I .oe_async_reset = "none";
defparam \rd2[12]~I .oe_power_up = "low";
defparam \rd2[12]~I .oe_register_mode = "none";
defparam \rd2[12]~I .oe_sync_reset = "none";
defparam \rd2[12]~I .operation_mode = "output";
defparam \rd2[12]~I .output_async_reset = "none";
defparam \rd2[12]~I .output_power_up = "low";
defparam \rd2[12]~I .output_register_mode = "none";
defparam \rd2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[13]~I (
	.datain(\Mux50~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[13]));
// synopsys translate_off
defparam \rd2[13]~I .input_async_reset = "none";
defparam \rd2[13]~I .input_power_up = "low";
defparam \rd2[13]~I .input_register_mode = "none";
defparam \rd2[13]~I .input_sync_reset = "none";
defparam \rd2[13]~I .oe_async_reset = "none";
defparam \rd2[13]~I .oe_power_up = "low";
defparam \rd2[13]~I .oe_register_mode = "none";
defparam \rd2[13]~I .oe_sync_reset = "none";
defparam \rd2[13]~I .operation_mode = "output";
defparam \rd2[13]~I .output_async_reset = "none";
defparam \rd2[13]~I .output_power_up = "low";
defparam \rd2[13]~I .output_register_mode = "none";
defparam \rd2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[14]~I (
	.datain(\Mux49~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[14]));
// synopsys translate_off
defparam \rd2[14]~I .input_async_reset = "none";
defparam \rd2[14]~I .input_power_up = "low";
defparam \rd2[14]~I .input_register_mode = "none";
defparam \rd2[14]~I .input_sync_reset = "none";
defparam \rd2[14]~I .oe_async_reset = "none";
defparam \rd2[14]~I .oe_power_up = "low";
defparam \rd2[14]~I .oe_register_mode = "none";
defparam \rd2[14]~I .oe_sync_reset = "none";
defparam \rd2[14]~I .operation_mode = "output";
defparam \rd2[14]~I .output_async_reset = "none";
defparam \rd2[14]~I .output_power_up = "low";
defparam \rd2[14]~I .output_register_mode = "none";
defparam \rd2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_213,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[15]~I (
	.datain(\Mux48~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[15]));
// synopsys translate_off
defparam \rd2[15]~I .input_async_reset = "none";
defparam \rd2[15]~I .input_power_up = "low";
defparam \rd2[15]~I .input_register_mode = "none";
defparam \rd2[15]~I .input_sync_reset = "none";
defparam \rd2[15]~I .oe_async_reset = "none";
defparam \rd2[15]~I .oe_power_up = "low";
defparam \rd2[15]~I .oe_register_mode = "none";
defparam \rd2[15]~I .oe_sync_reset = "none";
defparam \rd2[15]~I .operation_mode = "output";
defparam \rd2[15]~I .output_async_reset = "none";
defparam \rd2[15]~I .output_power_up = "low";
defparam \rd2[15]~I .output_register_mode = "none";
defparam \rd2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[16]~I (
	.datain(\Mux47~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[16]));
// synopsys translate_off
defparam \rd2[16]~I .input_async_reset = "none";
defparam \rd2[16]~I .input_power_up = "low";
defparam \rd2[16]~I .input_register_mode = "none";
defparam \rd2[16]~I .input_sync_reset = "none";
defparam \rd2[16]~I .oe_async_reset = "none";
defparam \rd2[16]~I .oe_power_up = "low";
defparam \rd2[16]~I .oe_register_mode = "none";
defparam \rd2[16]~I .oe_sync_reset = "none";
defparam \rd2[16]~I .operation_mode = "output";
defparam \rd2[16]~I .output_async_reset = "none";
defparam \rd2[16]~I .output_power_up = "low";
defparam \rd2[16]~I .output_register_mode = "none";
defparam \rd2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_183,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[17]~I (
	.datain(\Mux46~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[17]));
// synopsys translate_off
defparam \rd2[17]~I .input_async_reset = "none";
defparam \rd2[17]~I .input_power_up = "low";
defparam \rd2[17]~I .input_register_mode = "none";
defparam \rd2[17]~I .input_sync_reset = "none";
defparam \rd2[17]~I .oe_async_reset = "none";
defparam \rd2[17]~I .oe_power_up = "low";
defparam \rd2[17]~I .oe_register_mode = "none";
defparam \rd2[17]~I .oe_sync_reset = "none";
defparam \rd2[17]~I .operation_mode = "output";
defparam \rd2[17]~I .output_async_reset = "none";
defparam \rd2[17]~I .output_power_up = "low";
defparam \rd2[17]~I .output_register_mode = "none";
defparam \rd2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_180,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[18]~I (
	.datain(\Mux45~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[18]));
// synopsys translate_off
defparam \rd2[18]~I .input_async_reset = "none";
defparam \rd2[18]~I .input_power_up = "low";
defparam \rd2[18]~I .input_register_mode = "none";
defparam \rd2[18]~I .input_sync_reset = "none";
defparam \rd2[18]~I .oe_async_reset = "none";
defparam \rd2[18]~I .oe_power_up = "low";
defparam \rd2[18]~I .oe_register_mode = "none";
defparam \rd2[18]~I .oe_sync_reset = "none";
defparam \rd2[18]~I .operation_mode = "output";
defparam \rd2[18]~I .output_async_reset = "none";
defparam \rd2[18]~I .output_power_up = "low";
defparam \rd2[18]~I .output_register_mode = "none";
defparam \rd2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_178,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[19]~I (
	.datain(\Mux44~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[19]));
// synopsys translate_off
defparam \rd2[19]~I .input_async_reset = "none";
defparam \rd2[19]~I .input_power_up = "low";
defparam \rd2[19]~I .input_register_mode = "none";
defparam \rd2[19]~I .input_sync_reset = "none";
defparam \rd2[19]~I .oe_async_reset = "none";
defparam \rd2[19]~I .oe_power_up = "low";
defparam \rd2[19]~I .oe_register_mode = "none";
defparam \rd2[19]~I .oe_sync_reset = "none";
defparam \rd2[19]~I .operation_mode = "output";
defparam \rd2[19]~I .output_async_reset = "none";
defparam \rd2[19]~I .output_power_up = "low";
defparam \rd2[19]~I .output_register_mode = "none";
defparam \rd2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[20]~I (
	.datain(\Mux43~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[20]));
// synopsys translate_off
defparam \rd2[20]~I .input_async_reset = "none";
defparam \rd2[20]~I .input_power_up = "low";
defparam \rd2[20]~I .input_register_mode = "none";
defparam \rd2[20]~I .input_sync_reset = "none";
defparam \rd2[20]~I .oe_async_reset = "none";
defparam \rd2[20]~I .oe_power_up = "low";
defparam \rd2[20]~I .oe_register_mode = "none";
defparam \rd2[20]~I .oe_sync_reset = "none";
defparam \rd2[20]~I .operation_mode = "output";
defparam \rd2[20]~I .output_async_reset = "none";
defparam \rd2[20]~I .output_power_up = "low";
defparam \rd2[20]~I .output_register_mode = "none";
defparam \rd2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[21]~I (
	.datain(\Mux42~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[21]));
// synopsys translate_off
defparam \rd2[21]~I .input_async_reset = "none";
defparam \rd2[21]~I .input_power_up = "low";
defparam \rd2[21]~I .input_register_mode = "none";
defparam \rd2[21]~I .input_sync_reset = "none";
defparam \rd2[21]~I .oe_async_reset = "none";
defparam \rd2[21]~I .oe_power_up = "low";
defparam \rd2[21]~I .oe_register_mode = "none";
defparam \rd2[21]~I .oe_sync_reset = "none";
defparam \rd2[21]~I .operation_mode = "output";
defparam \rd2[21]~I .output_async_reset = "none";
defparam \rd2[21]~I .output_power_up = "low";
defparam \rd2[21]~I .output_register_mode = "none";
defparam \rd2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_206,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[22]~I (
	.datain(\Mux41~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[22]));
// synopsys translate_off
defparam \rd2[22]~I .input_async_reset = "none";
defparam \rd2[22]~I .input_power_up = "low";
defparam \rd2[22]~I .input_register_mode = "none";
defparam \rd2[22]~I .input_sync_reset = "none";
defparam \rd2[22]~I .oe_async_reset = "none";
defparam \rd2[22]~I .oe_power_up = "low";
defparam \rd2[22]~I .oe_register_mode = "none";
defparam \rd2[22]~I .oe_sync_reset = "none";
defparam \rd2[22]~I .operation_mode = "output";
defparam \rd2[22]~I .output_async_reset = "none";
defparam \rd2[22]~I .output_power_up = "low";
defparam \rd2[22]~I .output_register_mode = "none";
defparam \rd2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[23]~I (
	.datain(\Mux40~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[23]));
// synopsys translate_off
defparam \rd2[23]~I .input_async_reset = "none";
defparam \rd2[23]~I .input_power_up = "low";
defparam \rd2[23]~I .input_register_mode = "none";
defparam \rd2[23]~I .input_sync_reset = "none";
defparam \rd2[23]~I .oe_async_reset = "none";
defparam \rd2[23]~I .oe_power_up = "low";
defparam \rd2[23]~I .oe_register_mode = "none";
defparam \rd2[23]~I .oe_sync_reset = "none";
defparam \rd2[23]~I .operation_mode = "output";
defparam \rd2[23]~I .output_async_reset = "none";
defparam \rd2[23]~I .output_power_up = "low";
defparam \rd2[23]~I .output_register_mode = "none";
defparam \rd2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[24]~I (
	.datain(\Mux39~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[24]));
// synopsys translate_off
defparam \rd2[24]~I .input_async_reset = "none";
defparam \rd2[24]~I .input_power_up = "low";
defparam \rd2[24]~I .input_register_mode = "none";
defparam \rd2[24]~I .input_sync_reset = "none";
defparam \rd2[24]~I .oe_async_reset = "none";
defparam \rd2[24]~I .oe_power_up = "low";
defparam \rd2[24]~I .oe_register_mode = "none";
defparam \rd2[24]~I .oe_sync_reset = "none";
defparam \rd2[24]~I .operation_mode = "output";
defparam \rd2[24]~I .output_async_reset = "none";
defparam \rd2[24]~I .output_power_up = "low";
defparam \rd2[24]~I .output_register_mode = "none";
defparam \rd2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[25]~I (
	.datain(\Mux38~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[25]));
// synopsys translate_off
defparam \rd2[25]~I .input_async_reset = "none";
defparam \rd2[25]~I .input_power_up = "low";
defparam \rd2[25]~I .input_register_mode = "none";
defparam \rd2[25]~I .input_sync_reset = "none";
defparam \rd2[25]~I .oe_async_reset = "none";
defparam \rd2[25]~I .oe_power_up = "low";
defparam \rd2[25]~I .oe_register_mode = "none";
defparam \rd2[25]~I .oe_sync_reset = "none";
defparam \rd2[25]~I .operation_mode = "output";
defparam \rd2[25]~I .output_async_reset = "none";
defparam \rd2[25]~I .output_power_up = "low";
defparam \rd2[25]~I .output_register_mode = "none";
defparam \rd2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[26]~I (
	.datain(\Mux37~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[26]));
// synopsys translate_off
defparam \rd2[26]~I .input_async_reset = "none";
defparam \rd2[26]~I .input_power_up = "low";
defparam \rd2[26]~I .input_register_mode = "none";
defparam \rd2[26]~I .input_sync_reset = "none";
defparam \rd2[26]~I .oe_async_reset = "none";
defparam \rd2[26]~I .oe_power_up = "low";
defparam \rd2[26]~I .oe_register_mode = "none";
defparam \rd2[26]~I .oe_sync_reset = "none";
defparam \rd2[26]~I .operation_mode = "output";
defparam \rd2[26]~I .output_async_reset = "none";
defparam \rd2[26]~I .output_power_up = "low";
defparam \rd2[26]~I .output_register_mode = "none";
defparam \rd2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_218,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[27]~I (
	.datain(\Mux36~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[27]));
// synopsys translate_off
defparam \rd2[27]~I .input_async_reset = "none";
defparam \rd2[27]~I .input_power_up = "low";
defparam \rd2[27]~I .input_register_mode = "none";
defparam \rd2[27]~I .input_sync_reset = "none";
defparam \rd2[27]~I .oe_async_reset = "none";
defparam \rd2[27]~I .oe_power_up = "low";
defparam \rd2[27]~I .oe_register_mode = "none";
defparam \rd2[27]~I .oe_sync_reset = "none";
defparam \rd2[27]~I .operation_mode = "output";
defparam \rd2[27]~I .output_async_reset = "none";
defparam \rd2[27]~I .output_power_up = "low";
defparam \rd2[27]~I .output_register_mode = "none";
defparam \rd2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[28]~I (
	.datain(\Mux35~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[28]));
// synopsys translate_off
defparam \rd2[28]~I .input_async_reset = "none";
defparam \rd2[28]~I .input_power_up = "low";
defparam \rd2[28]~I .input_register_mode = "none";
defparam \rd2[28]~I .input_sync_reset = "none";
defparam \rd2[28]~I .oe_async_reset = "none";
defparam \rd2[28]~I .oe_power_up = "low";
defparam \rd2[28]~I .oe_register_mode = "none";
defparam \rd2[28]~I .oe_sync_reset = "none";
defparam \rd2[28]~I .operation_mode = "output";
defparam \rd2[28]~I .output_async_reset = "none";
defparam \rd2[28]~I .output_power_up = "low";
defparam \rd2[28]~I .output_register_mode = "none";
defparam \rd2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[29]~I (
	.datain(\Mux34~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[29]));
// synopsys translate_off
defparam \rd2[29]~I .input_async_reset = "none";
defparam \rd2[29]~I .input_power_up = "low";
defparam \rd2[29]~I .input_register_mode = "none";
defparam \rd2[29]~I .input_sync_reset = "none";
defparam \rd2[29]~I .oe_async_reset = "none";
defparam \rd2[29]~I .oe_power_up = "low";
defparam \rd2[29]~I .oe_register_mode = "none";
defparam \rd2[29]~I .oe_sync_reset = "none";
defparam \rd2[29]~I .operation_mode = "output";
defparam \rd2[29]~I .output_async_reset = "none";
defparam \rd2[29]~I .output_power_up = "low";
defparam \rd2[29]~I .output_register_mode = "none";
defparam \rd2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[30]~I (
	.datain(\Mux33~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[30]));
// synopsys translate_off
defparam \rd2[30]~I .input_async_reset = "none";
defparam \rd2[30]~I .input_power_up = "low";
defparam \rd2[30]~I .input_register_mode = "none";
defparam \rd2[30]~I .input_sync_reset = "none";
defparam \rd2[30]~I .oe_async_reset = "none";
defparam \rd2[30]~I .oe_power_up = "low";
defparam \rd2[30]~I .oe_register_mode = "none";
defparam \rd2[30]~I .oe_sync_reset = "none";
defparam \rd2[30]~I .operation_mode = "output";
defparam \rd2[30]~I .output_async_reset = "none";
defparam \rd2[30]~I .output_power_up = "low";
defparam \rd2[30]~I .output_register_mode = "none";
defparam \rd2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd2[31]~I (
	.datain(\Mux32~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd2[31]));
// synopsys translate_off
defparam \rd2[31]~I .input_async_reset = "none";
defparam \rd2[31]~I .input_power_up = "low";
defparam \rd2[31]~I .input_register_mode = "none";
defparam \rd2[31]~I .input_sync_reset = "none";
defparam \rd2[31]~I .oe_async_reset = "none";
defparam \rd2[31]~I .oe_power_up = "low";
defparam \rd2[31]~I .oe_register_mode = "none";
defparam \rd2[31]~I .oe_sync_reset = "none";
defparam \rd2[31]~I .operation_mode = "output";
defparam \rd2[31]~I .output_async_reset = "none";
defparam \rd2[31]~I .output_power_up = "low";
defparam \rd2[31]~I .output_register_mode = "none";
defparam \rd2[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
