
SHL_Pod_SecondaryBMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000786c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  08007a40  08007a40  00017a40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800804c  0800804c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800804c  0800804c  0001804c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008054  08008054  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008054  08008054  00018054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008058  08008058  00018058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800805c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  200001dc  08008238  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08008238  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b65  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002381  00000000  00000000  00034d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  000370f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e58  00000000  00000000  00038018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002df9  00000000  00000000  00038e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000111c8  00000000  00000000  0003bc69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6610  00000000  00000000  0004ce31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00143441  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005204  00000000  00000000  00143494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007a24 	.word	0x08007a24

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007a24 	.word	0x08007a24

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <NMI_Handler>:
extern TIM_HandleTypeDef htim6;

/******************************************************************************/
/*           Cortex-M7 Processor Interruption and Exception Handlers          */
/******************************************************************************/
void NMI_Handler(void) {
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
	while(1) {}
 8000ee4:	e7fe      	b.n	8000ee4 <NMI_Handler+0x4>

08000ee6 <HardFault_Handler>:
}

void HardFault_Handler(void) {
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0
	while(1) {}
 8000eea:	e7fe      	b.n	8000eea <HardFault_Handler+0x4>

08000eec <MemManage_Handler>:
}

void MemManage_Handler(void) {
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
	while(1) {}
 8000ef0:	e7fe      	b.n	8000ef0 <MemManage_Handler+0x4>

08000ef2 <BusFault_Handler>:
}

void BusFault_Handler(void) {
 8000ef2:	b480      	push	{r7}
 8000ef4:	af00      	add	r7, sp, #0
	while(1) {}
 8000ef6:	e7fe      	b.n	8000ef6 <BusFault_Handler+0x4>

08000ef8 <UsageFault_Handler>:
}

void UsageFault_Handler(void) {
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
	while(1) {}
 8000efc:	e7fe      	b.n	8000efc <UsageFault_Handler+0x4>

08000efe <SVC_Handler>:
}

void SVC_Handler(void) {
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0

}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <DebugMon_Handler>:

void DebugMon_Handler(void) {
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0

}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <PendSV_Handler>:

void PendSV_Handler(void) {
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0

}
 8000f1e:	bf00      	nop
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <SysTick_Handler>:

void SysTick_Handler(void) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000f2c:	f000 fe16 	bl	8001b5c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000f30:	f001 fbd6 	bl	80026e0 <HAL_SYSTICK_IRQHandler>
}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <USART2_IRQHandler>:
/* STM32F7xx Peripheral Interrupt Handlers                                    */
/* Add here the Interrupt Handlers for the used peripherals.                  */
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/
void USART2_IRQHandler(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8000f3c:	4802      	ldr	r0, [pc, #8]	; (8000f48 <USART2_IRQHandler+0x10>)
 8000f3e:	f002 fec1 	bl	8003cc4 <HAL_UART_IRQHandler>
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200002d4 	.word	0x200002d4

08000f4c <CAN1_TX_IRQHandler>:

void CAN1_TX_IRQHandler(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan1);
 8000f50:	4802      	ldr	r0, [pc, #8]	; (8000f5c <CAN1_TX_IRQHandler+0x10>)
 8000f52:	f001 f890 	bl	8002076 <HAL_CAN_IRQHandler>
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000358 	.word	0x20000358

08000f60 <CAN1_RX0_IRQHandler>:

void CAN1_RX0_IRQHandler(void) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan1);
 8000f64:	4802      	ldr	r0, [pc, #8]	; (8000f70 <CAN1_RX0_IRQHandler+0x10>)
 8000f66:	f001 f886 	bl	8002076 <HAL_CAN_IRQHandler>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000358 	.word	0x20000358

08000f74 <CAN1_RX1_IRQHandler>:

void CAN1_RX1_IRQHandler(void) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan1);
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <CAN1_RX1_IRQHandler+0x10>)
 8000f7a:	f001 f87c 	bl	8002076 <HAL_CAN_IRQHandler>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000358 	.word	0x20000358

08000f88 <CAN1_SCE_IRQHandler>:

void CAN1_SCE_IRQHandler(void) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan1);
 8000f8c:	4802      	ldr	r0, [pc, #8]	; (8000f98 <CAN1_SCE_IRQHandler+0x10>)
 8000f8e:	f001 f872 	bl	8002076 <HAL_CAN_IRQHandler>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000358 	.word	0x20000358

08000f9c <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim6);
 8000fa0:	4802      	ldr	r0, [pc, #8]	; (8000fac <TIM6_DAC_IRQHandler+0x10>)
 8000fa2:	f002 fb9d 	bl	80036e0 <HAL_TIM_IRQHandler>
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000288 	.word	0x20000288

08000fb0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <EXTI15_10_IRQHandler+0x18>)
 8000fb6:	f002 fb1b 	bl	80035f0 <HAL_TIM_Base_Start_IT>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000fba:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fbe:	f001 fdf5 	bl	8002bac <HAL_GPIO_EXTI_IRQHandler>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000288 	.word	0x20000288

08000fcc <main>:
TIM_HandleTypeDef htim6;
CAN_RxHeaderTypeDef RxHeader;

uint8_t led_num = 0;

int main(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	/* Resets all peripherals, initializes the flash interface and Systick. */
	HAL_Init();
 8000fd0:	f000 fd87 	bl	8001ae2 <HAL_Init>

	/* Configure SYSCLK to 50MHZ */
	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50MHZ);
 8000fd4:	2032      	movs	r0, #50	; 0x32
 8000fd6:	f000 f80f 	bl	8000ff8 <SystemClock_Config_HSE>

	/* Initialize all configured peripherals */
	GPIO_Init();
 8000fda:	f000 f8b1 	bl	8001140 <GPIO_Init>
	UART_Init();
 8000fde:	f000 f91b 	bl	8001218 <UART_Init>
	TIM_Init();
 8000fe2:	f000 f973 	bl	80012cc <TIM_Init>
	CAN_Init(CANBITRATE_500KBIT_50MHZ);
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f000 f98c 	bl	8001304 <CAN_Init>
	CAN_Filter_Config();
 8000fec:	f000 f9ca 	bl	8001384 <CAN_Filter_Config>

	CAN_Begin();
 8000ff0:	f000 f9f6 	bl	80013e0 <CAN_Begin>

	//UART_Test_API();
	//CAN_Test_API();

  	while(1) {
 8000ff4:	e7fe      	b.n	8000ff4 <main+0x28>
	...

08000ff8 <SystemClock_Config_HSE>:
	//while(TinyBMS_CAN_ReadCalcSpeedDistanceLeftEstTimeLeft(&hcan1) != CMD_SUCCESS) {}
	//while(TinyBMS_CAN_ReadNodeID(&hcan1) != CMD_SUCCESS) {}
	//while(TinyBMS_CAN_WriteNodeID(&hcan1, nodeID) != CMD_SUCCESS) {}
}

void SystemClock_Config_HSE(uint8_t clock_freq) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b094      	sub	sp, #80	; 0x50
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init = {0};
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	2230      	movs	r2, #48	; 0x30
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f003 fdf8 	bl	8004c00 <memset>
	RCC_ClkInitTypeDef clk_init = {0};
 8001010:	f107 0308 	add.w	r3, r7, #8
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
	uint8_t flash_latency = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	//Using HSE to derive PLL
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001026:	2301      	movs	r3, #1
 8001028:	61fb      	str	r3, [r7, #28]
	osc_init.HSEState = RCC_HSE_ON;
 800102a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800102e:	623b      	str	r3, [r7, #32]
	osc_init.PLL.PLLState = RCC_PLL_ON;
 8001030:	2302      	movs	r3, #2
 8001032:	637b      	str	r3, [r7, #52]	; 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001034:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001038:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clock_freq) {
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b78      	cmp	r3, #120	; 0x78
 800103e:	d036      	beq.n	80010ae <SystemClock_Config_HSE+0xb6>
 8001040:	2b78      	cmp	r3, #120	; 0x78
 8001042:	dc77      	bgt.n	8001134 <SystemClock_Config_HSE+0x13c>
 8001044:	2b32      	cmp	r3, #50	; 0x32
 8001046:	d002      	beq.n	800104e <SystemClock_Config_HSE+0x56>
 8001048:	2b54      	cmp	r3, #84	; 0x54
 800104a:	d018      	beq.n	800107e <SystemClock_Config_HSE+0x86>
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
		flash_latency = 3;
		break;
	}
	default:
		return;
 800104c:	e072      	b.n	8001134 <SystemClock_Config_HSE+0x13c>
		osc_init.PLL.PLLM = 16;
 800104e:	2310      	movs	r3, #16
 8001050:	63fb      	str	r3, [r7, #60]	; 0x3c
		osc_init.PLL.PLLN = 100;
 8001052:	2364      	movs	r3, #100	; 0x64
 8001054:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8001056:	2302      	movs	r3, #2
 8001058:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLQ = 2;
 800105a:	2302      	movs	r3, #2
 800105c:	64bb      	str	r3, [r7, #72]	; 0x48
		clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800105e:	230f      	movs	r3, #15
 8001060:	60bb      	str	r3, [r7, #8]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001062:	2302      	movs	r3, #2
 8001064:	60fb      	str	r3, [r7, #12]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	613b      	str	r3, [r7, #16]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800106a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106e:	617b      	str	r3, [r7, #20]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8001070:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001074:	61bb      	str	r3, [r7, #24]
		flash_latency = 1;
 8001076:	2301      	movs	r3, #1
 8001078:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		break;
 800107c:	e02f      	b.n	80010de <SystemClock_Config_HSE+0xe6>
		osc_init.PLL.PLLM = 16;
 800107e:	2310      	movs	r3, #16
 8001080:	63fb      	str	r3, [r7, #60]	; 0x3c
		osc_init.PLL.PLLN = 168;
 8001082:	23a8      	movs	r3, #168	; 0xa8
 8001084:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8001086:	2302      	movs	r3, #2
 8001088:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLQ = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	64bb      	str	r3, [r7, #72]	; 0x48
		clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800108e:	230f      	movs	r3, #15
 8001090:	60bb      	str	r3, [r7, #8]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001092:	2302      	movs	r3, #2
 8001094:	60fb      	str	r3, [r7, #12]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800109a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109e:	617b      	str	r3, [r7, #20]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80010a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a4:	61bb      	str	r3, [r7, #24]
		flash_latency = 2;
 80010a6:	2302      	movs	r3, #2
 80010a8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		break;
 80010ac:	e017      	b.n	80010de <SystemClock_Config_HSE+0xe6>
		osc_init.PLL.PLLM = 16;
 80010ae:	2310      	movs	r3, #16
 80010b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		osc_init.PLL.PLLN = 240;
 80010b2:	23f0      	movs	r3, #240	; 0xf0
 80010b4:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLQ = 2;
 80010ba:	2302      	movs	r3, #2
 80010bc:	64bb      	str	r3, [r7, #72]	; 0x48
		clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80010be:	230f      	movs	r3, #15
 80010c0:	60bb      	str	r3, [r7, #8]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c2:	2302      	movs	r3, #2
 80010c4:	60fb      	str	r3, [r7, #12]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 80010ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010ce:	617b      	str	r3, [r7, #20]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80010d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d4:	61bb      	str	r3, [r7, #24]
		flash_latency = 3;
 80010d6:	2303      	movs	r3, #3
 80010d8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		break;
 80010dc:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) {
 80010de:	f107 031c 	add.w	r3, r7, #28
 80010e2:	4618      	mov	r0, r3
 80010e4:	f001 fd86 	bl	8002bf4 <HAL_RCC_OscConfig>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <SystemClock_Config_HSE+0xfa>
		Error_Handler();
 80010ee:	f000 fa87 	bl	8001600 <Error_Handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) {
 80010f2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80010f6:	f107 0308 	add.w	r3, r7, #8
 80010fa:	4611      	mov	r1, r2
 80010fc:	4618      	mov	r0, r3
 80010fe:	f002 f81d 	bl	800313c <HAL_RCC_ClockConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SystemClock_Config_HSE+0x114>
		Error_Handler();
 8001108:	f000 fa7a 	bl	8001600 <Error_Handler>
	}

	//Configure the SYSTICK timer interrupt frequency for every 1ms
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 800110c:	f002 f9e4 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 8001110:	4603      	mov	r3, r0
 8001112:	4a0a      	ldr	r2, [pc, #40]	; (800113c <SystemClock_Config_HSE+0x144>)
 8001114:	fba2 2303 	umull	r2, r3, r2, r3
 8001118:	099b      	lsrs	r3, r3, #6
 800111a:	4618      	mov	r0, r3
 800111c:	f001 fab7 	bl	800268e <HAL_SYSTICK_Config>
	//Configure SYSTICK
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001120:	2004      	movs	r0, #4
 8001122:	f001 fac1 	bl	80026a8 <HAL_SYSTICK_CLKSourceConfig>
	//SYSTICK IRQn interrupt configuration
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	f04f 30ff 	mov.w	r0, #4294967295
 800112e:	f001 fa84 	bl	800263a <HAL_NVIC_SetPriority>
 8001132:	e000      	b.n	8001136 <SystemClock_Config_HSE+0x13e>
		return;
 8001134:	bf00      	nop
}
 8001136:	3750      	adds	r7, #80	; 0x50
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	10624dd3 	.word	0x10624dd3

08001140 <GPIO_Init>:

void GPIO_Init(void) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b08a      	sub	sp, #40	; 0x28
 8001144:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4b2d      	ldr	r3, [pc, #180]	; (800120c <GPIO_Init+0xcc>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	4a2c      	ldr	r2, [pc, #176]	; (800120c <GPIO_Init+0xcc>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	6313      	str	r3, [r2, #48]	; 0x30
 8001162:	4b2a      	ldr	r3, [pc, #168]	; (800120c <GPIO_Init+0xcc>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800116e:	4b27      	ldr	r3, [pc, #156]	; (800120c <GPIO_Init+0xcc>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a26      	ldr	r2, [pc, #152]	; (800120c <GPIO_Init+0xcc>)
 8001174:	f043 0302 	orr.w	r3, r3, #2
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b24      	ldr	r3, [pc, #144]	; (800120c <GPIO_Init+0xcc>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	4b21      	ldr	r3, [pc, #132]	; (800120c <GPIO_Init+0xcc>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a20      	ldr	r2, [pc, #128]	; (800120c <GPIO_Init+0xcc>)
 800118c:	f043 0304 	orr.w	r3, r3, #4
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b1e      	ldr	r3, [pc, #120]	; (800120c <GPIO_Init+0xcc>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0304 	and.w	r3, r3, #4
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800119e:	4b1b      	ldr	r3, [pc, #108]	; (800120c <GPIO_Init+0xcc>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a1a      	ldr	r2, [pc, #104]	; (800120c <GPIO_Init+0xcc>)
 80011a4:	f043 0308 	orr.w	r3, r3, #8
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <GPIO_Init+0xcc>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
	//__HAL_RCC_GPIOH_CLK_ENABLE();

	/* Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, (LED1_Pin | LED2_Pin | LED3_Pin), GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	f244 0181 	movw	r1, #16513	; 0x4081
 80011bc:	4814      	ldr	r0, [pc, #80]	; (8001210 <GPIO_Init+0xd0>)
 80011be:	f001 fcdb 	bl	8002b78 <HAL_GPIO_WritePin>

	/* Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011c6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	480e      	ldr	r0, [pc, #56]	; (8001214 <GPIO_Init+0xd4>)
 80011da:	f001 fb21 	bl	8002820 <HAL_GPIO_Init>

	/* Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin */
	GPIO_InitStruct.Pin = (LED1_Pin | LED2_Pin | LED3_Pin);
 80011de:	f244 0381 	movw	r3, #16513	; 0x4081
 80011e2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	4806      	ldr	r0, [pc, #24]	; (8001210 <GPIO_Init+0xd0>)
 80011f8:	f001 fb12 	bl	8002820 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011fc:	2028      	movs	r0, #40	; 0x28
 80011fe:	f001 fa38 	bl	8002672 <HAL_NVIC_EnableIRQ>
}
 8001202:	bf00      	nop
 8001204:	3728      	adds	r7, #40	; 0x28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40020400 	.word	0x40020400
 8001214:	40020800 	.word	0x40020800

08001218 <UART_Init>:

void UART_Init(void) {
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	//USART2: PD5 PD6 for TinyBMS communication
	huart2.Instance = USART2;
 800121c:	4b27      	ldr	r3, [pc, #156]	; (80012bc <UART_Init+0xa4>)
 800121e:	4a28      	ldr	r2, [pc, #160]	; (80012c0 <UART_Init+0xa8>)
 8001220:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001222:	4b26      	ldr	r3, [pc, #152]	; (80012bc <UART_Init+0xa4>)
 8001224:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001228:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800122a:	4b24      	ldr	r3, [pc, #144]	; (80012bc <UART_Init+0xa4>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001230:	4b22      	ldr	r3, [pc, #136]	; (80012bc <UART_Init+0xa4>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001236:	4b21      	ldr	r3, [pc, #132]	; (80012bc <UART_Init+0xa4>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800123c:	4b1f      	ldr	r3, [pc, #124]	; (80012bc <UART_Init+0xa4>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001242:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <UART_Init+0xa4>)
 8001244:	220c      	movs	r2, #12
 8001246:	615a      	str	r2, [r3, #20]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001248:	4b1c      	ldr	r3, [pc, #112]	; (80012bc <UART_Init+0xa4>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800124e:	4b1b      	ldr	r3, [pc, #108]	; (80012bc <UART_Init+0xa4>)
 8001250:	2200      	movs	r2, #0
 8001252:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001254:	4b19      	ldr	r3, [pc, #100]	; (80012bc <UART_Init+0xa4>)
 8001256:	2200      	movs	r2, #0
 8001258:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_UART_Init(&huart2) != HAL_OK) {
 800125a:	4818      	ldr	r0, [pc, #96]	; (80012bc <UART_Init+0xa4>)
 800125c:	f002 fc50 	bl	8003b00 <HAL_UART_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <UART_Init+0x52>
		Error_Handler();
 8001266:	f000 f9cb 	bl	8001600 <Error_Handler>
	}

	//USART3: PD8 PD9 for ST-LINK debugging (printf ITM)
	huart3.Instance = USART3;
 800126a:	4b16      	ldr	r3, [pc, #88]	; (80012c4 <UART_Init+0xac>)
 800126c:	4a16      	ldr	r2, [pc, #88]	; (80012c8 <UART_Init+0xb0>)
 800126e:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001270:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <UART_Init+0xac>)
 8001272:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001276:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <UART_Init+0xac>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <UART_Init+0xac>)
 8001280:	2200      	movs	r2, #0
 8001282:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <UART_Init+0xac>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <UART_Init+0xac>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <UART_Init+0xac>)
 8001292:	220c      	movs	r2, #12
 8001294:	615a      	str	r2, [r3, #20]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001296:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <UART_Init+0xac>)
 8001298:	2200      	movs	r2, #0
 800129a:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129c:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <UART_Init+0xac>)
 800129e:	2200      	movs	r2, #0
 80012a0:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <UART_Init+0xac>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_UART_Init(&huart3) != HAL_OK) {
 80012a8:	4806      	ldr	r0, [pc, #24]	; (80012c4 <UART_Init+0xac>)
 80012aa:	f002 fc29 	bl	8003b00 <HAL_UART_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <UART_Init+0xa0>
		Error_Handler();
 80012b4:	f000 f9a4 	bl	8001600 <Error_Handler>
	}
}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200002d4 	.word	0x200002d4
 80012c0:	40004400 	.word	0x40004400
 80012c4:	20000204 	.word	0x20000204
 80012c8:	40004800 	.word	0x40004800

080012cc <TIM_Init>:

void TIM_Init(void) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
	//TIM6 - Basic Timer
	htim6.Instance = TIM6;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <TIM_Init+0x30>)
 80012d2:	4a0b      	ldr	r2, [pc, #44]	; (8001300 <TIM_Init+0x34>)
 80012d4:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 4999;
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <TIM_Init+0x30>)
 80012d8:	f241 3287 	movw	r2, #4999	; 0x1387
 80012dc:	605a      	str	r2, [r3, #4]
	htim6.Init.Period = 10000-1;
 80012de:	4b07      	ldr	r3, [pc, #28]	; (80012fc <TIM_Init+0x30>)
 80012e0:	f242 720f 	movw	r2, #9999	; 0x270f
 80012e4:	60da      	str	r2, [r3, #12]
	if(HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 80012e6:	4805      	ldr	r0, [pc, #20]	; (80012fc <TIM_Init+0x30>)
 80012e8:	f002 f92a 	bl	8003540 <HAL_TIM_Base_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <TIM_Init+0x2a>
		Error_Handler();
 80012f2:	f000 f985 	bl	8001600 <Error_Handler>
	}
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000288 	.word	0x20000288
 8001300:	40001000 	.word	0x40001000

08001304 <CAN_Init>:

void CAN_Init(uint8_t can_bitrate) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
	 *  	. TinyBMS CAN bitrate of 500kbit/s (cannot be changed by user)
	 *  . 3 Tx Mailboxes, 2 Rx FIFOs
	 *  . 28 Filter banks shared between CAN1 and CAN2 for dual CAN
	 *  . Max Bitrate of bxCAN is 1Mbit/s
	 * 	* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
	hcan1.Instance = CAN1;
 800130e:	4b1b      	ldr	r3, [pc, #108]	; (800137c <CAN_Init+0x78>)
 8001310:	4a1b      	ldr	r2, [pc, #108]	; (8001380 <CAN_Init+0x7c>)
 8001312:	601a      	str	r2, [r3, #0]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001314:	4b19      	ldr	r3, [pc, #100]	; (800137c <CAN_Init+0x78>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
	hcan1.Init.AutoBusOff = ENABLE;
 800131a:	4b18      	ldr	r3, [pc, #96]	; (800137c <CAN_Init+0x78>)
 800131c:	2201      	movs	r2, #1
 800131e:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoRetransmission = ENABLE;
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <CAN_Init+0x78>)
 8001322:	2201      	movs	r2, #1
 8001324:	76da      	strb	r2, [r3, #27]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001326:	4b15      	ldr	r3, [pc, #84]	; (800137c <CAN_Init+0x78>)
 8001328:	2200      	movs	r2, #0
 800132a:	769a      	strb	r2, [r3, #26]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 800132c:	4b13      	ldr	r3, [pc, #76]	; (800137c <CAN_Init+0x78>)
 800132e:	2200      	movs	r2, #0
 8001330:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8001332:	4b12      	ldr	r3, [pc, #72]	; (800137c <CAN_Init+0x78>)
 8001334:	2200      	movs	r2, #0
 8001336:	761a      	strb	r2, [r3, #24]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001338:	4b10      	ldr	r3, [pc, #64]	; (800137c <CAN_Init+0x78>)
 800133a:	2200      	movs	r2, #0
 800133c:	775a      	strb	r2, [r3, #29]

	/* Settings related to CAN bit timings (http://www.bittiming.can-wiki.info/) */
	switch(can_bitrate) {
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d10d      	bne.n	8001360 <CAN_Init+0x5c>
	*/
	/********* TinyBMS only supports 500kbit/s CAN speed *********/
	case CANBITRATE_500KBIT_50MHZ:
		/* ** 500kbit/s @ 50MHz SYSCLK ** */
		//prescaler = 5, num_TQ = 10, Seg1 = 8, Seg2 = 1, Sample point at 90.0, register CAN_BTR = 0x00070009
		hcan1.Init.Prescaler = 10;
 8001344:	4b0d      	ldr	r3, [pc, #52]	; (800137c <CAN_Init+0x78>)
 8001346:	220a      	movs	r2, #10
 8001348:	605a      	str	r2, [r3, #4]
		hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <CAN_Init+0x78>)
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]
		hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8001350:	4b0a      	ldr	r3, [pc, #40]	; (800137c <CAN_Init+0x78>)
 8001352:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001356:	611a      	str	r2, [r3, #16]
		hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001358:	4b08      	ldr	r3, [pc, #32]	; (800137c <CAN_Init+0x78>)
 800135a:	2200      	movs	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
		break;
 800135e:	e001      	b.n	8001364 <CAN_Init+0x60>
		hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
		hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
		break;
	*/
	default:
		Error_Handler();
 8001360:	f000 f94e 	bl	8001600 <Error_Handler>
	}
	if(HAL_CAN_Init(&hcan1) != HAL_OK) {
 8001364:	4805      	ldr	r0, [pc, #20]	; (800137c <CAN_Init+0x78>)
 8001366:	f000 fc19 	bl	8001b9c <HAL_CAN_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <CAN_Init+0x70>
		Error_Handler();
 8001370:	f000 f946 	bl	8001600 <Error_Handler>
	}
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000358 	.word	0x20000358
 8001380:	40006400 	.word	0x40006400

08001384 <CAN_Filter_Config>:

void CAN_Filter_Config(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	; 0x28
 8001388:	af00      	add	r7, sp, #0
	 *
	 * Note: Mask Mode can also be used to check:
	 * RTR = 0 (Data Frame)				IDE = 0 (11-bit STID)
	 * RTR = 1 (Remote Frame)			IDE = 1 (29-bit EXID)
	 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
	CAN_FilterTypeDef can1_filter_init = {0};
 800138a:	463b      	mov	r3, r7
 800138c:	2228      	movs	r2, #40	; 0x28
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f003 fc35 	bl	8004c00 <memset>

	//TinyBMS Default Node ID: 0x01 (hard-coded)
	//ID List Mode: Allows TinyBMS Request/Response messages from bus
	can1_filter_init.FilterActivation = ENABLE;
 8001396:	2301      	movs	r3, #1
 8001398:	623b      	str	r3, [r7, #32]
	can1_filter_init.FilterBank = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
	can1_filter_init.FilterFIFOAssignment = CAN_RX_FIFO0;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
	can1_filter_init.FilterIdHigh = 0x4020; 	//IDLIST "Request to TinyBMS"
 80013a2:	f244 0320 	movw	r3, #16416	; 0x4020
 80013a6:	603b      	str	r3, [r7, #0]
	can1_filter_init.FilterIdLow = 0x0000;
 80013a8:	2300      	movs	r3, #0
 80013aa:	607b      	str	r3, [r7, #4]
	can1_filter_init.FilterMaskIdHigh = 0x4820; //IDLIST "Response from TinyBMS"
 80013ac:	f644 0320 	movw	r3, #18464	; 0x4820
 80013b0:	60bb      	str	r3, [r7, #8]
	can1_filter_init.FilterMaskIdLow = 0x0000;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
	can1_filter_init.FilterMode = CAN_FILTERMODE_IDLIST; //ID List Mode
 80013b6:	2301      	movs	r3, #1
 80013b8:	61bb      	str	r3, [r7, #24]
	can1_filter_init.FilterScale = CAN_FILTERSCALE_32BIT;
 80013ba:	2301      	movs	r3, #1
 80013bc:	61fb      	str	r3, [r7, #28]
	if(HAL_CAN_ConfigFilter(&hcan1, &can1_filter_init) != HAL_OK) {
 80013be:	463b      	mov	r3, r7
 80013c0:	4619      	mov	r1, r3
 80013c2:	4806      	ldr	r0, [pc, #24]	; (80013dc <CAN_Filter_Config+0x58>)
 80013c4:	f000 fce6 	bl	8001d94 <HAL_CAN_ConfigFilter>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <CAN_Filter_Config+0x4e>
		Error_Handler();
 80013ce:	f000 f917 	bl	8001600 <Error_Handler>
	}
}
 80013d2:	bf00      	nop
 80013d4:	3728      	adds	r7, #40	; 0x28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000358 	.word	0x20000358

080013e0 <CAN_Begin>:

void CAN_Begin(void) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	//Activate Notifications (Interrupts) by setting CAN_IER bits
	if(HAL_CAN_ActivateNotification(&hcan1, (CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_BUSOFF)) != HAL_OK) {
 80013e4:	f240 4103 	movw	r1, #1027	; 0x403
 80013e8:	4808      	ldr	r0, [pc, #32]	; (800140c <CAN_Begin+0x2c>)
 80013ea:	f000 fdf7 	bl	8001fdc <HAL_CAN_ActivateNotification>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <CAN_Begin+0x18>
		Error_Handler();
 80013f4:	f000 f904 	bl	8001600 <Error_Handler>
	}

	//Start CAN
	if(HAL_CAN_Start(&hcan1) != HAL_OK) {
 80013f8:	4804      	ldr	r0, [pc, #16]	; (800140c <CAN_Begin+0x2c>)
 80013fa:	f000 fdab 	bl	8001f54 <HAL_CAN_Start>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <CAN_Begin+0x28>
		Error_Handler();
 8001404:	f000 f8fc 	bl	8001600 <Error_Handler>
	}
}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000358 	.word	0x20000358

08001410 <HAL_UART_TxCpltCallback>:
	default:
		break;
	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a04      	ldr	r2, [pc, #16]	; (8001430 <HAL_UART_TxCpltCallback+0x20>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d102      	bne.n	8001428 <HAL_UART_TxCpltCallback+0x18>
		printf("HAL_UART_TxCpltCallback USART2\r\n");
 8001422:	4804      	ldr	r0, [pc, #16]	; (8001434 <HAL_UART_TxCpltCallback+0x24>)
 8001424:	f004 f8cc 	bl	80055c0 <puts>
	}
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40004400 	.word	0x40004400
 8001434:	08007a40 	.word	0x08007a40

08001438 <HAL_UART_ErrorCallback>:
	if(huart->Instance == USART2) {
		printf("HAL_UART_RxCpltCallback USART2\r\n");
	}
}

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2) {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a04      	ldr	r2, [pc, #16]	; (8001458 <HAL_UART_ErrorCallback+0x20>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d102      	bne.n	8001450 <HAL_UART_ErrorCallback+0x18>
		printf("HAL_UART_ErrorCallback USART2\r\n");
 800144a:	4804      	ldr	r0, [pc, #16]	; (800145c <HAL_UART_ErrorCallback+0x24>)
 800144c:	f004 f8b8 	bl	80055c0 <puts>
	}
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40004400 	.word	0x40004400
 800145c:	08007a80 	.word	0x08007a80

08001460 <HAL_CAN_TxMailbox0CompleteCallback>:
	if(huart->Instance == USART2) {
		printf("HAL_UART_AbortCpltCallback USART2\r\n");
	}
}

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b090      	sub	sp, #64	; 0x40
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1) {
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a0e      	ldr	r2, [pc, #56]	; (80014a8 <HAL_CAN_TxMailbox0CompleteCallback+0x48>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d116      	bne.n	80014a0 <HAL_CAN_TxMailbox0CompleteCallback+0x40>
		char msg[50];
		printf("HAL_CAN_TxMailbox0CompleteCallback CAN1\r\n");
 8001472:	480e      	ldr	r0, [pc, #56]	; (80014ac <HAL_CAN_TxMailbox0CompleteCallback+0x4c>)
 8001474:	f004 f8a4 	bl	80055c0 <puts>
		sprintf(msg,"Message Transmitted:M0\r\n");
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	490c      	ldr	r1, [pc, #48]	; (80014b0 <HAL_CAN_TxMailbox0CompleteCallback+0x50>)
 800147e:	4618      	mov	r0, r3
 8001480:	f004 f8a6 	bl	80055d0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	4618      	mov	r0, r3
 800148a:	f7fe fec1 	bl	8000210 <strlen>
 800148e:	4603      	mov	r3, r0
 8001490:	b29a      	uxth	r2, r3
 8001492:	f107 010c 	add.w	r1, r7, #12
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <HAL_CAN_TxMailbox0CompleteCallback+0x54>)
 800149c:	f002 fb7e 	bl	8003b9c <HAL_UART_Transmit>
	}
}
 80014a0:	bf00      	nop
 80014a2:	3740      	adds	r7, #64	; 0x40
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40006400 	.word	0x40006400
 80014ac:	08007b1c 	.word	0x08007b1c
 80014b0:	08007b48 	.word	0x08007b48
 80014b4:	200002d4 	.word	0x200002d4

080014b8 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b090      	sub	sp, #64	; 0x40
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1) {
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a0e      	ldr	r2, [pc, #56]	; (8001500 <HAL_CAN_TxMailbox1CompleteCallback+0x48>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d116      	bne.n	80014f8 <HAL_CAN_TxMailbox1CompleteCallback+0x40>
		char msg[50];
		printf("HAL_CAN_TxMailbox1CompleteCallback CAN1\r\n");
 80014ca:	480e      	ldr	r0, [pc, #56]	; (8001504 <HAL_CAN_TxMailbox1CompleteCallback+0x4c>)
 80014cc:	f004 f878 	bl	80055c0 <puts>
		sprintf(msg,"Message Transmitted:M1\r\n");
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	490c      	ldr	r1, [pc, #48]	; (8001508 <HAL_CAN_TxMailbox1CompleteCallback+0x50>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f004 f87a 	bl	80055d0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fe95 	bl	8000210 <strlen>
 80014e6:	4603      	mov	r3, r0
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	f107 010c 	add.w	r1, r7, #12
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295
 80014f2:	4806      	ldr	r0, [pc, #24]	; (800150c <HAL_CAN_TxMailbox1CompleteCallback+0x54>)
 80014f4:	f002 fb52 	bl	8003b9c <HAL_UART_Transmit>
	}
}
 80014f8:	bf00      	nop
 80014fa:	3740      	adds	r7, #64	; 0x40
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40006400 	.word	0x40006400
 8001504:	08007b64 	.word	0x08007b64
 8001508:	08007b90 	.word	0x08007b90
 800150c:	200002d4 	.word	0x200002d4

08001510 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b090      	sub	sp, #64	; 0x40
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0e      	ldr	r2, [pc, #56]	; (8001558 <HAL_CAN_TxMailbox2CompleteCallback+0x48>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d116      	bne.n	8001550 <HAL_CAN_TxMailbox2CompleteCallback+0x40>
		char msg[50];
		printf("HAL_CAN_TxMailbox2CompleteCallback CAN1\r\n");
 8001522:	480e      	ldr	r0, [pc, #56]	; (800155c <HAL_CAN_TxMailbox2CompleteCallback+0x4c>)
 8001524:	f004 f84c 	bl	80055c0 <puts>
		sprintf(msg,"Message Transmitted:M2\r\n");
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	490c      	ldr	r1, [pc, #48]	; (8001560 <HAL_CAN_TxMailbox2CompleteCallback+0x50>)
 800152e:	4618      	mov	r0, r3
 8001530:	f004 f84e 	bl	80055d0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe fe69 	bl	8000210 <strlen>
 800153e:	4603      	mov	r3, r0
 8001540:	b29a      	uxth	r2, r3
 8001542:	f107 010c 	add.w	r1, r7, #12
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
 800154a:	4806      	ldr	r0, [pc, #24]	; (8001564 <HAL_CAN_TxMailbox2CompleteCallback+0x54>)
 800154c:	f002 fb26 	bl	8003b9c <HAL_UART_Transmit>
	}
}
 8001550:	bf00      	nop
 8001552:	3740      	adds	r7, #64	; 0x40
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40006400 	.word	0x40006400
 800155c:	08007bac 	.word	0x08007bac
 8001560:	08007bd8 	.word	0x08007bd8
 8001564:	200002d4 	.word	0x200002d4

08001568 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1) {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a09      	ldr	r2, [pc, #36]	; (800159c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d10c      	bne.n	8001594 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>
		//Deactivate Notifications before getting Rx Message
		if(HAL_CAN_DeactivateNotification(&hcan1, (CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_BUSOFF)) != HAL_OK) {
 800157a:	f240 4103 	movw	r1, #1027	; 0x403
 800157e:	4808      	ldr	r0, [pc, #32]	; (80015a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001580:	f000 fd52 	bl	8002028 <HAL_CAN_DeactivateNotification>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
			Error_Handler();
 800158a:	f000 f839 	bl	8001600 <Error_Handler>
		}

		printf("HAL_CAN_RxFifo0MsgPendingCallback CAN1\r\n");
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001590:	f004 f816 	bl	80055c0 <puts>
	}
}
 8001594:	bf00      	nop
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40006400 	.word	0x40006400
 80015a0:	20000358 	.word	0x20000358
 80015a4:	08007bf4 	.word	0x08007bf4

080015a8 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b090      	sub	sp, #64	; 0x40
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1) {
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <HAL_CAN_ErrorCallback+0x48>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d116      	bne.n	80015e8 <HAL_CAN_ErrorCallback+0x40>
		char msg[50];
		printf("HAL_CAN_ErrorCallback CAN1\r\n");
 80015ba:	480e      	ldr	r0, [pc, #56]	; (80015f4 <HAL_CAN_ErrorCallback+0x4c>)
 80015bc:	f004 f800 	bl	80055c0 <puts>
		sprintf(msg, "CAN Error Detected\r\n");
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	490c      	ldr	r1, [pc, #48]	; (80015f8 <HAL_CAN_ErrorCallback+0x50>)
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 f802 	bl	80055d0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe fe1d 	bl	8000210 <strlen>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29a      	uxth	r2, r3
 80015da:	f107 010c 	add.w	r1, r7, #12
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	4806      	ldr	r0, [pc, #24]	; (80015fc <HAL_CAN_ErrorCallback+0x54>)
 80015e4:	f002 fada 	bl	8003b9c <HAL_UART_Transmit>
	}
}
 80015e8:	bf00      	nop
 80015ea:	3740      	adds	r7, #64	; 0x40
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40006400 	.word	0x40006400
 80015f4:	08007c1c 	.word	0x08007c1c
 80015f8:	08007c38 	.word	0x08007c38
 80015fc:	200002d4 	.word	0x200002d4

08001600 <Error_Handler>:

void Error_Handler(void) {
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
	while(1);
 8001604:	e7fe      	b.n	8001604 <Error_Handler+0x4>
	...

08001608 <HAL_MspInit>:
* @date 02-17-2022
***********************************************/

#include "main.h"

void HAL_MspInit(void) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0

	/* Low level processor specific inits */
	__HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b1b      	ldr	r3, [pc, #108]	; (800167c <HAL_MspInit+0x74>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	4a1a      	ldr	r2, [pc, #104]	; (800167c <HAL_MspInit+0x74>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001618:	6413      	str	r3, [r2, #64]	; 0x40
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <HAL_MspInit+0x74>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8001626:	4b15      	ldr	r3, [pc, #84]	; (800167c <HAL_MspInit+0x74>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162a:	4a14      	ldr	r2, [pc, #80]	; (800167c <HAL_MspInit+0x74>)
 800162c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001630:	6453      	str	r3, [r2, #68]	; 0x44
 8001632:	4b12      	ldr	r3, [pc, #72]	; (800167c <HAL_MspInit+0x74>)
 8001634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800163a:	603b      	str	r3, [r7, #0]
 800163c:	683b      	ldr	r3, [r7, #0]

	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //default setting
 800163e:	2003      	movs	r0, #3
 8001640:	f000 fff0 	bl	8002624 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	//System Control Block (SCB) -> System Handler Control and State Register (SHCSR)
	SCB->SHCSR |= (0x7 << 16);  //Set bits 16,17,18 (MEMFAULTENA, BUSFAULTENA, USGFAULTENA)
 8001644:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <HAL_MspInit+0x78>)
 8001646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001648:	4a0d      	ldr	r2, [pc, #52]	; (8001680 <HAL_MspInit+0x78>)
 800164a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800164e:	6253      	str	r3, [r2, #36]	; 0x24

	//3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	f06f 000b 	mvn.w	r0, #11
 8001658:	f000 ffef 	bl	800263a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800165c:	2200      	movs	r2, #0
 800165e:	2100      	movs	r1, #0
 8001660:	f06f 000a 	mvn.w	r0, #10
 8001664:	f000 ffe9 	bl	800263a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001668:	2200      	movs	r2, #0
 800166a:	2100      	movs	r1, #0
 800166c:	f06f 0009 	mvn.w	r0, #9
 8001670:	f000 ffe3 	bl	800263a <HAL_NVIC_SetPriority>
	//HAL_Init() in main.c already takes care of SysTick_IRQn priority setting
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40023800 	.word	0x40023800
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]

	if(hcan->Instance == CAN1) {
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a27      	ldr	r2, [pc, #156]	; (8001740 <HAL_CAN_MspInit+0xbc>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d147      	bne.n	8001736 <HAL_CAN_MspInit+0xb2>
		__HAL_RCC_CAN1_CLK_ENABLE();
 80016a6:	4b27      	ldr	r3, [pc, #156]	; (8001744 <HAL_CAN_MspInit+0xc0>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	4a26      	ldr	r2, [pc, #152]	; (8001744 <HAL_CAN_MspInit+0xc0>)
 80016ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016b0:	6413      	str	r3, [r2, #64]	; 0x40
 80016b2:	4b24      	ldr	r3, [pc, #144]	; (8001744 <HAL_CAN_MspInit+0xc0>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80016be:	4b21      	ldr	r3, [pc, #132]	; (8001744 <HAL_CAN_MspInit+0xc0>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a20      	ldr	r2, [pc, #128]	; (8001744 <HAL_CAN_MspInit+0xc0>)
 80016c4:	f043 0308 	orr.w	r3, r3, #8
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b1e      	ldr	r3, [pc, #120]	; (8001744 <HAL_CAN_MspInit+0xc0>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]

		/** CAN1 GPIO Configuration
			PD0     ------> CAN1_RX
			PD1     ------> CAN1_TX
		*/
		GPIO_InitStruct.Pin = (CAN1_RX_PIN | CAN1_TX_PIN);
 80016d6:	2303      	movs	r3, #3
 80016d8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	2302      	movs	r3, #2
 80016dc:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80016e6:	2309      	movs	r3, #9
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(CAN1_GPIO_Port, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	4815      	ldr	r0, [pc, #84]	; (8001748 <HAL_CAN_MspInit+0xc4>)
 80016f2:	f001 f895 	bl	8002820 <HAL_GPIO_Init>

		HAL_NVIC_SetPriority(CAN1_TX_IRQn, 15, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	210f      	movs	r1, #15
 80016fa:	2013      	movs	r0, #19
 80016fc:	f000 ff9d 	bl	800263a <HAL_NVIC_SetPriority>
		HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 15, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	210f      	movs	r1, #15
 8001704:	2014      	movs	r0, #20
 8001706:	f000 ff98 	bl	800263a <HAL_NVIC_SetPriority>
		HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 15, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	210f      	movs	r1, #15
 800170e:	2015      	movs	r0, #21
 8001710:	f000 ff93 	bl	800263a <HAL_NVIC_SetPriority>
		HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 15, 0);
 8001714:	2200      	movs	r2, #0
 8001716:	210f      	movs	r1, #15
 8001718:	2016      	movs	r0, #22
 800171a:	f000 ff8e 	bl	800263a <HAL_NVIC_SetPriority>

		HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800171e:	2013      	movs	r0, #19
 8001720:	f000 ffa7 	bl	8002672 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001724:	2014      	movs	r0, #20
 8001726:	f000 ffa4 	bl	8002672 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800172a:	2015      	movs	r0, #21
 800172c:	f000 ffa1 	bl	8002672 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001730:	2016      	movs	r0, #22
 8001732:	f000 ff9e 	bl	8002672 <HAL_NVIC_EnableIRQ>
	}
}
 8001736:	bf00      	nop
 8001738:	3728      	adds	r7, #40	; 0x28
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40006400 	.word	0x40006400
 8001744:	40023800 	.word	0x40023800
 8001748:	40020c00 	.word	0x40020c00

0800174c <HAL_UART_MspInit>:
		HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
		HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
	}
}

void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b08c      	sub	sp, #48	; 0x30
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]

	if(huart->Instance == USART2) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a32      	ldr	r2, [pc, #200]	; (8001834 <HAL_UART_MspInit+0xe8>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d130      	bne.n	80017d0 <HAL_UART_MspInit+0x84>
		__HAL_RCC_USART2_CLK_ENABLE();
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <HAL_UART_MspInit+0xec>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	4a31      	ldr	r2, [pc, #196]	; (8001838 <HAL_UART_MspInit+0xec>)
 8001774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001778:	6413      	str	r3, [r2, #64]	; 0x40
 800177a:	4b2f      	ldr	r3, [pc, #188]	; (8001838 <HAL_UART_MspInit+0xec>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	69bb      	ldr	r3, [r7, #24]
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001786:	4b2c      	ldr	r3, [pc, #176]	; (8001838 <HAL_UART_MspInit+0xec>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a2b      	ldr	r2, [pc, #172]	; (8001838 <HAL_UART_MspInit+0xec>)
 800178c:	f043 0308 	orr.w	r3, r3, #8
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b29      	ldr	r3, [pc, #164]	; (8001838 <HAL_UART_MspInit+0xec>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0308 	and.w	r3, r3, #8
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	697b      	ldr	r3, [r7, #20]
		 *  USART2 GPIO Configuration
			PD5     ------> USART2_TX
			PD6     ------> USART2_RX
		*/

		GPIO_InitStruct.Pin = (USART2_TX_Pin | USART2_RX_Pin);
 800179e:	2360      	movs	r3, #96	; 0x60
 80017a0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2303      	movs	r3, #3
 80017ac:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017ae:	2307      	movs	r3, #7
 80017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(USART2_GPIO_Port, &GPIO_InitStruct);
 80017b2:	f107 031c 	add.w	r3, r7, #28
 80017b6:	4619      	mov	r1, r3
 80017b8:	4820      	ldr	r0, [pc, #128]	; (800183c <HAL_UART_MspInit+0xf0>)
 80017ba:	f001 f831 	bl	8002820 <HAL_GPIO_Init>

		HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	210f      	movs	r1, #15
 80017c2:	2026      	movs	r0, #38	; 0x26
 80017c4:	f000 ff39 	bl	800263a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017c8:	2026      	movs	r0, #38	; 0x26
 80017ca:	f000 ff52 	bl	8002672 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pull = GPIO_PULLUP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
		HAL_GPIO_Init(USART3_GPIO_Port, &GPIO_InitStruct);
	}
}
 80017ce:	e02d      	b.n	800182c <HAL_UART_MspInit+0xe0>
	} else if(huart->Instance == USART3) {
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a1a      	ldr	r2, [pc, #104]	; (8001840 <HAL_UART_MspInit+0xf4>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d128      	bne.n	800182c <HAL_UART_MspInit+0xe0>
		__HAL_RCC_USART3_CLK_ENABLE();
 80017da:	4b17      	ldr	r3, [pc, #92]	; (8001838 <HAL_UART_MspInit+0xec>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	4a16      	ldr	r2, [pc, #88]	; (8001838 <HAL_UART_MspInit+0xec>)
 80017e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017e4:	6413      	str	r3, [r2, #64]	; 0x40
 80017e6:	4b14      	ldr	r3, [pc, #80]	; (8001838 <HAL_UART_MspInit+0xec>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80017f2:	4b11      	ldr	r3, [pc, #68]	; (8001838 <HAL_UART_MspInit+0xec>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a10      	ldr	r2, [pc, #64]	; (8001838 <HAL_UART_MspInit+0xec>)
 80017f8:	f043 0308 	orr.w	r3, r3, #8
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <HAL_UART_MspInit+0xec>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0308 	and.w	r3, r3, #8
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = (USART3_TX_Pin | USART3_RX_Pin);
 800180a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800180e:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001810:	2302      	movs	r3, #2
 8001812:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001814:	2301      	movs	r3, #1
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001818:	2303      	movs	r3, #3
 800181a:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800181c:	2307      	movs	r3, #7
 800181e:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(USART3_GPIO_Port, &GPIO_InitStruct);
 8001820:	f107 031c 	add.w	r3, r7, #28
 8001824:	4619      	mov	r1, r3
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <HAL_UART_MspInit+0xf0>)
 8001828:	f000 fffa 	bl	8002820 <HAL_GPIO_Init>
}
 800182c:	bf00      	nop
 800182e:	3730      	adds	r7, #48	; 0x30
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40004400 	.word	0x40004400
 8001838:	40023800 	.word	0x40023800
 800183c:	40020c00 	.word	0x40020c00
 8001840:	40004800 	.word	0x40004800

08001844 <HAL_TIM_Base_MspInit>:
		*/
		HAL_GPIO_DeInit(USART3_GPIO_Port, (USART3_TX_Pin | USART3_RX_Pin));
	}
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a0d      	ldr	r2, [pc, #52]	; (8001888 <HAL_TIM_Base_MspInit+0x44>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d113      	bne.n	800187e <HAL_TIM_Base_MspInit+0x3a>
		//1. Enable TIM6 Clock
		__HAL_RCC_TIM6_CLK_ENABLE();
 8001856:	4b0d      	ldr	r3, [pc, #52]	; (800188c <HAL_TIM_Base_MspInit+0x48>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	4a0c      	ldr	r2, [pc, #48]	; (800188c <HAL_TIM_Base_MspInit+0x48>)
 800185c:	f043 0310 	orr.w	r3, r3, #16
 8001860:	6413      	str	r3, [r2, #64]	; 0x40
 8001862:	4b0a      	ldr	r3, [pc, #40]	; (800188c <HAL_TIM_Base_MspInit+0x48>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	f003 0310 	and.w	r3, r3, #16
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]

		//2. Enable TIM6 IRQ
		HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800186e:	2036      	movs	r0, #54	; 0x36
 8001870:	f000 feff 	bl	8002672 <HAL_NVIC_EnableIRQ>

		//3. Setup TIM6_DAC_IRQn priority
		HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	210f      	movs	r1, #15
 8001878:	2036      	movs	r0, #54	; 0x36
 800187a:	f000 fede 	bl	800263a <HAL_NVIC_SetPriority>
	}
}
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40001000 	.word	0x40001000
 800188c:	40023800 	.word	0x40023800

08001890 <ITM_SendChar>:
#define ITM_TER         	*((volatile uint32_t*) 0xE0000E00 )
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TCR            	*((volatile uint32_t*) 0xE0000E80 )

void ITM_SendChar(uint8_t ch)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
    /* Stimulus Port #N is enabled when bit STIMENA[N] is set*/
	ITM_TER |= ( 1 << 0);
 800189a:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <ITM_SendChar+0x48>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a0e      	ldr	r2, [pc, #56]	; (80018d8 <ITM_SendChar+0x48>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	6013      	str	r3, [r2, #0]

	/*Enable ITM. This is the master enable and must be set to allow
	writes to all ITM registers, including the control register. */
	ITM_TCR |= ( 1 << 0);
 80018a6:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <ITM_SendChar+0x4c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a0c      	ldr	r2, [pc, #48]	; (80018dc <ITM_SendChar+0x4c>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80018b2:	bf00      	nop
 80018b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d0f8      	beq.n	80018b4 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80018c2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	6013      	str	r3, [r2, #0]
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e0000e00 	.word	0xe0000e00
 80018dc:	e0000e80 	.word	0xe0000e80

080018e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
	return 1;
 80018e4:	2301      	movs	r3, #1
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <_kill>:

int _kill(int pid, int sig)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018fa:	f003 f957 	bl	8004bac <__errno>
 80018fe:	4603      	mov	r3, r0
 8001900:	2216      	movs	r2, #22
 8001902:	601a      	str	r2, [r3, #0]
	return -1;
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <_exit>:

void _exit (int status)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ffe7 	bl	80018f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001922:	e7fe      	b.n	8001922 <_exit+0x12>

08001924 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	e00a      	b.n	800194c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001936:	f3af 8000 	nop.w
 800193a:	4601      	mov	r1, r0
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	60ba      	str	r2, [r7, #8]
 8001942:	b2ca      	uxtb	r2, r1
 8001944:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	3301      	adds	r3, #1
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	429a      	cmp	r2, r3
 8001952:	dbf0      	blt.n	8001936 <_read+0x12>
	}

return len;
 8001954:	687b      	ldr	r3, [r7, #4]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b086      	sub	sp, #24
 8001962:	af00      	add	r7, sp, #0
 8001964:	60f8      	str	r0, [r7, #12]
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	e009      	b.n	8001984 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	1c5a      	adds	r2, r3, #1
 8001974:	60ba      	str	r2, [r7, #8]
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff89 	bl	8001890 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	3301      	adds	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	429a      	cmp	r2, r3
 800198a:	dbf1      	blt.n	8001970 <_write+0x12>
	}
	return len;
 800198c:	687b      	ldr	r3, [r7, #4]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_close>:

int _close(int file)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
	return -1;
 800199e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
 80019b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019be:	605a      	str	r2, [r3, #4]
	return 0;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <_isatty>:

int _isatty(int file)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
	return 1;
 80019d6:	2301      	movs	r3, #1
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
	return 0;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a08:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <_sbrk+0x5c>)
 8001a0a:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <_sbrk+0x60>)
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a14:	4b13      	ldr	r3, [pc, #76]	; (8001a64 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <_sbrk+0x64>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	; (8001a68 <_sbrk+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a22:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d207      	bcs.n	8001a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a30:	f003 f8bc 	bl	8004bac <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	220c      	movs	r2, #12
 8001a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	e009      	b.n	8001a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a40:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a46:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a05      	ldr	r2, [pc, #20]	; (8001a64 <_sbrk+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20050000 	.word	0x20050000
 8001a60:	00000400 	.word	0x00000400
 8001a64:	200001f8 	.word	0x200001f8
 8001a68:	200003b0 	.word	0x200003b0

08001a6c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a70:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <SystemInit+0x20>)
 8001a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a76:	4a05      	ldr	r2, [pc, #20]	; (8001a8c <SystemInit+0x20>)
 8001a78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ac8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a94:	480d      	ldr	r0, [pc, #52]	; (8001acc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a96:	490e      	ldr	r1, [pc, #56]	; (8001ad0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a98:	4a0e      	ldr	r2, [pc, #56]	; (8001ad4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a9c:	e002      	b.n	8001aa4 <LoopCopyDataInit>

08001a9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa2:	3304      	adds	r3, #4

08001aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aa8:	d3f9      	bcc.n	8001a9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aaa:	4a0b      	ldr	r2, [pc, #44]	; (8001ad8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001aac:	4c0b      	ldr	r4, [pc, #44]	; (8001adc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001aae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab0:	e001      	b.n	8001ab6 <LoopFillZerobss>

08001ab2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ab2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab4:	3204      	adds	r2, #4

08001ab6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ab6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ab8:	d3fb      	bcc.n	8001ab2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001aba:	f7ff ffd7 	bl	8001a6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001abe:	f003 f87b 	bl	8004bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ac2:	f7ff fa83 	bl	8000fcc <main>
  bx  lr    
 8001ac6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ac8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ad4:	0800805c 	.word	0x0800805c
  ldr r2, =_sbss
 8001ad8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001adc:	200003b0 	.word	0x200003b0

08001ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae0:	e7fe      	b.n	8001ae0 <ADC_IRQHandler>

08001ae2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae6:	2003      	movs	r0, #3
 8001ae8:	f000 fd9c 	bl	8002624 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aec:	2000      	movs	r0, #0
 8001aee:	f000 f805 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af2:	f7ff fd89 	bl	8001608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	bd80      	pop	{r7, pc}

08001afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 fdb7 	bl	800268e <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f000 fd7f 	bl	800263a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	; (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000008 	.word	0x20000008
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_IncTick+0x20>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_IncTick+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <HAL_IncTick+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	2000039c 	.word	0x2000039c

08001b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	2000039c 	.word	0x2000039c

08001b9c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e0ed      	b.n	8001d8a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d102      	bne.n	8001bc0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff fd62 	bl	8001684 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bd0:	f7ff ffd8 	bl	8001b84 <HAL_GetTick>
 8001bd4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bd6:	e012      	b.n	8001bfe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bd8:	f7ff ffd4 	bl	8001b84 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b0a      	cmp	r3, #10
 8001be4:	d90b      	bls.n	8001bfe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2205      	movs	r2, #5
 8001bf6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0c5      	b.n	8001d8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0e5      	beq.n	8001bd8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f022 0202 	bic.w	r2, r2, #2
 8001c1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c1c:	f7ff ffb2 	bl	8001b84 <HAL_GetTick>
 8001c20:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c22:	e012      	b.n	8001c4a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c24:	f7ff ffae 	bl	8001b84 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b0a      	cmp	r3, #10
 8001c30:	d90b      	bls.n	8001c4a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c36:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2205      	movs	r2, #5
 8001c42:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e09f      	b.n	8001d8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1e5      	bne.n	8001c24 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	7e1b      	ldrb	r3, [r3, #24]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d108      	bne.n	8001c72 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	e007      	b.n	8001c82 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	7e5b      	ldrb	r3, [r3, #25]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d108      	bne.n	8001c9c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	e007      	b.n	8001cac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001caa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	7e9b      	ldrb	r3, [r3, #26]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d108      	bne.n	8001cc6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0220 	orr.w	r2, r2, #32
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	e007      	b.n	8001cd6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f022 0220 	bic.w	r2, r2, #32
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7edb      	ldrb	r3, [r3, #27]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d108      	bne.n	8001cf0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f022 0210 	bic.w	r2, r2, #16
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	e007      	b.n	8001d00 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0210 	orr.w	r2, r2, #16
 8001cfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	7f1b      	ldrb	r3, [r3, #28]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d108      	bne.n	8001d1a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f042 0208 	orr.w	r2, r2, #8
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	e007      	b.n	8001d2a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 0208 	bic.w	r2, r2, #8
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7f5b      	ldrb	r3, [r3, #29]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d108      	bne.n	8001d44 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f042 0204 	orr.w	r2, r2, #4
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	e007      	b.n	8001d54 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0204 	bic.w	r2, r2, #4
 8001d52:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	ea42 0103 	orr.w	r1, r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	1e5a      	subs	r2, r3, #1
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001daa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001dac:	7cfb      	ldrb	r3, [r7, #19]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d003      	beq.n	8001dba <HAL_CAN_ConfigFilter+0x26>
 8001db2:	7cfb      	ldrb	r3, [r7, #19]
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	f040 80be 	bne.w	8001f36 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001dba:	4b65      	ldr	r3, [pc, #404]	; (8001f50 <HAL_CAN_ConfigFilter+0x1bc>)
 8001dbc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001dc4:	f043 0201 	orr.w	r2, r3, #1
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001dd4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de8:	021b      	lsls	r3, r3, #8
 8001dea:	431a      	orrs	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	f003 031f 	and.w	r3, r3, #31
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	401a      	ands	r2, r3
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d123      	bne.n	8001e64 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	43db      	mvns	r3, r3
 8001e26:	401a      	ands	r2, r3
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e3e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3248      	adds	r2, #72	; 0x48
 8001e44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e58:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e5a:	6979      	ldr	r1, [r7, #20]
 8001e5c:	3348      	adds	r3, #72	; 0x48
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	440b      	add	r3, r1
 8001e62:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d122      	bne.n	8001eb2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	431a      	orrs	r2, r3
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e8c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3248      	adds	r2, #72	; 0x48
 8001e92:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ea6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ea8:	6979      	ldr	r1, [r7, #20]
 8001eaa:	3348      	adds	r3, #72	; 0x48
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	440b      	add	r3, r1
 8001eb0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d109      	bne.n	8001ece <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	401a      	ands	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001ecc:	e007      	b.n	8001ede <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d109      	bne.n	8001efa <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	401a      	ands	r2, r3
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001ef8:	e007      	b.n	8001f0a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	431a      	orrs	r2, r3
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	6a1b      	ldr	r3, [r3, #32]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d107      	bne.n	8001f22 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f28:	f023 0201 	bic.w	r2, r3, #1
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e006      	b.n	8001f44 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
  }
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	371c      	adds	r7, #28
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	40006400 	.word	0x40006400

08001f54 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d12e      	bne.n	8001fc6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 0201 	bic.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f80:	f7ff fe00 	bl	8001b84 <HAL_GetTick>
 8001f84:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f86:	e012      	b.n	8001fae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f88:	f7ff fdfc 	bl	8001b84 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b0a      	cmp	r3, #10
 8001f94:	d90b      	bls.n	8001fae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e012      	b.n	8001fd4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1e5      	bne.n	8001f88 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e006      	b.n	8001fd4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
  }
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fec:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d002      	beq.n	8001ffa <HAL_CAN_ActivateNotification+0x1e>
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d109      	bne.n	800200e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6959      	ldr	r1, [r3, #20]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	e006      	b.n	800201c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
  }
}
 800201c:	4618      	mov	r0, r3
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002038:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d002      	beq.n	8002046 <HAL_CAN_DeactivateNotification+0x1e>
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d10a      	bne.n	800205c <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	6959      	ldr	r1, [r3, #20]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	43da      	mvns	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	400a      	ands	r2, r1
 8002056:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	e006      	b.n	800206a <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
  }
}
 800206a:	4618      	mov	r0, r3
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b08a      	sub	sp, #40	; 0x28
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800207e:	2300      	movs	r3, #0
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	691b      	ldr	r3, [r3, #16]
 80020a8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d07c      	beq.n	80021b6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d023      	beq.n	800210e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2201      	movs	r2, #1
 80020cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7ff f9c1 	bl	8001460 <HAL_CAN_TxMailbox0CompleteCallback>
 80020de:	e016      	b.n	800210e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d004      	beq.n	80020f4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
 80020f2:	e00c      	b.n	800210e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d004      	beq.n	8002108 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80020fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002100:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002104:	627b      	str	r3, [r7, #36]	; 0x24
 8002106:	e002      	b.n	800210e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f96b 	bl	80023e4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002114:	2b00      	cmp	r3, #0
 8002116:	d024      	beq.n	8002162 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002120:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7ff f9c3 	bl	80014b8 <HAL_CAN_TxMailbox1CompleteCallback>
 8002132:	e016      	b.n	8002162 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800213a:	2b00      	cmp	r3, #0
 800213c:	d004      	beq.n	8002148 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800213e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002140:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002144:	627b      	str	r3, [r7, #36]	; 0x24
 8002146:	e00c      	b.n	8002162 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800214e:	2b00      	cmp	r3, #0
 8002150:	d004      	beq.n	800215c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
 800215a:	e002      	b.n	8002162 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f94b 	bl	80023f8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d024      	beq.n	80021b6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002174:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f7ff f9c5 	bl	8001510 <HAL_CAN_TxMailbox2CompleteCallback>
 8002186:	e016      	b.n	80021b6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d004      	beq.n	800219c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002194:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
 800219a:	e00c      	b.n	80021b6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d004      	beq.n	80021b0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
 80021ae:	e002      	b.n	80021b6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f000 f92b 	bl	800240c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	f003 0308 	and.w	r3, r3, #8
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00c      	beq.n	80021da <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d007      	beq.n	80021da <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80021ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2210      	movs	r2, #16
 80021d8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80021da:	6a3b      	ldr	r3, [r7, #32]
 80021dc:	f003 0304 	and.w	r3, r3, #4
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00b      	beq.n	80021fc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2208      	movs	r2, #8
 80021f4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f912 	bl	8002420 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80021fc:	6a3b      	ldr	r3, [r7, #32]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d009      	beq.n	800221a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f003 0303 	and.w	r3, r3, #3
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7ff f9a7 	bl	8001568 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800221a:	6a3b      	ldr	r3, [r7, #32]
 800221c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00c      	beq.n	800223e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	f003 0310 	and.w	r3, r3, #16
 800222a:	2b00      	cmp	r3, #0
 800222c:	d007      	beq.n	800223e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800222e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002230:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002234:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2210      	movs	r2, #16
 800223c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800223e:	6a3b      	ldr	r3, [r7, #32]
 8002240:	f003 0320 	and.w	r3, r3, #32
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00b      	beq.n	8002260 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	f003 0308 	and.w	r3, r3, #8
 800224e:	2b00      	cmp	r3, #0
 8002250:	d006      	beq.n	8002260 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2208      	movs	r2, #8
 8002258:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f8f4 	bl	8002448 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002260:	6a3b      	ldr	r3, [r7, #32]
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	2b00      	cmp	r3, #0
 8002268:	d009      	beq.n	800227e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f000 f8db 	bl	8002434 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800227e:	6a3b      	ldr	r3, [r7, #32]
 8002280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00b      	beq.n	80022a0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	2b00      	cmp	r3, #0
 8002290:	d006      	beq.n	80022a0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2210      	movs	r2, #16
 8002298:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f8de 	bl	800245c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80022a0:	6a3b      	ldr	r3, [r7, #32]
 80022a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00b      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d006      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2208      	movs	r2, #8
 80022ba:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f8d7 	bl	8002470 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80022c2:	6a3b      	ldr	r3, [r7, #32]
 80022c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d07b      	beq.n	80023c4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d072      	beq.n	80023bc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d008      	beq.n	80022f2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80022ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002314:	2b00      	cmp	r3, #0
 8002316:	d008      	beq.n	800232a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	f043 0304 	orr.w	r3, r3, #4
 8002328:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002330:	2b00      	cmp	r3, #0
 8002332:	d043      	beq.n	80023bc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800233a:	2b00      	cmp	r3, #0
 800233c:	d03e      	beq.n	80023bc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002344:	2b60      	cmp	r3, #96	; 0x60
 8002346:	d02b      	beq.n	80023a0 <HAL_CAN_IRQHandler+0x32a>
 8002348:	2b60      	cmp	r3, #96	; 0x60
 800234a:	d82e      	bhi.n	80023aa <HAL_CAN_IRQHandler+0x334>
 800234c:	2b50      	cmp	r3, #80	; 0x50
 800234e:	d022      	beq.n	8002396 <HAL_CAN_IRQHandler+0x320>
 8002350:	2b50      	cmp	r3, #80	; 0x50
 8002352:	d82a      	bhi.n	80023aa <HAL_CAN_IRQHandler+0x334>
 8002354:	2b40      	cmp	r3, #64	; 0x40
 8002356:	d019      	beq.n	800238c <HAL_CAN_IRQHandler+0x316>
 8002358:	2b40      	cmp	r3, #64	; 0x40
 800235a:	d826      	bhi.n	80023aa <HAL_CAN_IRQHandler+0x334>
 800235c:	2b30      	cmp	r3, #48	; 0x30
 800235e:	d010      	beq.n	8002382 <HAL_CAN_IRQHandler+0x30c>
 8002360:	2b30      	cmp	r3, #48	; 0x30
 8002362:	d822      	bhi.n	80023aa <HAL_CAN_IRQHandler+0x334>
 8002364:	2b10      	cmp	r3, #16
 8002366:	d002      	beq.n	800236e <HAL_CAN_IRQHandler+0x2f8>
 8002368:	2b20      	cmp	r3, #32
 800236a:	d005      	beq.n	8002378 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800236c:	e01d      	b.n	80023aa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	f043 0308 	orr.w	r3, r3, #8
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002376:	e019      	b.n	80023ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237a:	f043 0310 	orr.w	r3, r3, #16
 800237e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002380:	e014      	b.n	80023ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	f043 0320 	orr.w	r3, r3, #32
 8002388:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800238a:	e00f      	b.n	80023ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800238c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002392:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002394:	e00a      	b.n	80023ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800239e:	e005      	b.n	80023ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80023a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023a8:	e000      	b.n	80023ac <HAL_CAN_IRQHandler+0x336>
            break;
 80023aa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699a      	ldr	r2, [r3, #24]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023ba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2204      	movs	r2, #4
 80023c2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80023c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d008      	beq.n	80023dc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	431a      	orrs	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7ff f8e6 	bl	80015a8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80023dc:	bf00      	nop
 80023de:	3728      	adds	r7, #40	; 0x28
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <__NVIC_SetPriorityGrouping+0x40>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024a0:	4013      	ands	r3, r2
 80024a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <__NVIC_SetPriorityGrouping+0x44>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024b2:	4a04      	ldr	r2, [pc, #16]	; (80024c4 <__NVIC_SetPriorityGrouping+0x40>)
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	60d3      	str	r3, [r2, #12]
}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	e000ed00 	.word	0xe000ed00
 80024c8:	05fa0000 	.word	0x05fa0000

080024cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <__NVIC_GetPriorityGrouping+0x18>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	0a1b      	lsrs	r3, r3, #8
 80024d6:	f003 0307 	and.w	r3, r3, #7
}
 80024da:	4618      	mov	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	db0b      	blt.n	8002512 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	f003 021f 	and.w	r2, r3, #31
 8002500:	4907      	ldr	r1, [pc, #28]	; (8002520 <__NVIC_EnableIRQ+0x38>)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	2001      	movs	r0, #1
 800250a:	fa00 f202 	lsl.w	r2, r0, r2
 800250e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	e000e100 	.word	0xe000e100

08002524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	6039      	str	r1, [r7, #0]
 800252e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002534:	2b00      	cmp	r3, #0
 8002536:	db0a      	blt.n	800254e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	b2da      	uxtb	r2, r3
 800253c:	490c      	ldr	r1, [pc, #48]	; (8002570 <__NVIC_SetPriority+0x4c>)
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	0112      	lsls	r2, r2, #4
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	440b      	add	r3, r1
 8002548:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800254c:	e00a      	b.n	8002564 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4908      	ldr	r1, [pc, #32]	; (8002574 <__NVIC_SetPriority+0x50>)
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	3b04      	subs	r3, #4
 800255c:	0112      	lsls	r2, r2, #4
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	440b      	add	r3, r1
 8002562:	761a      	strb	r2, [r3, #24]
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000e100 	.word	0xe000e100
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002578:	b480      	push	{r7}
 800257a:	b089      	sub	sp, #36	; 0x24
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 0307 	and.w	r3, r3, #7
 800258a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f1c3 0307 	rsb	r3, r3, #7
 8002592:	2b04      	cmp	r3, #4
 8002594:	bf28      	it	cs
 8002596:	2304      	movcs	r3, #4
 8002598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3304      	adds	r3, #4
 800259e:	2b06      	cmp	r3, #6
 80025a0:	d902      	bls.n	80025a8 <NVIC_EncodePriority+0x30>
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3b03      	subs	r3, #3
 80025a6:	e000      	b.n	80025aa <NVIC_EncodePriority+0x32>
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ac:	f04f 32ff 	mov.w	r2, #4294967295
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43da      	mvns	r2, r3
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	401a      	ands	r2, r3
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c0:	f04f 31ff 	mov.w	r1, #4294967295
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ca:	43d9      	mvns	r1, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	4313      	orrs	r3, r2
         );
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3724      	adds	r7, #36	; 0x24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025f0:	d301      	bcc.n	80025f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f2:	2301      	movs	r3, #1
 80025f4:	e00f      	b.n	8002616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025f6:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <SysTick_Config+0x40>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025fe:	210f      	movs	r1, #15
 8002600:	f04f 30ff 	mov.w	r0, #4294967295
 8002604:	f7ff ff8e 	bl	8002524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002608:	4b05      	ldr	r3, [pc, #20]	; (8002620 <SysTick_Config+0x40>)
 800260a:	2200      	movs	r2, #0
 800260c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800260e:	4b04      	ldr	r3, [pc, #16]	; (8002620 <SysTick_Config+0x40>)
 8002610:	2207      	movs	r2, #7
 8002612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	e000e010 	.word	0xe000e010

08002624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ff29 	bl	8002484 <__NVIC_SetPriorityGrouping>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800263a:	b580      	push	{r7, lr}
 800263c:	b086      	sub	sp, #24
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
 8002646:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800264c:	f7ff ff3e 	bl	80024cc <__NVIC_GetPriorityGrouping>
 8002650:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	6978      	ldr	r0, [r7, #20]
 8002658:	f7ff ff8e 	bl	8002578 <NVIC_EncodePriority>
 800265c:	4602      	mov	r2, r0
 800265e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002662:	4611      	mov	r1, r2
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff5d 	bl	8002524 <__NVIC_SetPriority>
}
 800266a:	bf00      	nop
 800266c:	3718      	adds	r7, #24
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	4603      	mov	r3, r0
 800267a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800267c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff31 	bl	80024e8 <__NVIC_EnableIRQ>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f7ff ffa2 	bl	80025e0 <SysTick_Config>
 800269c:	4603      	mov	r3, r0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
	...

080026a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d106      	bne.n	80026c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80026b6:	4b09      	ldr	r3, [pc, #36]	; (80026dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a08      	ldr	r2, [pc, #32]	; (80026dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026bc:	f043 0304 	orr.w	r3, r3, #4
 80026c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80026c2:	e005      	b.n	80026d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80026c4:	4b05      	ldr	r3, [pc, #20]	; (80026dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a04      	ldr	r2, [pc, #16]	; (80026dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026ca:	f023 0304 	bic.w	r3, r3, #4
 80026ce:	6013      	str	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000e010 	.word	0xe000e010

080026e0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80026e4:	f000 f802 	bl	80026ec <HAL_SYSTICK_Callback>
}
 80026e8:	bf00      	nop
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002706:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7ff fa3c 	bl	8001b84 <HAL_GetTick>
 800270c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d008      	beq.n	800272c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e052      	b.n	80027d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0216 	bic.w	r2, r2, #22
 800273a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	695a      	ldr	r2, [r3, #20]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800274a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	2b00      	cmp	r3, #0
 8002752:	d103      	bne.n	800275c <HAL_DMA_Abort+0x62>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0208 	bic.w	r2, r2, #8
 800276a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 0201 	bic.w	r2, r2, #1
 800277a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800277c:	e013      	b.n	80027a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800277e:	f7ff fa01 	bl	8001b84 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b05      	cmp	r3, #5
 800278a:	d90c      	bls.n	80027a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2220      	movs	r2, #32
 8002790:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2203      	movs	r2, #3
 8002796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e015      	b.n	80027d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1e4      	bne.n	800277e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b8:	223f      	movs	r2, #63	; 0x3f
 80027ba:	409a      	lsls	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d004      	beq.n	80027f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2280      	movs	r2, #128	; 0x80
 80027f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e00c      	b.n	8002812 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2205      	movs	r2, #5
 80027fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0201 	bic.w	r2, r2, #1
 800280e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002820:	b480      	push	{r7}
 8002822:	b089      	sub	sp, #36	; 0x24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800282a:	2300      	movs	r3, #0
 800282c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002836:	2300      	movs	r3, #0
 8002838:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800283a:	2300      	movs	r3, #0
 800283c:	61fb      	str	r3, [r7, #28]
 800283e:	e175      	b.n	8002b2c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002840:	2201      	movs	r2, #1
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4013      	ands	r3, r2
 8002852:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	429a      	cmp	r2, r3
 800285a:	f040 8164 	bne.w	8002b26 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	2b01      	cmp	r3, #1
 8002868:	d005      	beq.n	8002876 <HAL_GPIO_Init+0x56>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d130      	bne.n	80028d8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	2203      	movs	r2, #3
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	68da      	ldr	r2, [r3, #12]
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	4313      	orrs	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028ac:	2201      	movs	r2, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	4013      	ands	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	091b      	lsrs	r3, r3, #4
 80028c2:	f003 0201 	and.w	r2, r3, #1
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	d017      	beq.n	8002914 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	2203      	movs	r2, #3
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	4013      	ands	r3, r2
 80028fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d123      	bne.n	8002968 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	08da      	lsrs	r2, r3, #3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3208      	adds	r2, #8
 8002928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800292c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	220f      	movs	r2, #15
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	691a      	ldr	r2, [r3, #16]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4313      	orrs	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	08da      	lsrs	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3208      	adds	r2, #8
 8002962:	69b9      	ldr	r1, [r7, #24]
 8002964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	2203      	movs	r2, #3
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 0203 	and.w	r2, r3, #3
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 80be 	beq.w	8002b26 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029aa:	4b66      	ldr	r3, [pc, #408]	; (8002b44 <HAL_GPIO_Init+0x324>)
 80029ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ae:	4a65      	ldr	r2, [pc, #404]	; (8002b44 <HAL_GPIO_Init+0x324>)
 80029b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029b4:	6453      	str	r3, [r2, #68]	; 0x44
 80029b6:	4b63      	ldr	r3, [pc, #396]	; (8002b44 <HAL_GPIO_Init+0x324>)
 80029b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80029c2:	4a61      	ldr	r2, [pc, #388]	; (8002b48 <HAL_GPIO_Init+0x328>)
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	089b      	lsrs	r3, r3, #2
 80029c8:	3302      	adds	r3, #2
 80029ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	220f      	movs	r2, #15
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4013      	ands	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a58      	ldr	r2, [pc, #352]	; (8002b4c <HAL_GPIO_Init+0x32c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d037      	beq.n	8002a5e <HAL_GPIO_Init+0x23e>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a57      	ldr	r2, [pc, #348]	; (8002b50 <HAL_GPIO_Init+0x330>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d031      	beq.n	8002a5a <HAL_GPIO_Init+0x23a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a56      	ldr	r2, [pc, #344]	; (8002b54 <HAL_GPIO_Init+0x334>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d02b      	beq.n	8002a56 <HAL_GPIO_Init+0x236>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a55      	ldr	r2, [pc, #340]	; (8002b58 <HAL_GPIO_Init+0x338>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d025      	beq.n	8002a52 <HAL_GPIO_Init+0x232>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a54      	ldr	r2, [pc, #336]	; (8002b5c <HAL_GPIO_Init+0x33c>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d01f      	beq.n	8002a4e <HAL_GPIO_Init+0x22e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a53      	ldr	r2, [pc, #332]	; (8002b60 <HAL_GPIO_Init+0x340>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d019      	beq.n	8002a4a <HAL_GPIO_Init+0x22a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a52      	ldr	r2, [pc, #328]	; (8002b64 <HAL_GPIO_Init+0x344>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d013      	beq.n	8002a46 <HAL_GPIO_Init+0x226>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a51      	ldr	r2, [pc, #324]	; (8002b68 <HAL_GPIO_Init+0x348>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00d      	beq.n	8002a42 <HAL_GPIO_Init+0x222>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a50      	ldr	r2, [pc, #320]	; (8002b6c <HAL_GPIO_Init+0x34c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d007      	beq.n	8002a3e <HAL_GPIO_Init+0x21e>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4f      	ldr	r2, [pc, #316]	; (8002b70 <HAL_GPIO_Init+0x350>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_GPIO_Init+0x21a>
 8002a36:	2309      	movs	r3, #9
 8002a38:	e012      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a3a:	230a      	movs	r3, #10
 8002a3c:	e010      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a3e:	2308      	movs	r3, #8
 8002a40:	e00e      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a42:	2307      	movs	r3, #7
 8002a44:	e00c      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a46:	2306      	movs	r3, #6
 8002a48:	e00a      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a4a:	2305      	movs	r3, #5
 8002a4c:	e008      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a4e:	2304      	movs	r3, #4
 8002a50:	e006      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a52:	2303      	movs	r3, #3
 8002a54:	e004      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a56:	2302      	movs	r3, #2
 8002a58:	e002      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <HAL_GPIO_Init+0x240>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	69fa      	ldr	r2, [r7, #28]
 8002a62:	f002 0203 	and.w	r2, r2, #3
 8002a66:	0092      	lsls	r2, r2, #2
 8002a68:	4093      	lsls	r3, r2
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a70:	4935      	ldr	r1, [pc, #212]	; (8002b48 <HAL_GPIO_Init+0x328>)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	089b      	lsrs	r3, r3, #2
 8002a76:	3302      	adds	r3, #2
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a7e:	4b3d      	ldr	r3, [pc, #244]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	43db      	mvns	r3, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a9a:	69ba      	ldr	r2, [r7, #24]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aa2:	4a34      	ldr	r2, [pc, #208]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aa8:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002acc:	4a29      	ldr	r2, [pc, #164]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ad2:	4b28      	ldr	r3, [pc, #160]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002af6:	4a1f      	ldr	r2, [pc, #124]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002afc:	4b1d      	ldr	r3, [pc, #116]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	43db      	mvns	r3, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b20:	4a14      	ldr	r2, [pc, #80]	; (8002b74 <HAL_GPIO_Init+0x354>)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	2b0f      	cmp	r3, #15
 8002b30:	f67f ae86 	bls.w	8002840 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	3724      	adds	r7, #36	; 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40013800 	.word	0x40013800
 8002b4c:	40020000 	.word	0x40020000
 8002b50:	40020400 	.word	0x40020400
 8002b54:	40020800 	.word	0x40020800
 8002b58:	40020c00 	.word	0x40020c00
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	40021400 	.word	0x40021400
 8002b64:	40021800 	.word	0x40021800
 8002b68:	40021c00 	.word	0x40021c00
 8002b6c:	40022000 	.word	0x40022000
 8002b70:	40022400 	.word	0x40022400
 8002b74:	40013c00 	.word	0x40013c00

08002b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	460b      	mov	r3, r1
 8002b82:	807b      	strh	r3, [r7, #2]
 8002b84:	4613      	mov	r3, r2
 8002b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b88:	787b      	ldrb	r3, [r7, #1]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b8e:	887a      	ldrh	r2, [r7, #2]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002b94:	e003      	b.n	8002b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002b96:	887b      	ldrh	r3, [r7, #2]
 8002b98:	041a      	lsls	r2, r3, #16
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	619a      	str	r2, [r3, #24]
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002bb6:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bb8:	695a      	ldr	r2, [r3, #20]
 8002bba:	88fb      	ldrh	r3, [r7, #6]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d006      	beq.n	8002bd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bc2:	4a05      	ldr	r2, [pc, #20]	; (8002bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bc8:	88fb      	ldrh	r3, [r7, #6]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f806 	bl	8002bdc <HAL_GPIO_EXTI_Callback>
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40013c00 	.word	0x40013c00

08002bdc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e291      	b.n	800312e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 8087 	beq.w	8002d26 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c18:	4b96      	ldr	r3, [pc, #600]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f003 030c 	and.w	r3, r3, #12
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	d00c      	beq.n	8002c3e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c24:	4b93      	ldr	r3, [pc, #588]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 030c 	and.w	r3, r3, #12
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d112      	bne.n	8002c56 <HAL_RCC_OscConfig+0x62>
 8002c30:	4b90      	ldr	r3, [pc, #576]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c3c:	d10b      	bne.n	8002c56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c3e:	4b8d      	ldr	r3, [pc, #564]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d06c      	beq.n	8002d24 <HAL_RCC_OscConfig+0x130>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d168      	bne.n	8002d24 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e26b      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c5e:	d106      	bne.n	8002c6e <HAL_RCC_OscConfig+0x7a>
 8002c60:	4b84      	ldr	r3, [pc, #528]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a83      	ldr	r2, [pc, #524]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	e02e      	b.n	8002ccc <HAL_RCC_OscConfig+0xd8>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10c      	bne.n	8002c90 <HAL_RCC_OscConfig+0x9c>
 8002c76:	4b7f      	ldr	r3, [pc, #508]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a7e      	ldr	r2, [pc, #504]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c80:	6013      	str	r3, [r2, #0]
 8002c82:	4b7c      	ldr	r3, [pc, #496]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a7b      	ldr	r2, [pc, #492]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c8c:	6013      	str	r3, [r2, #0]
 8002c8e:	e01d      	b.n	8002ccc <HAL_RCC_OscConfig+0xd8>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c98:	d10c      	bne.n	8002cb4 <HAL_RCC_OscConfig+0xc0>
 8002c9a:	4b76      	ldr	r3, [pc, #472]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a75      	ldr	r2, [pc, #468]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002ca0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	4b73      	ldr	r3, [pc, #460]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a72      	ldr	r2, [pc, #456]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002cac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	e00b      	b.n	8002ccc <HAL_RCC_OscConfig+0xd8>
 8002cb4:	4b6f      	ldr	r3, [pc, #444]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a6e      	ldr	r2, [pc, #440]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002cba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	4b6c      	ldr	r3, [pc, #432]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a6b      	ldr	r2, [pc, #428]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002cc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d013      	beq.n	8002cfc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd4:	f7fe ff56 	bl	8001b84 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cdc:	f7fe ff52 	bl	8001b84 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b64      	cmp	r3, #100	; 0x64
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e21f      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cee:	4b61      	ldr	r3, [pc, #388]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0f0      	beq.n	8002cdc <HAL_RCC_OscConfig+0xe8>
 8002cfa:	e014      	b.n	8002d26 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfc:	f7fe ff42 	bl	8001b84 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d04:	f7fe ff3e 	bl	8001b84 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	; 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e20b      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d16:	4b57      	ldr	r3, [pc, #348]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f0      	bne.n	8002d04 <HAL_RCC_OscConfig+0x110>
 8002d22:	e000      	b.n	8002d26 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d069      	beq.n	8002e06 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d32:	4b50      	ldr	r3, [pc, #320]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00b      	beq.n	8002d56 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d3e:	4b4d      	ldr	r3, [pc, #308]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 030c 	and.w	r3, r3, #12
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d11c      	bne.n	8002d84 <HAL_RCC_OscConfig+0x190>
 8002d4a:	4b4a      	ldr	r3, [pc, #296]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d116      	bne.n	8002d84 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d56:	4b47      	ldr	r3, [pc, #284]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <HAL_RCC_OscConfig+0x17a>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d001      	beq.n	8002d6e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e1df      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6e:	4b41      	ldr	r3, [pc, #260]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	493d      	ldr	r1, [pc, #244]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d82:	e040      	b.n	8002e06 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d023      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d8c:	4b39      	ldr	r3, [pc, #228]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a38      	ldr	r2, [pc, #224]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002d92:	f043 0301 	orr.w	r3, r3, #1
 8002d96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d98:	f7fe fef4 	bl	8001b84 <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da0:	f7fe fef0 	bl	8001b84 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e1bd      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db2:	4b30      	ldr	r3, [pc, #192]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f0      	beq.n	8002da0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dbe:	4b2d      	ldr	r3, [pc, #180]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	4929      	ldr	r1, [pc, #164]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	600b      	str	r3, [r1, #0]
 8002dd2:	e018      	b.n	8002e06 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dd4:	4b27      	ldr	r3, [pc, #156]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a26      	ldr	r2, [pc, #152]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002dda:	f023 0301 	bic.w	r3, r3, #1
 8002dde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de0:	f7fe fed0 	bl	8001b84 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de8:	f7fe fecc 	bl	8001b84 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e199      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dfa:	4b1e      	ldr	r3, [pc, #120]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f0      	bne.n	8002de8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d038      	beq.n	8002e84 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d019      	beq.n	8002e4e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e1a:	4b16      	ldr	r3, [pc, #88]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e1e:	4a15      	ldr	r2, [pc, #84]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7fe fead 	bl	8001b84 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e2e:	f7fe fea9 	bl	8001b84 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e176      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e40:	4b0c      	ldr	r3, [pc, #48]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002e42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCC_OscConfig+0x23a>
 8002e4c:	e01a      	b.n	8002e84 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e4e:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002e50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e52:	4a08      	ldr	r2, [pc, #32]	; (8002e74 <HAL_RCC_OscConfig+0x280>)
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e5a:	f7fe fe93 	bl	8001b84 <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e60:	e00a      	b.n	8002e78 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e62:	f7fe fe8f 	bl	8001b84 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d903      	bls.n	8002e78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e15c      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
 8002e74:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e78:	4b91      	ldr	r3, [pc, #580]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1ee      	bne.n	8002e62 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80a4 	beq.w	8002fda <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e92:	4b8b      	ldr	r3, [pc, #556]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10d      	bne.n	8002eba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e9e:	4b88      	ldr	r3, [pc, #544]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	4a87      	ldr	r2, [pc, #540]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eaa:	4b85      	ldr	r3, [pc, #532]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eba:	4b82      	ldr	r3, [pc, #520]	; (80030c4 <HAL_RCC_OscConfig+0x4d0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d118      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002ec6:	4b7f      	ldr	r3, [pc, #508]	; (80030c4 <HAL_RCC_OscConfig+0x4d0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a7e      	ldr	r2, [pc, #504]	; (80030c4 <HAL_RCC_OscConfig+0x4d0>)
 8002ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ed2:	f7fe fe57 	bl	8001b84 <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eda:	f7fe fe53 	bl	8001b84 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b64      	cmp	r3, #100	; 0x64
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e120      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eec:	4b75      	ldr	r3, [pc, #468]	; (80030c4 <HAL_RCC_OscConfig+0x4d0>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0f0      	beq.n	8002eda <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d106      	bne.n	8002f0e <HAL_RCC_OscConfig+0x31a>
 8002f00:	4b6f      	ldr	r3, [pc, #444]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f04:	4a6e      	ldr	r2, [pc, #440]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f06:	f043 0301 	orr.w	r3, r3, #1
 8002f0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f0c:	e02d      	b.n	8002f6a <HAL_RCC_OscConfig+0x376>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10c      	bne.n	8002f30 <HAL_RCC_OscConfig+0x33c>
 8002f16:	4b6a      	ldr	r3, [pc, #424]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f1a:	4a69      	ldr	r2, [pc, #420]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f1c:	f023 0301 	bic.w	r3, r3, #1
 8002f20:	6713      	str	r3, [r2, #112]	; 0x70
 8002f22:	4b67      	ldr	r3, [pc, #412]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f26:	4a66      	ldr	r2, [pc, #408]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f28:	f023 0304 	bic.w	r3, r3, #4
 8002f2c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2e:	e01c      	b.n	8002f6a <HAL_RCC_OscConfig+0x376>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	2b05      	cmp	r3, #5
 8002f36:	d10c      	bne.n	8002f52 <HAL_RCC_OscConfig+0x35e>
 8002f38:	4b61      	ldr	r3, [pc, #388]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3c:	4a60      	ldr	r2, [pc, #384]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f3e:	f043 0304 	orr.w	r3, r3, #4
 8002f42:	6713      	str	r3, [r2, #112]	; 0x70
 8002f44:	4b5e      	ldr	r3, [pc, #376]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f48:	4a5d      	ldr	r2, [pc, #372]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f4a:	f043 0301 	orr.w	r3, r3, #1
 8002f4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f50:	e00b      	b.n	8002f6a <HAL_RCC_OscConfig+0x376>
 8002f52:	4b5b      	ldr	r3, [pc, #364]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f56:	4a5a      	ldr	r2, [pc, #360]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f58:	f023 0301 	bic.w	r3, r3, #1
 8002f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f5e:	4b58      	ldr	r3, [pc, #352]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f62:	4a57      	ldr	r2, [pc, #348]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f64:	f023 0304 	bic.w	r3, r3, #4
 8002f68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d015      	beq.n	8002f9e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f72:	f7fe fe07 	bl	8001b84 <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f78:	e00a      	b.n	8002f90 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f7a:	f7fe fe03 	bl	8001b84 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e0ce      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f90:	4b4b      	ldr	r3, [pc, #300]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0ee      	beq.n	8002f7a <HAL_RCC_OscConfig+0x386>
 8002f9c:	e014      	b.n	8002fc8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9e:	f7fe fdf1 	bl	8001b84 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa4:	e00a      	b.n	8002fbc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa6:	f7fe fded 	bl	8001b84 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e0b8      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fbc:	4b40      	ldr	r3, [pc, #256]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1ee      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fc8:	7dfb      	ldrb	r3, [r7, #23]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d105      	bne.n	8002fda <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fce:	4b3c      	ldr	r3, [pc, #240]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	4a3b      	ldr	r2, [pc, #236]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002fd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 80a4 	beq.w	800312c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe4:	4b36      	ldr	r3, [pc, #216]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d06b      	beq.n	80030c8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d149      	bne.n	800308c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff8:	4b31      	ldr	r3, [pc, #196]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a30      	ldr	r2, [pc, #192]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8002ffe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003002:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7fe fdbe 	bl	8001b84 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300c:	f7fe fdba 	bl	8001b84 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e087      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301e:	4b28      	ldr	r3, [pc, #160]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69da      	ldr	r2, [r3, #28]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	019b      	lsls	r3, r3, #6
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	3b01      	subs	r3, #1
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304c:	061b      	lsls	r3, r3, #24
 800304e:	4313      	orrs	r3, r2
 8003050:	4a1b      	ldr	r2, [pc, #108]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8003052:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003056:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003058:	4b19      	ldr	r3, [pc, #100]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a18      	ldr	r2, [pc, #96]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 800305e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003062:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003064:	f7fe fd8e 	bl	8001b84 <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800306a:	e008      	b.n	800307e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800306c:	f7fe fd8a 	bl	8001b84 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d901      	bls.n	800307e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e057      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307e:	4b10      	ldr	r3, [pc, #64]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0f0      	beq.n	800306c <HAL_RCC_OscConfig+0x478>
 800308a:	e04f      	b.n	800312c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a0b      	ldr	r2, [pc, #44]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 8003092:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003098:	f7fe fd74 	bl	8001b84 <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a0:	f7fe fd70 	bl	8001b84 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e03d      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b2:	4b03      	ldr	r3, [pc, #12]	; (80030c0 <HAL_RCC_OscConfig+0x4cc>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_OscConfig+0x4ac>
 80030be:	e035      	b.n	800312c <HAL_RCC_OscConfig+0x538>
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80030c8:	4b1b      	ldr	r3, [pc, #108]	; (8003138 <HAL_RCC_OscConfig+0x544>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d028      	beq.n	8003128 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d121      	bne.n	8003128 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d11a      	bne.n	8003128 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030f8:	4013      	ands	r3, r2
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030fe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003100:	4293      	cmp	r3, r2
 8003102:	d111      	bne.n	8003128 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310e:	085b      	lsrs	r3, r3, #1
 8003110:	3b01      	subs	r3, #1
 8003112:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003114:	429a      	cmp	r2, r3
 8003116:	d107      	bne.n	8003128 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003122:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d001      	beq.n	800312c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800

0800313c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e0d0      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003154:	4b6a      	ldr	r3, [pc, #424]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 030f 	and.w	r3, r3, #15
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	429a      	cmp	r2, r3
 8003160:	d910      	bls.n	8003184 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003162:	4b67      	ldr	r3, [pc, #412]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f023 020f 	bic.w	r2, r3, #15
 800316a:	4965      	ldr	r1, [pc, #404]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	4313      	orrs	r3, r2
 8003170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003172:	4b63      	ldr	r3, [pc, #396]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	429a      	cmp	r2, r3
 800317e:	d001      	beq.n	8003184 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0b8      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d020      	beq.n	80031d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b00      	cmp	r3, #0
 800319a:	d005      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800319c:	4b59      	ldr	r3, [pc, #356]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	4a58      	ldr	r2, [pc, #352]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80031a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b4:	4b53      	ldr	r3, [pc, #332]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	4a52      	ldr	r2, [pc, #328]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80031ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c0:	4b50      	ldr	r3, [pc, #320]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	494d      	ldr	r1, [pc, #308]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d040      	beq.n	8003260 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d107      	bne.n	80031f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e6:	4b47      	ldr	r3, [pc, #284]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d115      	bne.n	800321e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e07f      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d107      	bne.n	800320e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031fe:	4b41      	ldr	r3, [pc, #260]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e073      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800320e:	4b3d      	ldr	r3, [pc, #244]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e06b      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800321e:	4b39      	ldr	r3, [pc, #228]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f023 0203 	bic.w	r2, r3, #3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	4936      	ldr	r1, [pc, #216]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 800322c:	4313      	orrs	r3, r2
 800322e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003230:	f7fe fca8 	bl	8001b84 <HAL_GetTick>
 8003234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003236:	e00a      	b.n	800324e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003238:	f7fe fca4 	bl	8001b84 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	f241 3288 	movw	r2, #5000	; 0x1388
 8003246:	4293      	cmp	r3, r2
 8003248:	d901      	bls.n	800324e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e053      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800324e:	4b2d      	ldr	r3, [pc, #180]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 020c 	and.w	r2, r3, #12
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	429a      	cmp	r2, r3
 800325e:	d1eb      	bne.n	8003238 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003260:	4b27      	ldr	r3, [pc, #156]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 030f 	and.w	r3, r3, #15
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	429a      	cmp	r2, r3
 800326c:	d210      	bcs.n	8003290 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326e:	4b24      	ldr	r3, [pc, #144]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f023 020f 	bic.w	r2, r3, #15
 8003276:	4922      	ldr	r1, [pc, #136]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	4313      	orrs	r3, r2
 800327c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800327e:	4b20      	ldr	r3, [pc, #128]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	429a      	cmp	r2, r3
 800328a:	d001      	beq.n	8003290 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e032      	b.n	80032f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800329c:	4b19      	ldr	r3, [pc, #100]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	4916      	ldr	r1, [pc, #88]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032ba:	4b12      	ldr	r3, [pc, #72]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	490e      	ldr	r1, [pc, #56]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ce:	f000 f821 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 80032d2:	4602      	mov	r2, r0
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	490a      	ldr	r1, [pc, #40]	; (8003308 <HAL_RCC_ClockConfig+0x1cc>)
 80032e0:	5ccb      	ldrb	r3, [r1, r3]
 80032e2:	fa22 f303 	lsr.w	r3, r2, r3
 80032e6:	4a09      	ldr	r2, [pc, #36]	; (800330c <HAL_RCC_ClockConfig+0x1d0>)
 80032e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032ea:	4b09      	ldr	r3, [pc, #36]	; (8003310 <HAL_RCC_ClockConfig+0x1d4>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fe fc04 	bl	8001afc <HAL_InitTick>

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40023c00 	.word	0x40023c00
 8003304:	40023800 	.word	0x40023800
 8003308:	08007c50 	.word	0x08007c50
 800330c:	20000000 	.word	0x20000000
 8003310:	20000004 	.word	0x20000004

08003314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003314:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800331c:	2300      	movs	r3, #0
 800331e:	607b      	str	r3, [r7, #4]
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	2300      	movs	r3, #0
 8003326:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800332c:	4b67      	ldr	r3, [pc, #412]	; (80034cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 030c 	and.w	r3, r3, #12
 8003334:	2b08      	cmp	r3, #8
 8003336:	d00d      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0x40>
 8003338:	2b08      	cmp	r3, #8
 800333a:	f200 80bd 	bhi.w	80034b8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x34>
 8003342:	2b04      	cmp	r3, #4
 8003344:	d003      	beq.n	800334e <HAL_RCC_GetSysClockFreq+0x3a>
 8003346:	e0b7      	b.n	80034b8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003348:	4b61      	ldr	r3, [pc, #388]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800334a:	60bb      	str	r3, [r7, #8]
      break;
 800334c:	e0b7      	b.n	80034be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800334e:	4b61      	ldr	r3, [pc, #388]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003350:	60bb      	str	r3, [r7, #8]
      break;
 8003352:	e0b4      	b.n	80034be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003354:	4b5d      	ldr	r3, [pc, #372]	; (80034cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800335c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800335e:	4b5b      	ldr	r3, [pc, #364]	; (80034cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d04d      	beq.n	8003406 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800336a:	4b58      	ldr	r3, [pc, #352]	; (80034cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	099b      	lsrs	r3, r3, #6
 8003370:	461a      	mov	r2, r3
 8003372:	f04f 0300 	mov.w	r3, #0
 8003376:	f240 10ff 	movw	r0, #511	; 0x1ff
 800337a:	f04f 0100 	mov.w	r1, #0
 800337e:	ea02 0800 	and.w	r8, r2, r0
 8003382:	ea03 0901 	and.w	r9, r3, r1
 8003386:	4640      	mov	r0, r8
 8003388:	4649      	mov	r1, r9
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	f04f 0300 	mov.w	r3, #0
 8003392:	014b      	lsls	r3, r1, #5
 8003394:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003398:	0142      	lsls	r2, r0, #5
 800339a:	4610      	mov	r0, r2
 800339c:	4619      	mov	r1, r3
 800339e:	ebb0 0008 	subs.w	r0, r0, r8
 80033a2:	eb61 0109 	sbc.w	r1, r1, r9
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	018b      	lsls	r3, r1, #6
 80033b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80033b4:	0182      	lsls	r2, r0, #6
 80033b6:	1a12      	subs	r2, r2, r0
 80033b8:	eb63 0301 	sbc.w	r3, r3, r1
 80033bc:	f04f 0000 	mov.w	r0, #0
 80033c0:	f04f 0100 	mov.w	r1, #0
 80033c4:	00d9      	lsls	r1, r3, #3
 80033c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033ca:	00d0      	lsls	r0, r2, #3
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	eb12 0208 	adds.w	r2, r2, r8
 80033d4:	eb43 0309 	adc.w	r3, r3, r9
 80033d8:	f04f 0000 	mov.w	r0, #0
 80033dc:	f04f 0100 	mov.w	r1, #0
 80033e0:	0259      	lsls	r1, r3, #9
 80033e2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80033e6:	0250      	lsls	r0, r2, #9
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
 80033ec:	4610      	mov	r0, r2
 80033ee:	4619      	mov	r1, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	461a      	mov	r2, r3
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	f7fd fbf6 	bl	8000be8 <__aeabi_uldivmod>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4613      	mov	r3, r2
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	e04a      	b.n	800349c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003406:	4b31      	ldr	r3, [pc, #196]	; (80034cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	099b      	lsrs	r3, r3, #6
 800340c:	461a      	mov	r2, r3
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003416:	f04f 0100 	mov.w	r1, #0
 800341a:	ea02 0400 	and.w	r4, r2, r0
 800341e:	ea03 0501 	and.w	r5, r3, r1
 8003422:	4620      	mov	r0, r4
 8003424:	4629      	mov	r1, r5
 8003426:	f04f 0200 	mov.w	r2, #0
 800342a:	f04f 0300 	mov.w	r3, #0
 800342e:	014b      	lsls	r3, r1, #5
 8003430:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003434:	0142      	lsls	r2, r0, #5
 8003436:	4610      	mov	r0, r2
 8003438:	4619      	mov	r1, r3
 800343a:	1b00      	subs	r0, r0, r4
 800343c:	eb61 0105 	sbc.w	r1, r1, r5
 8003440:	f04f 0200 	mov.w	r2, #0
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	018b      	lsls	r3, r1, #6
 800344a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800344e:	0182      	lsls	r2, r0, #6
 8003450:	1a12      	subs	r2, r2, r0
 8003452:	eb63 0301 	sbc.w	r3, r3, r1
 8003456:	f04f 0000 	mov.w	r0, #0
 800345a:	f04f 0100 	mov.w	r1, #0
 800345e:	00d9      	lsls	r1, r3, #3
 8003460:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003464:	00d0      	lsls	r0, r2, #3
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	1912      	adds	r2, r2, r4
 800346c:	eb45 0303 	adc.w	r3, r5, r3
 8003470:	f04f 0000 	mov.w	r0, #0
 8003474:	f04f 0100 	mov.w	r1, #0
 8003478:	0299      	lsls	r1, r3, #10
 800347a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800347e:	0290      	lsls	r0, r2, #10
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4610      	mov	r0, r2
 8003486:	4619      	mov	r1, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	461a      	mov	r2, r3
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	f7fd fbaa 	bl	8000be8 <__aeabi_uldivmod>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4613      	mov	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800349c:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	0c1b      	lsrs	r3, r3, #16
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	3301      	adds	r3, #1
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b4:	60bb      	str	r3, [r7, #8]
      break;
 80034b6:	e002      	b.n	80034be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034b8:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80034ba:	60bb      	str	r3, [r7, #8]
      break;
 80034bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034be:	68bb      	ldr	r3, [r7, #8]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034ca:	bf00      	nop
 80034cc:	40023800 	.word	0x40023800
 80034d0:	00f42400 	.word	0x00f42400
 80034d4:	007a1200 	.word	0x007a1200

080034d8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034dc:	4b03      	ldr	r3, [pc, #12]	; (80034ec <HAL_RCC_GetHCLKFreq+0x14>)
 80034de:	681b      	ldr	r3, [r3, #0]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	20000000 	.word	0x20000000

080034f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034f4:	f7ff fff0 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 80034f8:	4602      	mov	r2, r0
 80034fa:	4b05      	ldr	r3, [pc, #20]	; (8003510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	0a9b      	lsrs	r3, r3, #10
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	4903      	ldr	r1, [pc, #12]	; (8003514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003506:	5ccb      	ldrb	r3, [r1, r3]
 8003508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800350c:	4618      	mov	r0, r3
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40023800 	.word	0x40023800
 8003514:	08007c60 	.word	0x08007c60

08003518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800351c:	f7ff ffdc 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 8003520:	4602      	mov	r2, r0
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	0b5b      	lsrs	r3, r3, #13
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	4903      	ldr	r1, [pc, #12]	; (800353c <HAL_RCC_GetPCLK2Freq+0x24>)
 800352e:	5ccb      	ldrb	r3, [r1, r3]
 8003530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003534:	4618      	mov	r0, r3
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40023800 	.word	0x40023800
 800353c:	08007c60 	.word	0x08007c60

08003540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e049      	b.n	80035e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fe f96c 	bl	8001844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2202      	movs	r2, #2
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3304      	adds	r3, #4
 800357c:	4619      	mov	r1, r3
 800357e:	4610      	mov	r0, r2
 8003580:	f000 fa00 	bl	8003984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b01      	cmp	r3, #1
 8003602:	d001      	beq.n	8003608 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e054      	b.n	80036b2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a26      	ldr	r2, [pc, #152]	; (80036c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d022      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003632:	d01d      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a22      	ldr	r2, [pc, #136]	; (80036c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d018      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a21      	ldr	r2, [pc, #132]	; (80036c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d013      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a1f      	ldr	r2, [pc, #124]	; (80036cc <HAL_TIM_Base_Start_IT+0xdc>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00e      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a1e      	ldr	r2, [pc, #120]	; (80036d0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d009      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a1c      	ldr	r2, [pc, #112]	; (80036d4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d004      	beq.n	8003670 <HAL_TIM_Base_Start_IT+0x80>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a1b      	ldr	r2, [pc, #108]	; (80036d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d115      	bne.n	800369c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	4b19      	ldr	r3, [pc, #100]	; (80036dc <HAL_TIM_Base_Start_IT+0xec>)
 8003678:	4013      	ands	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b06      	cmp	r3, #6
 8003680:	d015      	beq.n	80036ae <HAL_TIM_Base_Start_IT+0xbe>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003688:	d011      	beq.n	80036ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0201 	orr.w	r2, r2, #1
 8003698:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800369a:	e008      	b.n	80036ae <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0201 	orr.w	r2, r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	e000      	b.n	80036b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3714      	adds	r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	40010000 	.word	0x40010000
 80036c4:	40000400 	.word	0x40000400
 80036c8:	40000800 	.word	0x40000800
 80036cc:	40000c00 	.word	0x40000c00
 80036d0:	40010400 	.word	0x40010400
 80036d4:	40014000 	.word	0x40014000
 80036d8:	40001800 	.word	0x40001800
 80036dc:	00010007 	.word	0x00010007

080036e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d122      	bne.n	800373c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b02      	cmp	r3, #2
 8003702:	d11b      	bne.n	800373c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f06f 0202 	mvn.w	r2, #2
 800370c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2201      	movs	r2, #1
 8003712:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	f003 0303 	and.w	r3, r3, #3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f90f 	bl	8003946 <HAL_TIM_IC_CaptureCallback>
 8003728:	e005      	b.n	8003736 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 f901 	bl	8003932 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 f912 	bl	800395a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	f003 0304 	and.w	r3, r3, #4
 8003746:	2b04      	cmp	r3, #4
 8003748:	d122      	bne.n	8003790 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b04      	cmp	r3, #4
 8003756:	d11b      	bne.n	8003790 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f06f 0204 	mvn.w	r2, #4
 8003760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2202      	movs	r2, #2
 8003766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8e5 	bl	8003946 <HAL_TIM_IC_CaptureCallback>
 800377c:	e005      	b.n	800378a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f8d7 	bl	8003932 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 f8e8 	bl	800395a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b08      	cmp	r3, #8
 800379c:	d122      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0308 	and.w	r3, r3, #8
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d11b      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f06f 0208 	mvn.w	r2, #8
 80037b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2204      	movs	r2, #4
 80037ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	f003 0303 	and.w	r3, r3, #3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f8bb 	bl	8003946 <HAL_TIM_IC_CaptureCallback>
 80037d0:	e005      	b.n	80037de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f8ad 	bl	8003932 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 f8be 	bl	800395a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f003 0310 	and.w	r3, r3, #16
 80037ee:	2b10      	cmp	r3, #16
 80037f0:	d122      	bne.n	8003838 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	d11b      	bne.n	8003838 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0210 	mvn.w	r2, #16
 8003808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2208      	movs	r2, #8
 800380e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 f891 	bl	8003946 <HAL_TIM_IC_CaptureCallback>
 8003824:	e005      	b.n	8003832 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f883 	bl	8003932 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 f894 	bl	800395a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b01      	cmp	r3, #1
 8003844:	d10e      	bne.n	8003864 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	f003 0301 	and.w	r3, r3, #1
 8003850:	2b01      	cmp	r3, #1
 8003852:	d107      	bne.n	8003864 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f06f 0201 	mvn.w	r2, #1
 800385c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f85d 	bl	800391e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800386e:	2b80      	cmp	r3, #128	; 0x80
 8003870:	d10e      	bne.n	8003890 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387c:	2b80      	cmp	r3, #128	; 0x80
 800387e:	d107      	bne.n	8003890 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 f924 	bl	8003ad8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800389a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800389e:	d10e      	bne.n	80038be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038aa:	2b80      	cmp	r3, #128	; 0x80
 80038ac:	d107      	bne.n	80038be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80038b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 f917 	bl	8003aec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c8:	2b40      	cmp	r3, #64	; 0x40
 80038ca:	d10e      	bne.n	80038ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d6:	2b40      	cmp	r3, #64	; 0x40
 80038d8:	d107      	bne.n	80038ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f000 f842 	bl	800396e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b20      	cmp	r3, #32
 80038f6:	d10e      	bne.n	8003916 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	f003 0320 	and.w	r3, r3, #32
 8003902:	2b20      	cmp	r3, #32
 8003904:	d107      	bne.n	8003916 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f06f 0220 	mvn.w	r2, #32
 800390e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 f8d7 	bl	8003ac4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003916:	bf00      	nop
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
	...

08003984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a40      	ldr	r2, [pc, #256]	; (8003a98 <TIM_Base_SetConfig+0x114>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d013      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a2:	d00f      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a3d      	ldr	r2, [pc, #244]	; (8003a9c <TIM_Base_SetConfig+0x118>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d00b      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a3c      	ldr	r2, [pc, #240]	; (8003aa0 <TIM_Base_SetConfig+0x11c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d007      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a3b      	ldr	r2, [pc, #236]	; (8003aa4 <TIM_Base_SetConfig+0x120>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d003      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a3a      	ldr	r2, [pc, #232]	; (8003aa8 <TIM_Base_SetConfig+0x124>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d108      	bne.n	80039d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a2f      	ldr	r2, [pc, #188]	; (8003a98 <TIM_Base_SetConfig+0x114>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d02b      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039e4:	d027      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a2c      	ldr	r2, [pc, #176]	; (8003a9c <TIM_Base_SetConfig+0x118>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d023      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a2b      	ldr	r2, [pc, #172]	; (8003aa0 <TIM_Base_SetConfig+0x11c>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d01f      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a2a      	ldr	r2, [pc, #168]	; (8003aa4 <TIM_Base_SetConfig+0x120>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d01b      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a29      	ldr	r2, [pc, #164]	; (8003aa8 <TIM_Base_SetConfig+0x124>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d017      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a28      	ldr	r2, [pc, #160]	; (8003aac <TIM_Base_SetConfig+0x128>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d013      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a27      	ldr	r2, [pc, #156]	; (8003ab0 <TIM_Base_SetConfig+0x12c>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d00f      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a26      	ldr	r2, [pc, #152]	; (8003ab4 <TIM_Base_SetConfig+0x130>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d00b      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a25      	ldr	r2, [pc, #148]	; (8003ab8 <TIM_Base_SetConfig+0x134>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d007      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a24      	ldr	r2, [pc, #144]	; (8003abc <TIM_Base_SetConfig+0x138>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d003      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a23      	ldr	r2, [pc, #140]	; (8003ac0 <TIM_Base_SetConfig+0x13c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d108      	bne.n	8003a48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a0a      	ldr	r2, [pc, #40]	; (8003a98 <TIM_Base_SetConfig+0x114>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d003      	beq.n	8003a7c <TIM_Base_SetConfig+0xf8>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a0c      	ldr	r2, [pc, #48]	; (8003aa8 <TIM_Base_SetConfig+0x124>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d103      	bne.n	8003a84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	691a      	ldr	r2, [r3, #16]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	615a      	str	r2, [r3, #20]
}
 8003a8a:	bf00      	nop
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	40010000 	.word	0x40010000
 8003a9c:	40000400 	.word	0x40000400
 8003aa0:	40000800 	.word	0x40000800
 8003aa4:	40000c00 	.word	0x40000c00
 8003aa8:	40010400 	.word	0x40010400
 8003aac:	40014000 	.word	0x40014000
 8003ab0:	40014400 	.word	0x40014400
 8003ab4:	40014800 	.word	0x40014800
 8003ab8:	40001800 	.word	0x40001800
 8003abc:	40001c00 	.word	0x40001c00
 8003ac0:	40002000 	.word	0x40002000

08003ac4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e040      	b.n	8003b94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d106      	bne.n	8003b28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fd fe12 	bl	800174c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2224      	movs	r2, #36	; 0x24
 8003b2c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0201 	bic.w	r2, r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 fb96 	bl	8004270 <UART_SetConfig>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e022      	b.n	8003b94 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 fdec 	bl	8004734 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0201 	orr.w	r2, r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fe73 	bl	8004878 <UART_CheckIdleState>
 8003b92:	4603      	mov	r3, r0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b08a      	sub	sp, #40	; 0x28
 8003ba0:	af02      	add	r7, sp, #8
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	603b      	str	r3, [r7, #0]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bb0:	2b20      	cmp	r3, #32
 8003bb2:	f040 8081 	bne.w	8003cb8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d002      	beq.n	8003bc2 <HAL_UART_Transmit+0x26>
 8003bbc:	88fb      	ldrh	r3, [r7, #6]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e079      	b.n	8003cba <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_UART_Transmit+0x38>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e072      	b.n	8003cba <HAL_UART_Transmit+0x11e>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2221      	movs	r2, #33	; 0x21
 8003be8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bea:	f7fd ffcb 	bl	8001b84 <HAL_GetTick>
 8003bee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	88fa      	ldrh	r2, [r7, #6]
 8003bfc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c08:	d108      	bne.n	8003c1c <HAL_UART_Transmit+0x80>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d104      	bne.n	8003c1c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	61bb      	str	r3, [r7, #24]
 8003c1a:	e003      	b.n	8003c24 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003c2c:	e02c      	b.n	8003c88 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2200      	movs	r2, #0
 8003c36:	2180      	movs	r1, #128	; 0x80
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 fe50 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e038      	b.n	8003cba <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10b      	bne.n	8003c66 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	881b      	ldrh	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c5c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	3302      	adds	r3, #2
 8003c62:	61bb      	str	r3, [r7, #24]
 8003c64:	e007      	b.n	8003c76 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	781a      	ldrb	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	3301      	adds	r3, #1
 8003c74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1cc      	bne.n	8003c2e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	2140      	movs	r1, #64	; 0x40
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 fe1d 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e005      	b.n	8003cba <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	e000      	b.n	8003cba <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003cb8:	2302      	movs	r3, #2
  }
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3720      	adds	r7, #32
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b0ba      	sub	sp, #232	; 0xe8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003cee:	f640 030f 	movw	r3, #2063	; 0x80f
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003cf8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d115      	bne.n	8003d2c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d04:	f003 0320 	and.w	r3, r3, #32
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00f      	beq.n	8003d2c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d10:	f003 0320 	and.w	r3, r3, #32
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d009      	beq.n	8003d2c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 828f 	beq.w	8004240 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	4798      	blx	r3
      }
      return;
 8003d2a:	e289      	b.n	8004240 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003d2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 8117 	beq.w	8003f64 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003d42:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d46:	4b85      	ldr	r3, [pc, #532]	; (8003f5c <HAL_UART_IRQHandler+0x298>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 810a 	beq.w	8003f64 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d011      	beq.n	8003d80 <HAL_UART_IRQHandler+0xbc>
 8003d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00b      	beq.n	8003d80 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d76:	f043 0201 	orr.w	r2, r3, #1
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d011      	beq.n	8003db0 <HAL_UART_IRQHandler+0xec>
 8003d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00b      	beq.n	8003db0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003da6:	f043 0204 	orr.w	r2, r3, #4
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d011      	beq.n	8003de0 <HAL_UART_IRQHandler+0x11c>
 8003dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00b      	beq.n	8003de0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dd6:	f043 0202 	orr.w	r2, r3, #2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d017      	beq.n	8003e1c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003df0:	f003 0320 	and.w	r3, r3, #32
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d105      	bne.n	8003e04 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003df8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dfc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00b      	beq.n	8003e1c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2208      	movs	r2, #8
 8003e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e12:	f043 0208 	orr.w	r2, r3, #8
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d012      	beq.n	8003e4e <HAL_UART_IRQHandler+0x18a>
 8003e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00c      	beq.n	8003e4e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e44:	f043 0220 	orr.w	r2, r3, #32
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 81f5 	beq.w	8004244 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e5e:	f003 0320 	and.w	r3, r3, #32
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00d      	beq.n	8003e82 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e6a:	f003 0320 	and.w	r3, r3, #32
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e88:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e96:	2b40      	cmp	r3, #64	; 0x40
 8003e98:	d005      	beq.n	8003ea6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003e9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003e9e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d04f      	beq.n	8003f46 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 fddd 	bl	8004a66 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb6:	2b40      	cmp	r3, #64	; 0x40
 8003eb8:	d141      	bne.n	8003f3e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3308      	adds	r3, #8
 8003ec0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ec8:	e853 3f00 	ldrex	r3, [r3]
 8003ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ed4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ed8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	3308      	adds	r3, #8
 8003ee2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003ee6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003eea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ef2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003ef6:	e841 2300 	strex	r3, r2, [r1]
 8003efa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003efe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1d9      	bne.n	8003eba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d013      	beq.n	8003f36 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f12:	4a13      	ldr	r2, [pc, #76]	; (8003f60 <HAL_UART_IRQHandler+0x29c>)
 8003f14:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe fc5d 	bl	80027da <HAL_DMA_Abort_IT>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d017      	beq.n	8003f56 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003f30:	4610      	mov	r0, r2
 8003f32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f34:	e00f      	b.n	8003f56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f7fd fa7e 	bl	8001438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f3c:	e00b      	b.n	8003f56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7fd fa7a 	bl	8001438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f44:	e007      	b.n	8003f56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7fd fa76 	bl	8001438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003f54:	e176      	b.n	8004244 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f56:	bf00      	nop
    return;
 8003f58:	e174      	b.n	8004244 <HAL_UART_IRQHandler+0x580>
 8003f5a:	bf00      	nop
 8003f5c:	04000120 	.word	0x04000120
 8003f60:	08004b2d 	.word	0x08004b2d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	f040 8144 	bne.w	80041f6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f72:	f003 0310 	and.w	r3, r3, #16
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 813d 	beq.w	80041f6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 8136 	beq.w	80041f6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2210      	movs	r2, #16
 8003f90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9c:	2b40      	cmp	r3, #64	; 0x40
 8003f9e:	f040 80b2 	bne.w	8004106 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 8148 	beq.w	8004248 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003fbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	f080 8140 	bcs.w	8004248 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fdc:	f000 8085 	beq.w	80040ea <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fec:	e853 3f00 	ldrex	r3, [r3]
 8003ff0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	461a      	mov	r2, r3
 8004006:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800400a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800400e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004016:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800401a:	e841 2300 	strex	r3, r2, [r1]
 800401e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1da      	bne.n	8003fe0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	3308      	adds	r3, #8
 8004030:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800403a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800403c:	f023 0301 	bic.w	r3, r3, #1
 8004040:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3308      	adds	r3, #8
 800404a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800404e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004052:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004054:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004056:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800405a:	e841 2300 	strex	r3, r2, [r1]
 800405e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004060:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1e1      	bne.n	800402a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3308      	adds	r3, #8
 800406c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004070:	e853 3f00 	ldrex	r3, [r3]
 8004074:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800407c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	3308      	adds	r3, #8
 8004086:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800408a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800408c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004090:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004092:	e841 2300 	strex	r3, r2, [r1]
 8004096:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1e3      	bne.n	8004066 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2220      	movs	r2, #32
 80040a2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80040b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ba:	f023 0310 	bic.w	r3, r3, #16
 80040be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80040cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80040ce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040d4:	e841 2300 	strex	r3, r2, [r1]
 80040d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80040da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1e4      	bne.n	80040aa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fe fb08 	bl	80026fa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	4619      	mov	r1, r3
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f8aa 	bl	8004258 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004104:	e0a0      	b.n	8004248 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004112:	b29b      	uxth	r3, r3
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 8092 	beq.w	800424c <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8004128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 808d 	beq.w	800424c <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004142:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004146:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	461a      	mov	r2, r3
 8004150:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004154:	647b      	str	r3, [r7, #68]	; 0x44
 8004156:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004158:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800415a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800415c:	e841 2300 	strex	r3, r2, [r1]
 8004160:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004162:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004164:	2b00      	cmp	r3, #0
 8004166:	d1e4      	bne.n	8004132 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	3308      	adds	r3, #8
 800416e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	e853 3f00 	ldrex	r3, [r3]
 8004176:	623b      	str	r3, [r7, #32]
   return(result);
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	f023 0301 	bic.w	r3, r3, #1
 800417e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3308      	adds	r3, #8
 8004188:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800418c:	633a      	str	r2, [r7, #48]	; 0x30
 800418e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004190:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004194:	e841 2300 	strex	r3, r2, [r1]
 8004198:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800419a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1e3      	bne.n	8004168 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2220      	movs	r2, #32
 80041a4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	e853 3f00 	ldrex	r3, [r3]
 80041be:	60fb      	str	r3, [r7, #12]
   return(result);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f023 0310 	bic.w	r3, r3, #16
 80041c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d8:	69b9      	ldr	r1, [r7, #24]
 80041da:	69fa      	ldr	r2, [r7, #28]
 80041dc:	e841 2300 	strex	r3, r2, [r1]
 80041e0:	617b      	str	r3, [r7, #20]
   return(result);
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1e4      	bne.n	80041b2 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041ec:	4619      	mov	r1, r3
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f832 	bl	8004258 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80041f4:	e02a      	b.n	800424c <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80041f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00e      	beq.n	8004220 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420a:	2b00      	cmp	r3, #0
 800420c:	d008      	beq.n	8004220 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004212:	2b00      	cmp	r3, #0
 8004214:	d01c      	beq.n	8004250 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	4798      	blx	r3
    }
    return;
 800421e:	e017      	b.n	8004250 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004228:	2b00      	cmp	r3, #0
 800422a:	d012      	beq.n	8004252 <HAL_UART_IRQHandler+0x58e>
 800422c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00c      	beq.n	8004252 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fc8d 	bl	8004b58 <UART_EndTransmit_IT>
    return;
 800423e:	e008      	b.n	8004252 <HAL_UART_IRQHandler+0x58e>
      return;
 8004240:	bf00      	nop
 8004242:	e006      	b.n	8004252 <HAL_UART_IRQHandler+0x58e>
    return;
 8004244:	bf00      	nop
 8004246:	e004      	b.n	8004252 <HAL_UART_IRQHandler+0x58e>
      return;
 8004248:	bf00      	nop
 800424a:	e002      	b.n	8004252 <HAL_UART_IRQHandler+0x58e>
      return;
 800424c:	bf00      	nop
 800424e:	e000      	b.n	8004252 <HAL_UART_IRQHandler+0x58e>
    return;
 8004250:	bf00      	nop
  }

}
 8004252:	37e8      	adds	r7, #232	; 0xe8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	460b      	mov	r3, r1
 8004262:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004278:	2300      	movs	r3, #0
 800427a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	431a      	orrs	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	4313      	orrs	r3, r2
 8004292:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	4ba7      	ldr	r3, [pc, #668]	; (8004538 <UART_SetConfig+0x2c8>)
 800429c:	4013      	ands	r3, r2
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6812      	ldr	r2, [r2, #0]
 80042a2:	6979      	ldr	r1, [r7, #20]
 80042a4:	430b      	orrs	r3, r1
 80042a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68da      	ldr	r2, [r3, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	430a      	orrs	r2, r1
 80042bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	697a      	ldr	r2, [r7, #20]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	430a      	orrs	r2, r1
 80042e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a95      	ldr	r2, [pc, #596]	; (800453c <UART_SetConfig+0x2cc>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d120      	bne.n	800432e <UART_SetConfig+0xbe>
 80042ec:	4b94      	ldr	r3, [pc, #592]	; (8004540 <UART_SetConfig+0x2d0>)
 80042ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	2b03      	cmp	r3, #3
 80042f8:	d816      	bhi.n	8004328 <UART_SetConfig+0xb8>
 80042fa:	a201      	add	r2, pc, #4	; (adr r2, 8004300 <UART_SetConfig+0x90>)
 80042fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004300:	08004311 	.word	0x08004311
 8004304:	0800431d 	.word	0x0800431d
 8004308:	08004317 	.word	0x08004317
 800430c:	08004323 	.word	0x08004323
 8004310:	2301      	movs	r3, #1
 8004312:	77fb      	strb	r3, [r7, #31]
 8004314:	e14f      	b.n	80045b6 <UART_SetConfig+0x346>
 8004316:	2302      	movs	r3, #2
 8004318:	77fb      	strb	r3, [r7, #31]
 800431a:	e14c      	b.n	80045b6 <UART_SetConfig+0x346>
 800431c:	2304      	movs	r3, #4
 800431e:	77fb      	strb	r3, [r7, #31]
 8004320:	e149      	b.n	80045b6 <UART_SetConfig+0x346>
 8004322:	2308      	movs	r3, #8
 8004324:	77fb      	strb	r3, [r7, #31]
 8004326:	e146      	b.n	80045b6 <UART_SetConfig+0x346>
 8004328:	2310      	movs	r3, #16
 800432a:	77fb      	strb	r3, [r7, #31]
 800432c:	e143      	b.n	80045b6 <UART_SetConfig+0x346>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a84      	ldr	r2, [pc, #528]	; (8004544 <UART_SetConfig+0x2d4>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d132      	bne.n	800439e <UART_SetConfig+0x12e>
 8004338:	4b81      	ldr	r3, [pc, #516]	; (8004540 <UART_SetConfig+0x2d0>)
 800433a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800433e:	f003 030c 	and.w	r3, r3, #12
 8004342:	2b0c      	cmp	r3, #12
 8004344:	d828      	bhi.n	8004398 <UART_SetConfig+0x128>
 8004346:	a201      	add	r2, pc, #4	; (adr r2, 800434c <UART_SetConfig+0xdc>)
 8004348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434c:	08004381 	.word	0x08004381
 8004350:	08004399 	.word	0x08004399
 8004354:	08004399 	.word	0x08004399
 8004358:	08004399 	.word	0x08004399
 800435c:	0800438d 	.word	0x0800438d
 8004360:	08004399 	.word	0x08004399
 8004364:	08004399 	.word	0x08004399
 8004368:	08004399 	.word	0x08004399
 800436c:	08004387 	.word	0x08004387
 8004370:	08004399 	.word	0x08004399
 8004374:	08004399 	.word	0x08004399
 8004378:	08004399 	.word	0x08004399
 800437c:	08004393 	.word	0x08004393
 8004380:	2300      	movs	r3, #0
 8004382:	77fb      	strb	r3, [r7, #31]
 8004384:	e117      	b.n	80045b6 <UART_SetConfig+0x346>
 8004386:	2302      	movs	r3, #2
 8004388:	77fb      	strb	r3, [r7, #31]
 800438a:	e114      	b.n	80045b6 <UART_SetConfig+0x346>
 800438c:	2304      	movs	r3, #4
 800438e:	77fb      	strb	r3, [r7, #31]
 8004390:	e111      	b.n	80045b6 <UART_SetConfig+0x346>
 8004392:	2308      	movs	r3, #8
 8004394:	77fb      	strb	r3, [r7, #31]
 8004396:	e10e      	b.n	80045b6 <UART_SetConfig+0x346>
 8004398:	2310      	movs	r3, #16
 800439a:	77fb      	strb	r3, [r7, #31]
 800439c:	e10b      	b.n	80045b6 <UART_SetConfig+0x346>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a69      	ldr	r2, [pc, #420]	; (8004548 <UART_SetConfig+0x2d8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d120      	bne.n	80043ea <UART_SetConfig+0x17a>
 80043a8:	4b65      	ldr	r3, [pc, #404]	; (8004540 <UART_SetConfig+0x2d0>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ae:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80043b2:	2b30      	cmp	r3, #48	; 0x30
 80043b4:	d013      	beq.n	80043de <UART_SetConfig+0x16e>
 80043b6:	2b30      	cmp	r3, #48	; 0x30
 80043b8:	d814      	bhi.n	80043e4 <UART_SetConfig+0x174>
 80043ba:	2b20      	cmp	r3, #32
 80043bc:	d009      	beq.n	80043d2 <UART_SetConfig+0x162>
 80043be:	2b20      	cmp	r3, #32
 80043c0:	d810      	bhi.n	80043e4 <UART_SetConfig+0x174>
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d002      	beq.n	80043cc <UART_SetConfig+0x15c>
 80043c6:	2b10      	cmp	r3, #16
 80043c8:	d006      	beq.n	80043d8 <UART_SetConfig+0x168>
 80043ca:	e00b      	b.n	80043e4 <UART_SetConfig+0x174>
 80043cc:	2300      	movs	r3, #0
 80043ce:	77fb      	strb	r3, [r7, #31]
 80043d0:	e0f1      	b.n	80045b6 <UART_SetConfig+0x346>
 80043d2:	2302      	movs	r3, #2
 80043d4:	77fb      	strb	r3, [r7, #31]
 80043d6:	e0ee      	b.n	80045b6 <UART_SetConfig+0x346>
 80043d8:	2304      	movs	r3, #4
 80043da:	77fb      	strb	r3, [r7, #31]
 80043dc:	e0eb      	b.n	80045b6 <UART_SetConfig+0x346>
 80043de:	2308      	movs	r3, #8
 80043e0:	77fb      	strb	r3, [r7, #31]
 80043e2:	e0e8      	b.n	80045b6 <UART_SetConfig+0x346>
 80043e4:	2310      	movs	r3, #16
 80043e6:	77fb      	strb	r3, [r7, #31]
 80043e8:	e0e5      	b.n	80045b6 <UART_SetConfig+0x346>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a57      	ldr	r2, [pc, #348]	; (800454c <UART_SetConfig+0x2dc>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d120      	bne.n	8004436 <UART_SetConfig+0x1c6>
 80043f4:	4b52      	ldr	r3, [pc, #328]	; (8004540 <UART_SetConfig+0x2d0>)
 80043f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80043fe:	2bc0      	cmp	r3, #192	; 0xc0
 8004400:	d013      	beq.n	800442a <UART_SetConfig+0x1ba>
 8004402:	2bc0      	cmp	r3, #192	; 0xc0
 8004404:	d814      	bhi.n	8004430 <UART_SetConfig+0x1c0>
 8004406:	2b80      	cmp	r3, #128	; 0x80
 8004408:	d009      	beq.n	800441e <UART_SetConfig+0x1ae>
 800440a:	2b80      	cmp	r3, #128	; 0x80
 800440c:	d810      	bhi.n	8004430 <UART_SetConfig+0x1c0>
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <UART_SetConfig+0x1a8>
 8004412:	2b40      	cmp	r3, #64	; 0x40
 8004414:	d006      	beq.n	8004424 <UART_SetConfig+0x1b4>
 8004416:	e00b      	b.n	8004430 <UART_SetConfig+0x1c0>
 8004418:	2300      	movs	r3, #0
 800441a:	77fb      	strb	r3, [r7, #31]
 800441c:	e0cb      	b.n	80045b6 <UART_SetConfig+0x346>
 800441e:	2302      	movs	r3, #2
 8004420:	77fb      	strb	r3, [r7, #31]
 8004422:	e0c8      	b.n	80045b6 <UART_SetConfig+0x346>
 8004424:	2304      	movs	r3, #4
 8004426:	77fb      	strb	r3, [r7, #31]
 8004428:	e0c5      	b.n	80045b6 <UART_SetConfig+0x346>
 800442a:	2308      	movs	r3, #8
 800442c:	77fb      	strb	r3, [r7, #31]
 800442e:	e0c2      	b.n	80045b6 <UART_SetConfig+0x346>
 8004430:	2310      	movs	r3, #16
 8004432:	77fb      	strb	r3, [r7, #31]
 8004434:	e0bf      	b.n	80045b6 <UART_SetConfig+0x346>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a45      	ldr	r2, [pc, #276]	; (8004550 <UART_SetConfig+0x2e0>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d125      	bne.n	800448c <UART_SetConfig+0x21c>
 8004440:	4b3f      	ldr	r3, [pc, #252]	; (8004540 <UART_SetConfig+0x2d0>)
 8004442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800444a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800444e:	d017      	beq.n	8004480 <UART_SetConfig+0x210>
 8004450:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004454:	d817      	bhi.n	8004486 <UART_SetConfig+0x216>
 8004456:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800445a:	d00b      	beq.n	8004474 <UART_SetConfig+0x204>
 800445c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004460:	d811      	bhi.n	8004486 <UART_SetConfig+0x216>
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <UART_SetConfig+0x1fe>
 8004466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800446a:	d006      	beq.n	800447a <UART_SetConfig+0x20a>
 800446c:	e00b      	b.n	8004486 <UART_SetConfig+0x216>
 800446e:	2300      	movs	r3, #0
 8004470:	77fb      	strb	r3, [r7, #31]
 8004472:	e0a0      	b.n	80045b6 <UART_SetConfig+0x346>
 8004474:	2302      	movs	r3, #2
 8004476:	77fb      	strb	r3, [r7, #31]
 8004478:	e09d      	b.n	80045b6 <UART_SetConfig+0x346>
 800447a:	2304      	movs	r3, #4
 800447c:	77fb      	strb	r3, [r7, #31]
 800447e:	e09a      	b.n	80045b6 <UART_SetConfig+0x346>
 8004480:	2308      	movs	r3, #8
 8004482:	77fb      	strb	r3, [r7, #31]
 8004484:	e097      	b.n	80045b6 <UART_SetConfig+0x346>
 8004486:	2310      	movs	r3, #16
 8004488:	77fb      	strb	r3, [r7, #31]
 800448a:	e094      	b.n	80045b6 <UART_SetConfig+0x346>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a30      	ldr	r2, [pc, #192]	; (8004554 <UART_SetConfig+0x2e4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d125      	bne.n	80044e2 <UART_SetConfig+0x272>
 8004496:	4b2a      	ldr	r3, [pc, #168]	; (8004540 <UART_SetConfig+0x2d0>)
 8004498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800449c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044a4:	d017      	beq.n	80044d6 <UART_SetConfig+0x266>
 80044a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044aa:	d817      	bhi.n	80044dc <UART_SetConfig+0x26c>
 80044ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b0:	d00b      	beq.n	80044ca <UART_SetConfig+0x25a>
 80044b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b6:	d811      	bhi.n	80044dc <UART_SetConfig+0x26c>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d003      	beq.n	80044c4 <UART_SetConfig+0x254>
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c0:	d006      	beq.n	80044d0 <UART_SetConfig+0x260>
 80044c2:	e00b      	b.n	80044dc <UART_SetConfig+0x26c>
 80044c4:	2301      	movs	r3, #1
 80044c6:	77fb      	strb	r3, [r7, #31]
 80044c8:	e075      	b.n	80045b6 <UART_SetConfig+0x346>
 80044ca:	2302      	movs	r3, #2
 80044cc:	77fb      	strb	r3, [r7, #31]
 80044ce:	e072      	b.n	80045b6 <UART_SetConfig+0x346>
 80044d0:	2304      	movs	r3, #4
 80044d2:	77fb      	strb	r3, [r7, #31]
 80044d4:	e06f      	b.n	80045b6 <UART_SetConfig+0x346>
 80044d6:	2308      	movs	r3, #8
 80044d8:	77fb      	strb	r3, [r7, #31]
 80044da:	e06c      	b.n	80045b6 <UART_SetConfig+0x346>
 80044dc:	2310      	movs	r3, #16
 80044de:	77fb      	strb	r3, [r7, #31]
 80044e0:	e069      	b.n	80045b6 <UART_SetConfig+0x346>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a1c      	ldr	r2, [pc, #112]	; (8004558 <UART_SetConfig+0x2e8>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d137      	bne.n	800455c <UART_SetConfig+0x2ec>
 80044ec:	4b14      	ldr	r3, [pc, #80]	; (8004540 <UART_SetConfig+0x2d0>)
 80044ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80044f6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80044fa:	d017      	beq.n	800452c <UART_SetConfig+0x2bc>
 80044fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004500:	d817      	bhi.n	8004532 <UART_SetConfig+0x2c2>
 8004502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004506:	d00b      	beq.n	8004520 <UART_SetConfig+0x2b0>
 8004508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800450c:	d811      	bhi.n	8004532 <UART_SetConfig+0x2c2>
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <UART_SetConfig+0x2aa>
 8004512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004516:	d006      	beq.n	8004526 <UART_SetConfig+0x2b6>
 8004518:	e00b      	b.n	8004532 <UART_SetConfig+0x2c2>
 800451a:	2300      	movs	r3, #0
 800451c:	77fb      	strb	r3, [r7, #31]
 800451e:	e04a      	b.n	80045b6 <UART_SetConfig+0x346>
 8004520:	2302      	movs	r3, #2
 8004522:	77fb      	strb	r3, [r7, #31]
 8004524:	e047      	b.n	80045b6 <UART_SetConfig+0x346>
 8004526:	2304      	movs	r3, #4
 8004528:	77fb      	strb	r3, [r7, #31]
 800452a:	e044      	b.n	80045b6 <UART_SetConfig+0x346>
 800452c:	2308      	movs	r3, #8
 800452e:	77fb      	strb	r3, [r7, #31]
 8004530:	e041      	b.n	80045b6 <UART_SetConfig+0x346>
 8004532:	2310      	movs	r3, #16
 8004534:	77fb      	strb	r3, [r7, #31]
 8004536:	e03e      	b.n	80045b6 <UART_SetConfig+0x346>
 8004538:	efff69f3 	.word	0xefff69f3
 800453c:	40011000 	.word	0x40011000
 8004540:	40023800 	.word	0x40023800
 8004544:	40004400 	.word	0x40004400
 8004548:	40004800 	.word	0x40004800
 800454c:	40004c00 	.word	0x40004c00
 8004550:	40005000 	.word	0x40005000
 8004554:	40011400 	.word	0x40011400
 8004558:	40007800 	.word	0x40007800
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a71      	ldr	r2, [pc, #452]	; (8004728 <UART_SetConfig+0x4b8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d125      	bne.n	80045b2 <UART_SetConfig+0x342>
 8004566:	4b71      	ldr	r3, [pc, #452]	; (800472c <UART_SetConfig+0x4bc>)
 8004568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800456c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004570:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004574:	d017      	beq.n	80045a6 <UART_SetConfig+0x336>
 8004576:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800457a:	d817      	bhi.n	80045ac <UART_SetConfig+0x33c>
 800457c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004580:	d00b      	beq.n	800459a <UART_SetConfig+0x32a>
 8004582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004586:	d811      	bhi.n	80045ac <UART_SetConfig+0x33c>
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <UART_SetConfig+0x324>
 800458c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004590:	d006      	beq.n	80045a0 <UART_SetConfig+0x330>
 8004592:	e00b      	b.n	80045ac <UART_SetConfig+0x33c>
 8004594:	2300      	movs	r3, #0
 8004596:	77fb      	strb	r3, [r7, #31]
 8004598:	e00d      	b.n	80045b6 <UART_SetConfig+0x346>
 800459a:	2302      	movs	r3, #2
 800459c:	77fb      	strb	r3, [r7, #31]
 800459e:	e00a      	b.n	80045b6 <UART_SetConfig+0x346>
 80045a0:	2304      	movs	r3, #4
 80045a2:	77fb      	strb	r3, [r7, #31]
 80045a4:	e007      	b.n	80045b6 <UART_SetConfig+0x346>
 80045a6:	2308      	movs	r3, #8
 80045a8:	77fb      	strb	r3, [r7, #31]
 80045aa:	e004      	b.n	80045b6 <UART_SetConfig+0x346>
 80045ac:	2310      	movs	r3, #16
 80045ae:	77fb      	strb	r3, [r7, #31]
 80045b0:	e001      	b.n	80045b6 <UART_SetConfig+0x346>
 80045b2:	2310      	movs	r3, #16
 80045b4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045be:	d15a      	bne.n	8004676 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80045c0:	7ffb      	ldrb	r3, [r7, #31]
 80045c2:	2b08      	cmp	r3, #8
 80045c4:	d827      	bhi.n	8004616 <UART_SetConfig+0x3a6>
 80045c6:	a201      	add	r2, pc, #4	; (adr r2, 80045cc <UART_SetConfig+0x35c>)
 80045c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045cc:	080045f1 	.word	0x080045f1
 80045d0:	080045f9 	.word	0x080045f9
 80045d4:	08004601 	.word	0x08004601
 80045d8:	08004617 	.word	0x08004617
 80045dc:	08004607 	.word	0x08004607
 80045e0:	08004617 	.word	0x08004617
 80045e4:	08004617 	.word	0x08004617
 80045e8:	08004617 	.word	0x08004617
 80045ec:	0800460f 	.word	0x0800460f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045f0:	f7fe ff7e 	bl	80034f0 <HAL_RCC_GetPCLK1Freq>
 80045f4:	61b8      	str	r0, [r7, #24]
        break;
 80045f6:	e013      	b.n	8004620 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045f8:	f7fe ff8e 	bl	8003518 <HAL_RCC_GetPCLK2Freq>
 80045fc:	61b8      	str	r0, [r7, #24]
        break;
 80045fe:	e00f      	b.n	8004620 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004600:	4b4b      	ldr	r3, [pc, #300]	; (8004730 <UART_SetConfig+0x4c0>)
 8004602:	61bb      	str	r3, [r7, #24]
        break;
 8004604:	e00c      	b.n	8004620 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004606:	f7fe fe85 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 800460a:	61b8      	str	r0, [r7, #24]
        break;
 800460c:	e008      	b.n	8004620 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800460e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004612:	61bb      	str	r3, [r7, #24]
        break;
 8004614:	e004      	b.n	8004620 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	77bb      	strb	r3, [r7, #30]
        break;
 800461e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d074      	beq.n	8004710 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	005a      	lsls	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	085b      	lsrs	r3, r3, #1
 8004630:	441a      	add	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	fbb2 f3f3 	udiv	r3, r2, r3
 800463a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	2b0f      	cmp	r3, #15
 8004640:	d916      	bls.n	8004670 <UART_SetConfig+0x400>
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004648:	d212      	bcs.n	8004670 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	b29b      	uxth	r3, r3
 800464e:	f023 030f 	bic.w	r3, r3, #15
 8004652:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	085b      	lsrs	r3, r3, #1
 8004658:	b29b      	uxth	r3, r3
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	b29a      	uxth	r2, r3
 8004660:	89fb      	ldrh	r3, [r7, #14]
 8004662:	4313      	orrs	r3, r2
 8004664:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	89fa      	ldrh	r2, [r7, #14]
 800466c:	60da      	str	r2, [r3, #12]
 800466e:	e04f      	b.n	8004710 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	77bb      	strb	r3, [r7, #30]
 8004674:	e04c      	b.n	8004710 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004676:	7ffb      	ldrb	r3, [r7, #31]
 8004678:	2b08      	cmp	r3, #8
 800467a:	d828      	bhi.n	80046ce <UART_SetConfig+0x45e>
 800467c:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <UART_SetConfig+0x414>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	080046a9 	.word	0x080046a9
 8004688:	080046b1 	.word	0x080046b1
 800468c:	080046b9 	.word	0x080046b9
 8004690:	080046cf 	.word	0x080046cf
 8004694:	080046bf 	.word	0x080046bf
 8004698:	080046cf 	.word	0x080046cf
 800469c:	080046cf 	.word	0x080046cf
 80046a0:	080046cf 	.word	0x080046cf
 80046a4:	080046c7 	.word	0x080046c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046a8:	f7fe ff22 	bl	80034f0 <HAL_RCC_GetPCLK1Freq>
 80046ac:	61b8      	str	r0, [r7, #24]
        break;
 80046ae:	e013      	b.n	80046d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046b0:	f7fe ff32 	bl	8003518 <HAL_RCC_GetPCLK2Freq>
 80046b4:	61b8      	str	r0, [r7, #24]
        break;
 80046b6:	e00f      	b.n	80046d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046b8:	4b1d      	ldr	r3, [pc, #116]	; (8004730 <UART_SetConfig+0x4c0>)
 80046ba:	61bb      	str	r3, [r7, #24]
        break;
 80046bc:	e00c      	b.n	80046d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046be:	f7fe fe29 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 80046c2:	61b8      	str	r0, [r7, #24]
        break;
 80046c4:	e008      	b.n	80046d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ca:	61bb      	str	r3, [r7, #24]
        break;
 80046cc:	e004      	b.n	80046d8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	77bb      	strb	r3, [r7, #30]
        break;
 80046d6:	bf00      	nop
    }

    if (pclk != 0U)
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d018      	beq.n	8004710 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	085a      	lsrs	r2, r3, #1
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	441a      	add	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	2b0f      	cmp	r3, #15
 80046f6:	d909      	bls.n	800470c <UART_SetConfig+0x49c>
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fe:	d205      	bcs.n	800470c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	b29a      	uxth	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	60da      	str	r2, [r3, #12]
 800470a:	e001      	b.n	8004710 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800471c:	7fbb      	ldrb	r3, [r7, #30]
}
 800471e:	4618      	mov	r0, r3
 8004720:	3720      	adds	r7, #32
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40007c00 	.word	0x40007c00
 800472c:	40023800 	.word	0x40023800
 8004730:	00f42400 	.word	0x00f42400

08004734 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00a      	beq.n	800475e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	430a      	orrs	r2, r1
 800477e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00a      	beq.n	80047a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00a      	beq.n	80047c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c8:	f003 0310 	and.w	r3, r3, #16
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00a      	beq.n	8004808 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01a      	beq.n	800484a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	430a      	orrs	r2, r1
 8004828:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004832:	d10a      	bne.n	800484a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00a      	beq.n	800486c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	605a      	str	r2, [r3, #4]
  }
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af02      	add	r7, sp, #8
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004888:	f7fd f97c 	bl	8001b84 <HAL_GetTick>
 800488c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b08      	cmp	r3, #8
 800489a:	d10e      	bne.n	80048ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800489c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 f817 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e00d      	b.n	80048d6 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b09c      	sub	sp, #112	; 0x70
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	603b      	str	r3, [r7, #0]
 80048ea:	4613      	mov	r3, r2
 80048ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048ee:	e0a5      	b.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f6:	f000 80a1 	beq.w	8004a3c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fa:	f7fd f943 	bl	8001b84 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004906:	429a      	cmp	r2, r3
 8004908:	d302      	bcc.n	8004910 <UART_WaitOnFlagUntilTimeout+0x32>
 800490a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800490c:	2b00      	cmp	r3, #0
 800490e:	d13e      	bne.n	800498e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004918:	e853 3f00 	ldrex	r3, [r3]
 800491c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800491e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004920:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004924:	667b      	str	r3, [r7, #100]	; 0x64
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800492e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004930:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004934:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800493c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e6      	bne.n	8004910 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3308      	adds	r3, #8
 8004948:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800494c:	e853 3f00 	ldrex	r3, [r3]
 8004950:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004954:	f023 0301 	bic.w	r3, r3, #1
 8004958:	663b      	str	r3, [r7, #96]	; 0x60
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	3308      	adds	r3, #8
 8004960:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004962:	64ba      	str	r2, [r7, #72]	; 0x48
 8004964:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004966:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004968:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800496a:	e841 2300 	strex	r3, r2, [r1]
 800496e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004970:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d1e5      	bne.n	8004942 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2220      	movs	r2, #32
 800497a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2220      	movs	r2, #32
 8004980:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e067      	b.n	8004a5e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0304 	and.w	r3, r3, #4
 8004998:	2b00      	cmp	r3, #0
 800499a:	d04f      	beq.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049aa:	d147      	bne.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049be:	e853 3f00 	ldrex	r3, [r3]
 80049c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80049ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	461a      	mov	r2, r3
 80049d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049d4:	637b      	str	r3, [r7, #52]	; 0x34
 80049d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049dc:	e841 2300 	strex	r3, r2, [r1]
 80049e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80049e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1e6      	bne.n	80049b6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3308      	adds	r3, #8
 80049ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	613b      	str	r3, [r7, #16]
   return(result);
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	f023 0301 	bic.w	r3, r3, #1
 80049fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3308      	adds	r3, #8
 8004a06:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004a08:	623a      	str	r2, [r7, #32]
 8004a0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	69f9      	ldr	r1, [r7, #28]
 8004a0e:	6a3a      	ldr	r2, [r7, #32]
 8004a10:	e841 2300 	strex	r3, r2, [r1]
 8004a14:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1e5      	bne.n	80049e8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2220      	movs	r2, #32
 8004a26:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e010      	b.n	8004a5e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	69da      	ldr	r2, [r3, #28]
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	f43f af4a 	beq.w	80048f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3770      	adds	r7, #112	; 0x70
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b095      	sub	sp, #84	; 0x54
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	461a      	mov	r2, r3
 8004a8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a8c:	643b      	str	r3, [r7, #64]	; 0x40
 8004a8e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a94:	e841 2300 	strex	r3, r2, [r1]
 8004a98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1e6      	bne.n	8004a6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3308      	adds	r3, #8
 8004aa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	e853 3f00 	ldrex	r3, [r3]
 8004aae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	f023 0301 	bic.w	r3, r3, #1
 8004ab6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3308      	adds	r3, #8
 8004abe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ac0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ac2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ac6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ac8:	e841 2300 	strex	r3, r2, [r1]
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1e5      	bne.n	8004aa0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d118      	bne.n	8004b0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	e853 3f00 	ldrex	r3, [r3]
 8004ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f023 0310 	bic.w	r3, r3, #16
 8004af0:	647b      	str	r3, [r7, #68]	; 0x44
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004afa:	61bb      	str	r3, [r7, #24]
 8004afc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afe:	6979      	ldr	r1, [r7, #20]
 8004b00:	69ba      	ldr	r2, [r7, #24]
 8004b02:	e841 2300 	strex	r3, r2, [r1]
 8004b06:	613b      	str	r3, [r7, #16]
   return(result);
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1e6      	bne.n	8004adc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004b20:	bf00      	nop
 8004b22:	3754      	adds	r7, #84	; 0x54
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f7fc fc74 	bl	8001438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b088      	sub	sp, #32
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	e853 3f00 	ldrex	r3, [r3]
 8004b6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b74:	61fb      	str	r3, [r7, #28]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	61bb      	str	r3, [r7, #24]
 8004b80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b82:	6979      	ldr	r1, [r7, #20]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	e841 2300 	strex	r3, r2, [r1]
 8004b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1e6      	bne.n	8004b60 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2220      	movs	r2, #32
 8004b96:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fc fc36 	bl	8001410 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ba4:	bf00      	nop
 8004ba6:	3720      	adds	r7, #32
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <__errno>:
 8004bac:	4b01      	ldr	r3, [pc, #4]	; (8004bb4 <__errno+0x8>)
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	2000000c 	.word	0x2000000c

08004bb8 <__libc_init_array>:
 8004bb8:	b570      	push	{r4, r5, r6, lr}
 8004bba:	4d0d      	ldr	r5, [pc, #52]	; (8004bf0 <__libc_init_array+0x38>)
 8004bbc:	4c0d      	ldr	r4, [pc, #52]	; (8004bf4 <__libc_init_array+0x3c>)
 8004bbe:	1b64      	subs	r4, r4, r5
 8004bc0:	10a4      	asrs	r4, r4, #2
 8004bc2:	2600      	movs	r6, #0
 8004bc4:	42a6      	cmp	r6, r4
 8004bc6:	d109      	bne.n	8004bdc <__libc_init_array+0x24>
 8004bc8:	4d0b      	ldr	r5, [pc, #44]	; (8004bf8 <__libc_init_array+0x40>)
 8004bca:	4c0c      	ldr	r4, [pc, #48]	; (8004bfc <__libc_init_array+0x44>)
 8004bcc:	f002 ff2a 	bl	8007a24 <_init>
 8004bd0:	1b64      	subs	r4, r4, r5
 8004bd2:	10a4      	asrs	r4, r4, #2
 8004bd4:	2600      	movs	r6, #0
 8004bd6:	42a6      	cmp	r6, r4
 8004bd8:	d105      	bne.n	8004be6 <__libc_init_array+0x2e>
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004be0:	4798      	blx	r3
 8004be2:	3601      	adds	r6, #1
 8004be4:	e7ee      	b.n	8004bc4 <__libc_init_array+0xc>
 8004be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bea:	4798      	blx	r3
 8004bec:	3601      	adds	r6, #1
 8004bee:	e7f2      	b.n	8004bd6 <__libc_init_array+0x1e>
 8004bf0:	08008054 	.word	0x08008054
 8004bf4:	08008054 	.word	0x08008054
 8004bf8:	08008054 	.word	0x08008054
 8004bfc:	08008058 	.word	0x08008058

08004c00 <memset>:
 8004c00:	4402      	add	r2, r0
 8004c02:	4603      	mov	r3, r0
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d100      	bne.n	8004c0a <memset+0xa>
 8004c08:	4770      	bx	lr
 8004c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c0e:	e7f9      	b.n	8004c04 <memset+0x4>

08004c10 <__cvt>:
 8004c10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c14:	ec55 4b10 	vmov	r4, r5, d0
 8004c18:	2d00      	cmp	r5, #0
 8004c1a:	460e      	mov	r6, r1
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	462b      	mov	r3, r5
 8004c20:	bfbb      	ittet	lt
 8004c22:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004c26:	461d      	movlt	r5, r3
 8004c28:	2300      	movge	r3, #0
 8004c2a:	232d      	movlt	r3, #45	; 0x2d
 8004c2c:	700b      	strb	r3, [r1, #0]
 8004c2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004c34:	4691      	mov	r9, r2
 8004c36:	f023 0820 	bic.w	r8, r3, #32
 8004c3a:	bfbc      	itt	lt
 8004c3c:	4622      	movlt	r2, r4
 8004c3e:	4614      	movlt	r4, r2
 8004c40:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c44:	d005      	beq.n	8004c52 <__cvt+0x42>
 8004c46:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004c4a:	d100      	bne.n	8004c4e <__cvt+0x3e>
 8004c4c:	3601      	adds	r6, #1
 8004c4e:	2102      	movs	r1, #2
 8004c50:	e000      	b.n	8004c54 <__cvt+0x44>
 8004c52:	2103      	movs	r1, #3
 8004c54:	ab03      	add	r3, sp, #12
 8004c56:	9301      	str	r3, [sp, #4]
 8004c58:	ab02      	add	r3, sp, #8
 8004c5a:	9300      	str	r3, [sp, #0]
 8004c5c:	ec45 4b10 	vmov	d0, r4, r5
 8004c60:	4653      	mov	r3, sl
 8004c62:	4632      	mov	r2, r6
 8004c64:	f000 fe20 	bl	80058a8 <_dtoa_r>
 8004c68:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004c6c:	4607      	mov	r7, r0
 8004c6e:	d102      	bne.n	8004c76 <__cvt+0x66>
 8004c70:	f019 0f01 	tst.w	r9, #1
 8004c74:	d022      	beq.n	8004cbc <__cvt+0xac>
 8004c76:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c7a:	eb07 0906 	add.w	r9, r7, r6
 8004c7e:	d110      	bne.n	8004ca2 <__cvt+0x92>
 8004c80:	783b      	ldrb	r3, [r7, #0]
 8004c82:	2b30      	cmp	r3, #48	; 0x30
 8004c84:	d10a      	bne.n	8004c9c <__cvt+0x8c>
 8004c86:	2200      	movs	r2, #0
 8004c88:	2300      	movs	r3, #0
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	f7fb ff3b 	bl	8000b08 <__aeabi_dcmpeq>
 8004c92:	b918      	cbnz	r0, 8004c9c <__cvt+0x8c>
 8004c94:	f1c6 0601 	rsb	r6, r6, #1
 8004c98:	f8ca 6000 	str.w	r6, [sl]
 8004c9c:	f8da 3000 	ldr.w	r3, [sl]
 8004ca0:	4499      	add	r9, r3
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	4629      	mov	r1, r5
 8004caa:	f7fb ff2d 	bl	8000b08 <__aeabi_dcmpeq>
 8004cae:	b108      	cbz	r0, 8004cb4 <__cvt+0xa4>
 8004cb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004cb4:	2230      	movs	r2, #48	; 0x30
 8004cb6:	9b03      	ldr	r3, [sp, #12]
 8004cb8:	454b      	cmp	r3, r9
 8004cba:	d307      	bcc.n	8004ccc <__cvt+0xbc>
 8004cbc:	9b03      	ldr	r3, [sp, #12]
 8004cbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004cc0:	1bdb      	subs	r3, r3, r7
 8004cc2:	4638      	mov	r0, r7
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	b004      	add	sp, #16
 8004cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ccc:	1c59      	adds	r1, r3, #1
 8004cce:	9103      	str	r1, [sp, #12]
 8004cd0:	701a      	strb	r2, [r3, #0]
 8004cd2:	e7f0      	b.n	8004cb6 <__cvt+0xa6>

08004cd4 <__exponent>:
 8004cd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2900      	cmp	r1, #0
 8004cda:	bfb8      	it	lt
 8004cdc:	4249      	neglt	r1, r1
 8004cde:	f803 2b02 	strb.w	r2, [r3], #2
 8004ce2:	bfb4      	ite	lt
 8004ce4:	222d      	movlt	r2, #45	; 0x2d
 8004ce6:	222b      	movge	r2, #43	; 0x2b
 8004ce8:	2909      	cmp	r1, #9
 8004cea:	7042      	strb	r2, [r0, #1]
 8004cec:	dd2a      	ble.n	8004d44 <__exponent+0x70>
 8004cee:	f10d 0407 	add.w	r4, sp, #7
 8004cf2:	46a4      	mov	ip, r4
 8004cf4:	270a      	movs	r7, #10
 8004cf6:	46a6      	mov	lr, r4
 8004cf8:	460a      	mov	r2, r1
 8004cfa:	fb91 f6f7 	sdiv	r6, r1, r7
 8004cfe:	fb07 1516 	mls	r5, r7, r6, r1
 8004d02:	3530      	adds	r5, #48	; 0x30
 8004d04:	2a63      	cmp	r2, #99	; 0x63
 8004d06:	f104 34ff 	add.w	r4, r4, #4294967295
 8004d0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d0e:	4631      	mov	r1, r6
 8004d10:	dcf1      	bgt.n	8004cf6 <__exponent+0x22>
 8004d12:	3130      	adds	r1, #48	; 0x30
 8004d14:	f1ae 0502 	sub.w	r5, lr, #2
 8004d18:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d1c:	1c44      	adds	r4, r0, #1
 8004d1e:	4629      	mov	r1, r5
 8004d20:	4561      	cmp	r1, ip
 8004d22:	d30a      	bcc.n	8004d3a <__exponent+0x66>
 8004d24:	f10d 0209 	add.w	r2, sp, #9
 8004d28:	eba2 020e 	sub.w	r2, r2, lr
 8004d2c:	4565      	cmp	r5, ip
 8004d2e:	bf88      	it	hi
 8004d30:	2200      	movhi	r2, #0
 8004d32:	4413      	add	r3, r2
 8004d34:	1a18      	subs	r0, r3, r0
 8004d36:	b003      	add	sp, #12
 8004d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004d42:	e7ed      	b.n	8004d20 <__exponent+0x4c>
 8004d44:	2330      	movs	r3, #48	; 0x30
 8004d46:	3130      	adds	r1, #48	; 0x30
 8004d48:	7083      	strb	r3, [r0, #2]
 8004d4a:	70c1      	strb	r1, [r0, #3]
 8004d4c:	1d03      	adds	r3, r0, #4
 8004d4e:	e7f1      	b.n	8004d34 <__exponent+0x60>

08004d50 <_printf_float>:
 8004d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d54:	ed2d 8b02 	vpush	{d8}
 8004d58:	b08d      	sub	sp, #52	; 0x34
 8004d5a:	460c      	mov	r4, r1
 8004d5c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004d60:	4616      	mov	r6, r2
 8004d62:	461f      	mov	r7, r3
 8004d64:	4605      	mov	r5, r0
 8004d66:	f001 fd43 	bl	80067f0 <_localeconv_r>
 8004d6a:	f8d0 a000 	ldr.w	sl, [r0]
 8004d6e:	4650      	mov	r0, sl
 8004d70:	f7fb fa4e 	bl	8000210 <strlen>
 8004d74:	2300      	movs	r3, #0
 8004d76:	930a      	str	r3, [sp, #40]	; 0x28
 8004d78:	6823      	ldr	r3, [r4, #0]
 8004d7a:	9305      	str	r3, [sp, #20]
 8004d7c:	f8d8 3000 	ldr.w	r3, [r8]
 8004d80:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004d84:	3307      	adds	r3, #7
 8004d86:	f023 0307 	bic.w	r3, r3, #7
 8004d8a:	f103 0208 	add.w	r2, r3, #8
 8004d8e:	f8c8 2000 	str.w	r2, [r8]
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d9a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004d9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004da2:	9307      	str	r3, [sp, #28]
 8004da4:	f8cd 8018 	str.w	r8, [sp, #24]
 8004da8:	ee08 0a10 	vmov	s16, r0
 8004dac:	4b9f      	ldr	r3, [pc, #636]	; (800502c <_printf_float+0x2dc>)
 8004dae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004db2:	f04f 32ff 	mov.w	r2, #4294967295
 8004db6:	f7fb fed9 	bl	8000b6c <__aeabi_dcmpun>
 8004dba:	bb88      	cbnz	r0, 8004e20 <_printf_float+0xd0>
 8004dbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dc0:	4b9a      	ldr	r3, [pc, #616]	; (800502c <_printf_float+0x2dc>)
 8004dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004dc6:	f7fb feb3 	bl	8000b30 <__aeabi_dcmple>
 8004dca:	bb48      	cbnz	r0, 8004e20 <_printf_float+0xd0>
 8004dcc:	2200      	movs	r2, #0
 8004dce:	2300      	movs	r3, #0
 8004dd0:	4640      	mov	r0, r8
 8004dd2:	4649      	mov	r1, r9
 8004dd4:	f7fb fea2 	bl	8000b1c <__aeabi_dcmplt>
 8004dd8:	b110      	cbz	r0, 8004de0 <_printf_float+0x90>
 8004dda:	232d      	movs	r3, #45	; 0x2d
 8004ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004de0:	4b93      	ldr	r3, [pc, #588]	; (8005030 <_printf_float+0x2e0>)
 8004de2:	4894      	ldr	r0, [pc, #592]	; (8005034 <_printf_float+0x2e4>)
 8004de4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004de8:	bf94      	ite	ls
 8004dea:	4698      	movls	r8, r3
 8004dec:	4680      	movhi	r8, r0
 8004dee:	2303      	movs	r3, #3
 8004df0:	6123      	str	r3, [r4, #16]
 8004df2:	9b05      	ldr	r3, [sp, #20]
 8004df4:	f023 0204 	bic.w	r2, r3, #4
 8004df8:	6022      	str	r2, [r4, #0]
 8004dfa:	f04f 0900 	mov.w	r9, #0
 8004dfe:	9700      	str	r7, [sp, #0]
 8004e00:	4633      	mov	r3, r6
 8004e02:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e04:	4621      	mov	r1, r4
 8004e06:	4628      	mov	r0, r5
 8004e08:	f000 f9d8 	bl	80051bc <_printf_common>
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	f040 8090 	bne.w	8004f32 <_printf_float+0x1e2>
 8004e12:	f04f 30ff 	mov.w	r0, #4294967295
 8004e16:	b00d      	add	sp, #52	; 0x34
 8004e18:	ecbd 8b02 	vpop	{d8}
 8004e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e20:	4642      	mov	r2, r8
 8004e22:	464b      	mov	r3, r9
 8004e24:	4640      	mov	r0, r8
 8004e26:	4649      	mov	r1, r9
 8004e28:	f7fb fea0 	bl	8000b6c <__aeabi_dcmpun>
 8004e2c:	b140      	cbz	r0, 8004e40 <_printf_float+0xf0>
 8004e2e:	464b      	mov	r3, r9
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	bfbc      	itt	lt
 8004e34:	232d      	movlt	r3, #45	; 0x2d
 8004e36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e3a:	487f      	ldr	r0, [pc, #508]	; (8005038 <_printf_float+0x2e8>)
 8004e3c:	4b7f      	ldr	r3, [pc, #508]	; (800503c <_printf_float+0x2ec>)
 8004e3e:	e7d1      	b.n	8004de4 <_printf_float+0x94>
 8004e40:	6863      	ldr	r3, [r4, #4]
 8004e42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004e46:	9206      	str	r2, [sp, #24]
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	d13f      	bne.n	8004ecc <_printf_float+0x17c>
 8004e4c:	2306      	movs	r3, #6
 8004e4e:	6063      	str	r3, [r4, #4]
 8004e50:	9b05      	ldr	r3, [sp, #20]
 8004e52:	6861      	ldr	r1, [r4, #4]
 8004e54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004e58:	2300      	movs	r3, #0
 8004e5a:	9303      	str	r3, [sp, #12]
 8004e5c:	ab0a      	add	r3, sp, #40	; 0x28
 8004e5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004e62:	ab09      	add	r3, sp, #36	; 0x24
 8004e64:	ec49 8b10 	vmov	d0, r8, r9
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	6022      	str	r2, [r4, #0]
 8004e6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004e70:	4628      	mov	r0, r5
 8004e72:	f7ff fecd 	bl	8004c10 <__cvt>
 8004e76:	9b06      	ldr	r3, [sp, #24]
 8004e78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e7a:	2b47      	cmp	r3, #71	; 0x47
 8004e7c:	4680      	mov	r8, r0
 8004e7e:	d108      	bne.n	8004e92 <_printf_float+0x142>
 8004e80:	1cc8      	adds	r0, r1, #3
 8004e82:	db02      	blt.n	8004e8a <_printf_float+0x13a>
 8004e84:	6863      	ldr	r3, [r4, #4]
 8004e86:	4299      	cmp	r1, r3
 8004e88:	dd41      	ble.n	8004f0e <_printf_float+0x1be>
 8004e8a:	f1ab 0b02 	sub.w	fp, fp, #2
 8004e8e:	fa5f fb8b 	uxtb.w	fp, fp
 8004e92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e96:	d820      	bhi.n	8004eda <_printf_float+0x18a>
 8004e98:	3901      	subs	r1, #1
 8004e9a:	465a      	mov	r2, fp
 8004e9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ea0:	9109      	str	r1, [sp, #36]	; 0x24
 8004ea2:	f7ff ff17 	bl	8004cd4 <__exponent>
 8004ea6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ea8:	1813      	adds	r3, r2, r0
 8004eaa:	2a01      	cmp	r2, #1
 8004eac:	4681      	mov	r9, r0
 8004eae:	6123      	str	r3, [r4, #16]
 8004eb0:	dc02      	bgt.n	8004eb8 <_printf_float+0x168>
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	07d2      	lsls	r2, r2, #31
 8004eb6:	d501      	bpl.n	8004ebc <_printf_float+0x16c>
 8004eb8:	3301      	adds	r3, #1
 8004eba:	6123      	str	r3, [r4, #16]
 8004ebc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d09c      	beq.n	8004dfe <_printf_float+0xae>
 8004ec4:	232d      	movs	r3, #45	; 0x2d
 8004ec6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eca:	e798      	b.n	8004dfe <_printf_float+0xae>
 8004ecc:	9a06      	ldr	r2, [sp, #24]
 8004ece:	2a47      	cmp	r2, #71	; 0x47
 8004ed0:	d1be      	bne.n	8004e50 <_printf_float+0x100>
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1bc      	bne.n	8004e50 <_printf_float+0x100>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e7b9      	b.n	8004e4e <_printf_float+0xfe>
 8004eda:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004ede:	d118      	bne.n	8004f12 <_printf_float+0x1c2>
 8004ee0:	2900      	cmp	r1, #0
 8004ee2:	6863      	ldr	r3, [r4, #4]
 8004ee4:	dd0b      	ble.n	8004efe <_printf_float+0x1ae>
 8004ee6:	6121      	str	r1, [r4, #16]
 8004ee8:	b913      	cbnz	r3, 8004ef0 <_printf_float+0x1a0>
 8004eea:	6822      	ldr	r2, [r4, #0]
 8004eec:	07d0      	lsls	r0, r2, #31
 8004eee:	d502      	bpl.n	8004ef6 <_printf_float+0x1a6>
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	440b      	add	r3, r1
 8004ef4:	6123      	str	r3, [r4, #16]
 8004ef6:	65a1      	str	r1, [r4, #88]	; 0x58
 8004ef8:	f04f 0900 	mov.w	r9, #0
 8004efc:	e7de      	b.n	8004ebc <_printf_float+0x16c>
 8004efe:	b913      	cbnz	r3, 8004f06 <_printf_float+0x1b6>
 8004f00:	6822      	ldr	r2, [r4, #0]
 8004f02:	07d2      	lsls	r2, r2, #31
 8004f04:	d501      	bpl.n	8004f0a <_printf_float+0x1ba>
 8004f06:	3302      	adds	r3, #2
 8004f08:	e7f4      	b.n	8004ef4 <_printf_float+0x1a4>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e7f2      	b.n	8004ef4 <_printf_float+0x1a4>
 8004f0e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f14:	4299      	cmp	r1, r3
 8004f16:	db05      	blt.n	8004f24 <_printf_float+0x1d4>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	6121      	str	r1, [r4, #16]
 8004f1c:	07d8      	lsls	r0, r3, #31
 8004f1e:	d5ea      	bpl.n	8004ef6 <_printf_float+0x1a6>
 8004f20:	1c4b      	adds	r3, r1, #1
 8004f22:	e7e7      	b.n	8004ef4 <_printf_float+0x1a4>
 8004f24:	2900      	cmp	r1, #0
 8004f26:	bfd4      	ite	le
 8004f28:	f1c1 0202 	rsble	r2, r1, #2
 8004f2c:	2201      	movgt	r2, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	e7e0      	b.n	8004ef4 <_printf_float+0x1a4>
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	055a      	lsls	r2, r3, #21
 8004f36:	d407      	bmi.n	8004f48 <_printf_float+0x1f8>
 8004f38:	6923      	ldr	r3, [r4, #16]
 8004f3a:	4642      	mov	r2, r8
 8004f3c:	4631      	mov	r1, r6
 8004f3e:	4628      	mov	r0, r5
 8004f40:	47b8      	blx	r7
 8004f42:	3001      	adds	r0, #1
 8004f44:	d12c      	bne.n	8004fa0 <_printf_float+0x250>
 8004f46:	e764      	b.n	8004e12 <_printf_float+0xc2>
 8004f48:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f4c:	f240 80e0 	bls.w	8005110 <_printf_float+0x3c0>
 8004f50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f54:	2200      	movs	r2, #0
 8004f56:	2300      	movs	r3, #0
 8004f58:	f7fb fdd6 	bl	8000b08 <__aeabi_dcmpeq>
 8004f5c:	2800      	cmp	r0, #0
 8004f5e:	d034      	beq.n	8004fca <_printf_float+0x27a>
 8004f60:	4a37      	ldr	r2, [pc, #220]	; (8005040 <_printf_float+0x2f0>)
 8004f62:	2301      	movs	r3, #1
 8004f64:	4631      	mov	r1, r6
 8004f66:	4628      	mov	r0, r5
 8004f68:	47b8      	blx	r7
 8004f6a:	3001      	adds	r0, #1
 8004f6c:	f43f af51 	beq.w	8004e12 <_printf_float+0xc2>
 8004f70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f74:	429a      	cmp	r2, r3
 8004f76:	db02      	blt.n	8004f7e <_printf_float+0x22e>
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	07d8      	lsls	r0, r3, #31
 8004f7c:	d510      	bpl.n	8004fa0 <_printf_float+0x250>
 8004f7e:	ee18 3a10 	vmov	r3, s16
 8004f82:	4652      	mov	r2, sl
 8004f84:	4631      	mov	r1, r6
 8004f86:	4628      	mov	r0, r5
 8004f88:	47b8      	blx	r7
 8004f8a:	3001      	adds	r0, #1
 8004f8c:	f43f af41 	beq.w	8004e12 <_printf_float+0xc2>
 8004f90:	f04f 0800 	mov.w	r8, #0
 8004f94:	f104 091a 	add.w	r9, r4, #26
 8004f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	4543      	cmp	r3, r8
 8004f9e:	dc09      	bgt.n	8004fb4 <_printf_float+0x264>
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	079b      	lsls	r3, r3, #30
 8004fa4:	f100 8105 	bmi.w	80051b2 <_printf_float+0x462>
 8004fa8:	68e0      	ldr	r0, [r4, #12]
 8004faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fac:	4298      	cmp	r0, r3
 8004fae:	bfb8      	it	lt
 8004fb0:	4618      	movlt	r0, r3
 8004fb2:	e730      	b.n	8004e16 <_printf_float+0xc6>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	464a      	mov	r2, r9
 8004fb8:	4631      	mov	r1, r6
 8004fba:	4628      	mov	r0, r5
 8004fbc:	47b8      	blx	r7
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	f43f af27 	beq.w	8004e12 <_printf_float+0xc2>
 8004fc4:	f108 0801 	add.w	r8, r8, #1
 8004fc8:	e7e6      	b.n	8004f98 <_printf_float+0x248>
 8004fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	dc39      	bgt.n	8005044 <_printf_float+0x2f4>
 8004fd0:	4a1b      	ldr	r2, [pc, #108]	; (8005040 <_printf_float+0x2f0>)
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	47b8      	blx	r7
 8004fda:	3001      	adds	r0, #1
 8004fdc:	f43f af19 	beq.w	8004e12 <_printf_float+0xc2>
 8004fe0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	d102      	bne.n	8004fee <_printf_float+0x29e>
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	07d9      	lsls	r1, r3, #31
 8004fec:	d5d8      	bpl.n	8004fa0 <_printf_float+0x250>
 8004fee:	ee18 3a10 	vmov	r3, s16
 8004ff2:	4652      	mov	r2, sl
 8004ff4:	4631      	mov	r1, r6
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	47b8      	blx	r7
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f43f af09 	beq.w	8004e12 <_printf_float+0xc2>
 8005000:	f04f 0900 	mov.w	r9, #0
 8005004:	f104 0a1a 	add.w	sl, r4, #26
 8005008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800500a:	425b      	negs	r3, r3
 800500c:	454b      	cmp	r3, r9
 800500e:	dc01      	bgt.n	8005014 <_printf_float+0x2c4>
 8005010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005012:	e792      	b.n	8004f3a <_printf_float+0x1ea>
 8005014:	2301      	movs	r3, #1
 8005016:	4652      	mov	r2, sl
 8005018:	4631      	mov	r1, r6
 800501a:	4628      	mov	r0, r5
 800501c:	47b8      	blx	r7
 800501e:	3001      	adds	r0, #1
 8005020:	f43f aef7 	beq.w	8004e12 <_printf_float+0xc2>
 8005024:	f109 0901 	add.w	r9, r9, #1
 8005028:	e7ee      	b.n	8005008 <_printf_float+0x2b8>
 800502a:	bf00      	nop
 800502c:	7fefffff 	.word	0x7fefffff
 8005030:	08007c6c 	.word	0x08007c6c
 8005034:	08007c70 	.word	0x08007c70
 8005038:	08007c78 	.word	0x08007c78
 800503c:	08007c74 	.word	0x08007c74
 8005040:	08007c7c 	.word	0x08007c7c
 8005044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005046:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005048:	429a      	cmp	r2, r3
 800504a:	bfa8      	it	ge
 800504c:	461a      	movge	r2, r3
 800504e:	2a00      	cmp	r2, #0
 8005050:	4691      	mov	r9, r2
 8005052:	dc37      	bgt.n	80050c4 <_printf_float+0x374>
 8005054:	f04f 0b00 	mov.w	fp, #0
 8005058:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800505c:	f104 021a 	add.w	r2, r4, #26
 8005060:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005062:	9305      	str	r3, [sp, #20]
 8005064:	eba3 0309 	sub.w	r3, r3, r9
 8005068:	455b      	cmp	r3, fp
 800506a:	dc33      	bgt.n	80050d4 <_printf_float+0x384>
 800506c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005070:	429a      	cmp	r2, r3
 8005072:	db3b      	blt.n	80050ec <_printf_float+0x39c>
 8005074:	6823      	ldr	r3, [r4, #0]
 8005076:	07da      	lsls	r2, r3, #31
 8005078:	d438      	bmi.n	80050ec <_printf_float+0x39c>
 800507a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800507c:	9b05      	ldr	r3, [sp, #20]
 800507e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	eba2 0901 	sub.w	r9, r2, r1
 8005086:	4599      	cmp	r9, r3
 8005088:	bfa8      	it	ge
 800508a:	4699      	movge	r9, r3
 800508c:	f1b9 0f00 	cmp.w	r9, #0
 8005090:	dc35      	bgt.n	80050fe <_printf_float+0x3ae>
 8005092:	f04f 0800 	mov.w	r8, #0
 8005096:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800509a:	f104 0a1a 	add.w	sl, r4, #26
 800509e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050a2:	1a9b      	subs	r3, r3, r2
 80050a4:	eba3 0309 	sub.w	r3, r3, r9
 80050a8:	4543      	cmp	r3, r8
 80050aa:	f77f af79 	ble.w	8004fa0 <_printf_float+0x250>
 80050ae:	2301      	movs	r3, #1
 80050b0:	4652      	mov	r2, sl
 80050b2:	4631      	mov	r1, r6
 80050b4:	4628      	mov	r0, r5
 80050b6:	47b8      	blx	r7
 80050b8:	3001      	adds	r0, #1
 80050ba:	f43f aeaa 	beq.w	8004e12 <_printf_float+0xc2>
 80050be:	f108 0801 	add.w	r8, r8, #1
 80050c2:	e7ec      	b.n	800509e <_printf_float+0x34e>
 80050c4:	4613      	mov	r3, r2
 80050c6:	4631      	mov	r1, r6
 80050c8:	4642      	mov	r2, r8
 80050ca:	4628      	mov	r0, r5
 80050cc:	47b8      	blx	r7
 80050ce:	3001      	adds	r0, #1
 80050d0:	d1c0      	bne.n	8005054 <_printf_float+0x304>
 80050d2:	e69e      	b.n	8004e12 <_printf_float+0xc2>
 80050d4:	2301      	movs	r3, #1
 80050d6:	4631      	mov	r1, r6
 80050d8:	4628      	mov	r0, r5
 80050da:	9205      	str	r2, [sp, #20]
 80050dc:	47b8      	blx	r7
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f ae97 	beq.w	8004e12 <_printf_float+0xc2>
 80050e4:	9a05      	ldr	r2, [sp, #20]
 80050e6:	f10b 0b01 	add.w	fp, fp, #1
 80050ea:	e7b9      	b.n	8005060 <_printf_float+0x310>
 80050ec:	ee18 3a10 	vmov	r3, s16
 80050f0:	4652      	mov	r2, sl
 80050f2:	4631      	mov	r1, r6
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	d1be      	bne.n	800507a <_printf_float+0x32a>
 80050fc:	e689      	b.n	8004e12 <_printf_float+0xc2>
 80050fe:	9a05      	ldr	r2, [sp, #20]
 8005100:	464b      	mov	r3, r9
 8005102:	4442      	add	r2, r8
 8005104:	4631      	mov	r1, r6
 8005106:	4628      	mov	r0, r5
 8005108:	47b8      	blx	r7
 800510a:	3001      	adds	r0, #1
 800510c:	d1c1      	bne.n	8005092 <_printf_float+0x342>
 800510e:	e680      	b.n	8004e12 <_printf_float+0xc2>
 8005110:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005112:	2a01      	cmp	r2, #1
 8005114:	dc01      	bgt.n	800511a <_printf_float+0x3ca>
 8005116:	07db      	lsls	r3, r3, #31
 8005118:	d538      	bpl.n	800518c <_printf_float+0x43c>
 800511a:	2301      	movs	r3, #1
 800511c:	4642      	mov	r2, r8
 800511e:	4631      	mov	r1, r6
 8005120:	4628      	mov	r0, r5
 8005122:	47b8      	blx	r7
 8005124:	3001      	adds	r0, #1
 8005126:	f43f ae74 	beq.w	8004e12 <_printf_float+0xc2>
 800512a:	ee18 3a10 	vmov	r3, s16
 800512e:	4652      	mov	r2, sl
 8005130:	4631      	mov	r1, r6
 8005132:	4628      	mov	r0, r5
 8005134:	47b8      	blx	r7
 8005136:	3001      	adds	r0, #1
 8005138:	f43f ae6b 	beq.w	8004e12 <_printf_float+0xc2>
 800513c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005140:	2200      	movs	r2, #0
 8005142:	2300      	movs	r3, #0
 8005144:	f7fb fce0 	bl	8000b08 <__aeabi_dcmpeq>
 8005148:	b9d8      	cbnz	r0, 8005182 <_printf_float+0x432>
 800514a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800514c:	f108 0201 	add.w	r2, r8, #1
 8005150:	3b01      	subs	r3, #1
 8005152:	4631      	mov	r1, r6
 8005154:	4628      	mov	r0, r5
 8005156:	47b8      	blx	r7
 8005158:	3001      	adds	r0, #1
 800515a:	d10e      	bne.n	800517a <_printf_float+0x42a>
 800515c:	e659      	b.n	8004e12 <_printf_float+0xc2>
 800515e:	2301      	movs	r3, #1
 8005160:	4652      	mov	r2, sl
 8005162:	4631      	mov	r1, r6
 8005164:	4628      	mov	r0, r5
 8005166:	47b8      	blx	r7
 8005168:	3001      	adds	r0, #1
 800516a:	f43f ae52 	beq.w	8004e12 <_printf_float+0xc2>
 800516e:	f108 0801 	add.w	r8, r8, #1
 8005172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005174:	3b01      	subs	r3, #1
 8005176:	4543      	cmp	r3, r8
 8005178:	dcf1      	bgt.n	800515e <_printf_float+0x40e>
 800517a:	464b      	mov	r3, r9
 800517c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005180:	e6dc      	b.n	8004f3c <_printf_float+0x1ec>
 8005182:	f04f 0800 	mov.w	r8, #0
 8005186:	f104 0a1a 	add.w	sl, r4, #26
 800518a:	e7f2      	b.n	8005172 <_printf_float+0x422>
 800518c:	2301      	movs	r3, #1
 800518e:	4642      	mov	r2, r8
 8005190:	e7df      	b.n	8005152 <_printf_float+0x402>
 8005192:	2301      	movs	r3, #1
 8005194:	464a      	mov	r2, r9
 8005196:	4631      	mov	r1, r6
 8005198:	4628      	mov	r0, r5
 800519a:	47b8      	blx	r7
 800519c:	3001      	adds	r0, #1
 800519e:	f43f ae38 	beq.w	8004e12 <_printf_float+0xc2>
 80051a2:	f108 0801 	add.w	r8, r8, #1
 80051a6:	68e3      	ldr	r3, [r4, #12]
 80051a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051aa:	1a5b      	subs	r3, r3, r1
 80051ac:	4543      	cmp	r3, r8
 80051ae:	dcf0      	bgt.n	8005192 <_printf_float+0x442>
 80051b0:	e6fa      	b.n	8004fa8 <_printf_float+0x258>
 80051b2:	f04f 0800 	mov.w	r8, #0
 80051b6:	f104 0919 	add.w	r9, r4, #25
 80051ba:	e7f4      	b.n	80051a6 <_printf_float+0x456>

080051bc <_printf_common>:
 80051bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c0:	4616      	mov	r6, r2
 80051c2:	4699      	mov	r9, r3
 80051c4:	688a      	ldr	r2, [r1, #8]
 80051c6:	690b      	ldr	r3, [r1, #16]
 80051c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051cc:	4293      	cmp	r3, r2
 80051ce:	bfb8      	it	lt
 80051d0:	4613      	movlt	r3, r2
 80051d2:	6033      	str	r3, [r6, #0]
 80051d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051d8:	4607      	mov	r7, r0
 80051da:	460c      	mov	r4, r1
 80051dc:	b10a      	cbz	r2, 80051e2 <_printf_common+0x26>
 80051de:	3301      	adds	r3, #1
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	0699      	lsls	r1, r3, #26
 80051e6:	bf42      	ittt	mi
 80051e8:	6833      	ldrmi	r3, [r6, #0]
 80051ea:	3302      	addmi	r3, #2
 80051ec:	6033      	strmi	r3, [r6, #0]
 80051ee:	6825      	ldr	r5, [r4, #0]
 80051f0:	f015 0506 	ands.w	r5, r5, #6
 80051f4:	d106      	bne.n	8005204 <_printf_common+0x48>
 80051f6:	f104 0a19 	add.w	sl, r4, #25
 80051fa:	68e3      	ldr	r3, [r4, #12]
 80051fc:	6832      	ldr	r2, [r6, #0]
 80051fe:	1a9b      	subs	r3, r3, r2
 8005200:	42ab      	cmp	r3, r5
 8005202:	dc26      	bgt.n	8005252 <_printf_common+0x96>
 8005204:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005208:	1e13      	subs	r3, r2, #0
 800520a:	6822      	ldr	r2, [r4, #0]
 800520c:	bf18      	it	ne
 800520e:	2301      	movne	r3, #1
 8005210:	0692      	lsls	r2, r2, #26
 8005212:	d42b      	bmi.n	800526c <_printf_common+0xb0>
 8005214:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005218:	4649      	mov	r1, r9
 800521a:	4638      	mov	r0, r7
 800521c:	47c0      	blx	r8
 800521e:	3001      	adds	r0, #1
 8005220:	d01e      	beq.n	8005260 <_printf_common+0xa4>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	68e5      	ldr	r5, [r4, #12]
 8005226:	6832      	ldr	r2, [r6, #0]
 8005228:	f003 0306 	and.w	r3, r3, #6
 800522c:	2b04      	cmp	r3, #4
 800522e:	bf08      	it	eq
 8005230:	1aad      	subeq	r5, r5, r2
 8005232:	68a3      	ldr	r3, [r4, #8]
 8005234:	6922      	ldr	r2, [r4, #16]
 8005236:	bf0c      	ite	eq
 8005238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800523c:	2500      	movne	r5, #0
 800523e:	4293      	cmp	r3, r2
 8005240:	bfc4      	itt	gt
 8005242:	1a9b      	subgt	r3, r3, r2
 8005244:	18ed      	addgt	r5, r5, r3
 8005246:	2600      	movs	r6, #0
 8005248:	341a      	adds	r4, #26
 800524a:	42b5      	cmp	r5, r6
 800524c:	d11a      	bne.n	8005284 <_printf_common+0xc8>
 800524e:	2000      	movs	r0, #0
 8005250:	e008      	b.n	8005264 <_printf_common+0xa8>
 8005252:	2301      	movs	r3, #1
 8005254:	4652      	mov	r2, sl
 8005256:	4649      	mov	r1, r9
 8005258:	4638      	mov	r0, r7
 800525a:	47c0      	blx	r8
 800525c:	3001      	adds	r0, #1
 800525e:	d103      	bne.n	8005268 <_printf_common+0xac>
 8005260:	f04f 30ff 	mov.w	r0, #4294967295
 8005264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005268:	3501      	adds	r5, #1
 800526a:	e7c6      	b.n	80051fa <_printf_common+0x3e>
 800526c:	18e1      	adds	r1, r4, r3
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	2030      	movs	r0, #48	; 0x30
 8005272:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005276:	4422      	add	r2, r4
 8005278:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800527c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005280:	3302      	adds	r3, #2
 8005282:	e7c7      	b.n	8005214 <_printf_common+0x58>
 8005284:	2301      	movs	r3, #1
 8005286:	4622      	mov	r2, r4
 8005288:	4649      	mov	r1, r9
 800528a:	4638      	mov	r0, r7
 800528c:	47c0      	blx	r8
 800528e:	3001      	adds	r0, #1
 8005290:	d0e6      	beq.n	8005260 <_printf_common+0xa4>
 8005292:	3601      	adds	r6, #1
 8005294:	e7d9      	b.n	800524a <_printf_common+0x8e>
	...

08005298 <_printf_i>:
 8005298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800529c:	460c      	mov	r4, r1
 800529e:	4691      	mov	r9, r2
 80052a0:	7e27      	ldrb	r7, [r4, #24]
 80052a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80052a4:	2f78      	cmp	r7, #120	; 0x78
 80052a6:	4680      	mov	r8, r0
 80052a8:	469a      	mov	sl, r3
 80052aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052ae:	d807      	bhi.n	80052c0 <_printf_i+0x28>
 80052b0:	2f62      	cmp	r7, #98	; 0x62
 80052b2:	d80a      	bhi.n	80052ca <_printf_i+0x32>
 80052b4:	2f00      	cmp	r7, #0
 80052b6:	f000 80d8 	beq.w	800546a <_printf_i+0x1d2>
 80052ba:	2f58      	cmp	r7, #88	; 0x58
 80052bc:	f000 80a3 	beq.w	8005406 <_printf_i+0x16e>
 80052c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80052c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052c8:	e03a      	b.n	8005340 <_printf_i+0xa8>
 80052ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052ce:	2b15      	cmp	r3, #21
 80052d0:	d8f6      	bhi.n	80052c0 <_printf_i+0x28>
 80052d2:	a001      	add	r0, pc, #4	; (adr r0, 80052d8 <_printf_i+0x40>)
 80052d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80052d8:	08005331 	.word	0x08005331
 80052dc:	08005345 	.word	0x08005345
 80052e0:	080052c1 	.word	0x080052c1
 80052e4:	080052c1 	.word	0x080052c1
 80052e8:	080052c1 	.word	0x080052c1
 80052ec:	080052c1 	.word	0x080052c1
 80052f0:	08005345 	.word	0x08005345
 80052f4:	080052c1 	.word	0x080052c1
 80052f8:	080052c1 	.word	0x080052c1
 80052fc:	080052c1 	.word	0x080052c1
 8005300:	080052c1 	.word	0x080052c1
 8005304:	08005451 	.word	0x08005451
 8005308:	08005375 	.word	0x08005375
 800530c:	08005433 	.word	0x08005433
 8005310:	080052c1 	.word	0x080052c1
 8005314:	080052c1 	.word	0x080052c1
 8005318:	08005473 	.word	0x08005473
 800531c:	080052c1 	.word	0x080052c1
 8005320:	08005375 	.word	0x08005375
 8005324:	080052c1 	.word	0x080052c1
 8005328:	080052c1 	.word	0x080052c1
 800532c:	0800543b 	.word	0x0800543b
 8005330:	680b      	ldr	r3, [r1, #0]
 8005332:	1d1a      	adds	r2, r3, #4
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	600a      	str	r2, [r1, #0]
 8005338:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800533c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005340:	2301      	movs	r3, #1
 8005342:	e0a3      	b.n	800548c <_printf_i+0x1f4>
 8005344:	6825      	ldr	r5, [r4, #0]
 8005346:	6808      	ldr	r0, [r1, #0]
 8005348:	062e      	lsls	r6, r5, #24
 800534a:	f100 0304 	add.w	r3, r0, #4
 800534e:	d50a      	bpl.n	8005366 <_printf_i+0xce>
 8005350:	6805      	ldr	r5, [r0, #0]
 8005352:	600b      	str	r3, [r1, #0]
 8005354:	2d00      	cmp	r5, #0
 8005356:	da03      	bge.n	8005360 <_printf_i+0xc8>
 8005358:	232d      	movs	r3, #45	; 0x2d
 800535a:	426d      	negs	r5, r5
 800535c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005360:	485e      	ldr	r0, [pc, #376]	; (80054dc <_printf_i+0x244>)
 8005362:	230a      	movs	r3, #10
 8005364:	e019      	b.n	800539a <_printf_i+0x102>
 8005366:	f015 0f40 	tst.w	r5, #64	; 0x40
 800536a:	6805      	ldr	r5, [r0, #0]
 800536c:	600b      	str	r3, [r1, #0]
 800536e:	bf18      	it	ne
 8005370:	b22d      	sxthne	r5, r5
 8005372:	e7ef      	b.n	8005354 <_printf_i+0xbc>
 8005374:	680b      	ldr	r3, [r1, #0]
 8005376:	6825      	ldr	r5, [r4, #0]
 8005378:	1d18      	adds	r0, r3, #4
 800537a:	6008      	str	r0, [r1, #0]
 800537c:	0628      	lsls	r0, r5, #24
 800537e:	d501      	bpl.n	8005384 <_printf_i+0xec>
 8005380:	681d      	ldr	r5, [r3, #0]
 8005382:	e002      	b.n	800538a <_printf_i+0xf2>
 8005384:	0669      	lsls	r1, r5, #25
 8005386:	d5fb      	bpl.n	8005380 <_printf_i+0xe8>
 8005388:	881d      	ldrh	r5, [r3, #0]
 800538a:	4854      	ldr	r0, [pc, #336]	; (80054dc <_printf_i+0x244>)
 800538c:	2f6f      	cmp	r7, #111	; 0x6f
 800538e:	bf0c      	ite	eq
 8005390:	2308      	moveq	r3, #8
 8005392:	230a      	movne	r3, #10
 8005394:	2100      	movs	r1, #0
 8005396:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800539a:	6866      	ldr	r6, [r4, #4]
 800539c:	60a6      	str	r6, [r4, #8]
 800539e:	2e00      	cmp	r6, #0
 80053a0:	bfa2      	ittt	ge
 80053a2:	6821      	ldrge	r1, [r4, #0]
 80053a4:	f021 0104 	bicge.w	r1, r1, #4
 80053a8:	6021      	strge	r1, [r4, #0]
 80053aa:	b90d      	cbnz	r5, 80053b0 <_printf_i+0x118>
 80053ac:	2e00      	cmp	r6, #0
 80053ae:	d04d      	beq.n	800544c <_printf_i+0x1b4>
 80053b0:	4616      	mov	r6, r2
 80053b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80053b6:	fb03 5711 	mls	r7, r3, r1, r5
 80053ba:	5dc7      	ldrb	r7, [r0, r7]
 80053bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053c0:	462f      	mov	r7, r5
 80053c2:	42bb      	cmp	r3, r7
 80053c4:	460d      	mov	r5, r1
 80053c6:	d9f4      	bls.n	80053b2 <_printf_i+0x11a>
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d10b      	bne.n	80053e4 <_printf_i+0x14c>
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	07df      	lsls	r7, r3, #31
 80053d0:	d508      	bpl.n	80053e4 <_printf_i+0x14c>
 80053d2:	6923      	ldr	r3, [r4, #16]
 80053d4:	6861      	ldr	r1, [r4, #4]
 80053d6:	4299      	cmp	r1, r3
 80053d8:	bfde      	ittt	le
 80053da:	2330      	movle	r3, #48	; 0x30
 80053dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053e4:	1b92      	subs	r2, r2, r6
 80053e6:	6122      	str	r2, [r4, #16]
 80053e8:	f8cd a000 	str.w	sl, [sp]
 80053ec:	464b      	mov	r3, r9
 80053ee:	aa03      	add	r2, sp, #12
 80053f0:	4621      	mov	r1, r4
 80053f2:	4640      	mov	r0, r8
 80053f4:	f7ff fee2 	bl	80051bc <_printf_common>
 80053f8:	3001      	adds	r0, #1
 80053fa:	d14c      	bne.n	8005496 <_printf_i+0x1fe>
 80053fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005400:	b004      	add	sp, #16
 8005402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005406:	4835      	ldr	r0, [pc, #212]	; (80054dc <_printf_i+0x244>)
 8005408:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800540c:	6823      	ldr	r3, [r4, #0]
 800540e:	680e      	ldr	r6, [r1, #0]
 8005410:	061f      	lsls	r7, r3, #24
 8005412:	f856 5b04 	ldr.w	r5, [r6], #4
 8005416:	600e      	str	r6, [r1, #0]
 8005418:	d514      	bpl.n	8005444 <_printf_i+0x1ac>
 800541a:	07d9      	lsls	r1, r3, #31
 800541c:	bf44      	itt	mi
 800541e:	f043 0320 	orrmi.w	r3, r3, #32
 8005422:	6023      	strmi	r3, [r4, #0]
 8005424:	b91d      	cbnz	r5, 800542e <_printf_i+0x196>
 8005426:	6823      	ldr	r3, [r4, #0]
 8005428:	f023 0320 	bic.w	r3, r3, #32
 800542c:	6023      	str	r3, [r4, #0]
 800542e:	2310      	movs	r3, #16
 8005430:	e7b0      	b.n	8005394 <_printf_i+0xfc>
 8005432:	6823      	ldr	r3, [r4, #0]
 8005434:	f043 0320 	orr.w	r3, r3, #32
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	2378      	movs	r3, #120	; 0x78
 800543c:	4828      	ldr	r0, [pc, #160]	; (80054e0 <_printf_i+0x248>)
 800543e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005442:	e7e3      	b.n	800540c <_printf_i+0x174>
 8005444:	065e      	lsls	r6, r3, #25
 8005446:	bf48      	it	mi
 8005448:	b2ad      	uxthmi	r5, r5
 800544a:	e7e6      	b.n	800541a <_printf_i+0x182>
 800544c:	4616      	mov	r6, r2
 800544e:	e7bb      	b.n	80053c8 <_printf_i+0x130>
 8005450:	680b      	ldr	r3, [r1, #0]
 8005452:	6826      	ldr	r6, [r4, #0]
 8005454:	6960      	ldr	r0, [r4, #20]
 8005456:	1d1d      	adds	r5, r3, #4
 8005458:	600d      	str	r5, [r1, #0]
 800545a:	0635      	lsls	r5, r6, #24
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	d501      	bpl.n	8005464 <_printf_i+0x1cc>
 8005460:	6018      	str	r0, [r3, #0]
 8005462:	e002      	b.n	800546a <_printf_i+0x1d2>
 8005464:	0671      	lsls	r1, r6, #25
 8005466:	d5fb      	bpl.n	8005460 <_printf_i+0x1c8>
 8005468:	8018      	strh	r0, [r3, #0]
 800546a:	2300      	movs	r3, #0
 800546c:	6123      	str	r3, [r4, #16]
 800546e:	4616      	mov	r6, r2
 8005470:	e7ba      	b.n	80053e8 <_printf_i+0x150>
 8005472:	680b      	ldr	r3, [r1, #0]
 8005474:	1d1a      	adds	r2, r3, #4
 8005476:	600a      	str	r2, [r1, #0]
 8005478:	681e      	ldr	r6, [r3, #0]
 800547a:	6862      	ldr	r2, [r4, #4]
 800547c:	2100      	movs	r1, #0
 800547e:	4630      	mov	r0, r6
 8005480:	f7fa fece 	bl	8000220 <memchr>
 8005484:	b108      	cbz	r0, 800548a <_printf_i+0x1f2>
 8005486:	1b80      	subs	r0, r0, r6
 8005488:	6060      	str	r0, [r4, #4]
 800548a:	6863      	ldr	r3, [r4, #4]
 800548c:	6123      	str	r3, [r4, #16]
 800548e:	2300      	movs	r3, #0
 8005490:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005494:	e7a8      	b.n	80053e8 <_printf_i+0x150>
 8005496:	6923      	ldr	r3, [r4, #16]
 8005498:	4632      	mov	r2, r6
 800549a:	4649      	mov	r1, r9
 800549c:	4640      	mov	r0, r8
 800549e:	47d0      	blx	sl
 80054a0:	3001      	adds	r0, #1
 80054a2:	d0ab      	beq.n	80053fc <_printf_i+0x164>
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	079b      	lsls	r3, r3, #30
 80054a8:	d413      	bmi.n	80054d2 <_printf_i+0x23a>
 80054aa:	68e0      	ldr	r0, [r4, #12]
 80054ac:	9b03      	ldr	r3, [sp, #12]
 80054ae:	4298      	cmp	r0, r3
 80054b0:	bfb8      	it	lt
 80054b2:	4618      	movlt	r0, r3
 80054b4:	e7a4      	b.n	8005400 <_printf_i+0x168>
 80054b6:	2301      	movs	r3, #1
 80054b8:	4632      	mov	r2, r6
 80054ba:	4649      	mov	r1, r9
 80054bc:	4640      	mov	r0, r8
 80054be:	47d0      	blx	sl
 80054c0:	3001      	adds	r0, #1
 80054c2:	d09b      	beq.n	80053fc <_printf_i+0x164>
 80054c4:	3501      	adds	r5, #1
 80054c6:	68e3      	ldr	r3, [r4, #12]
 80054c8:	9903      	ldr	r1, [sp, #12]
 80054ca:	1a5b      	subs	r3, r3, r1
 80054cc:	42ab      	cmp	r3, r5
 80054ce:	dcf2      	bgt.n	80054b6 <_printf_i+0x21e>
 80054d0:	e7eb      	b.n	80054aa <_printf_i+0x212>
 80054d2:	2500      	movs	r5, #0
 80054d4:	f104 0619 	add.w	r6, r4, #25
 80054d8:	e7f5      	b.n	80054c6 <_printf_i+0x22e>
 80054da:	bf00      	nop
 80054dc:	08007c7e 	.word	0x08007c7e
 80054e0:	08007c8f 	.word	0x08007c8f

080054e4 <_puts_r>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	460e      	mov	r6, r1
 80054e8:	4605      	mov	r5, r0
 80054ea:	b118      	cbz	r0, 80054f4 <_puts_r+0x10>
 80054ec:	6983      	ldr	r3, [r0, #24]
 80054ee:	b90b      	cbnz	r3, 80054f4 <_puts_r+0x10>
 80054f0:	f001 f8e0 	bl	80066b4 <__sinit>
 80054f4:	69ab      	ldr	r3, [r5, #24]
 80054f6:	68ac      	ldr	r4, [r5, #8]
 80054f8:	b913      	cbnz	r3, 8005500 <_puts_r+0x1c>
 80054fa:	4628      	mov	r0, r5
 80054fc:	f001 f8da 	bl	80066b4 <__sinit>
 8005500:	4b2c      	ldr	r3, [pc, #176]	; (80055b4 <_puts_r+0xd0>)
 8005502:	429c      	cmp	r4, r3
 8005504:	d120      	bne.n	8005548 <_puts_r+0x64>
 8005506:	686c      	ldr	r4, [r5, #4]
 8005508:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800550a:	07db      	lsls	r3, r3, #31
 800550c:	d405      	bmi.n	800551a <_puts_r+0x36>
 800550e:	89a3      	ldrh	r3, [r4, #12]
 8005510:	0598      	lsls	r0, r3, #22
 8005512:	d402      	bmi.n	800551a <_puts_r+0x36>
 8005514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005516:	f001 f970 	bl	80067fa <__retarget_lock_acquire_recursive>
 800551a:	89a3      	ldrh	r3, [r4, #12]
 800551c:	0719      	lsls	r1, r3, #28
 800551e:	d51d      	bpl.n	800555c <_puts_r+0x78>
 8005520:	6923      	ldr	r3, [r4, #16]
 8005522:	b1db      	cbz	r3, 800555c <_puts_r+0x78>
 8005524:	3e01      	subs	r6, #1
 8005526:	68a3      	ldr	r3, [r4, #8]
 8005528:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800552c:	3b01      	subs	r3, #1
 800552e:	60a3      	str	r3, [r4, #8]
 8005530:	bb39      	cbnz	r1, 8005582 <_puts_r+0x9e>
 8005532:	2b00      	cmp	r3, #0
 8005534:	da38      	bge.n	80055a8 <_puts_r+0xc4>
 8005536:	4622      	mov	r2, r4
 8005538:	210a      	movs	r1, #10
 800553a:	4628      	mov	r0, r5
 800553c:	f000 f868 	bl	8005610 <__swbuf_r>
 8005540:	3001      	adds	r0, #1
 8005542:	d011      	beq.n	8005568 <_puts_r+0x84>
 8005544:	250a      	movs	r5, #10
 8005546:	e011      	b.n	800556c <_puts_r+0x88>
 8005548:	4b1b      	ldr	r3, [pc, #108]	; (80055b8 <_puts_r+0xd4>)
 800554a:	429c      	cmp	r4, r3
 800554c:	d101      	bne.n	8005552 <_puts_r+0x6e>
 800554e:	68ac      	ldr	r4, [r5, #8]
 8005550:	e7da      	b.n	8005508 <_puts_r+0x24>
 8005552:	4b1a      	ldr	r3, [pc, #104]	; (80055bc <_puts_r+0xd8>)
 8005554:	429c      	cmp	r4, r3
 8005556:	bf08      	it	eq
 8005558:	68ec      	ldreq	r4, [r5, #12]
 800555a:	e7d5      	b.n	8005508 <_puts_r+0x24>
 800555c:	4621      	mov	r1, r4
 800555e:	4628      	mov	r0, r5
 8005560:	f000 f8a8 	bl	80056b4 <__swsetup_r>
 8005564:	2800      	cmp	r0, #0
 8005566:	d0dd      	beq.n	8005524 <_puts_r+0x40>
 8005568:	f04f 35ff 	mov.w	r5, #4294967295
 800556c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800556e:	07da      	lsls	r2, r3, #31
 8005570:	d405      	bmi.n	800557e <_puts_r+0x9a>
 8005572:	89a3      	ldrh	r3, [r4, #12]
 8005574:	059b      	lsls	r3, r3, #22
 8005576:	d402      	bmi.n	800557e <_puts_r+0x9a>
 8005578:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800557a:	f001 f93f 	bl	80067fc <__retarget_lock_release_recursive>
 800557e:	4628      	mov	r0, r5
 8005580:	bd70      	pop	{r4, r5, r6, pc}
 8005582:	2b00      	cmp	r3, #0
 8005584:	da04      	bge.n	8005590 <_puts_r+0xac>
 8005586:	69a2      	ldr	r2, [r4, #24]
 8005588:	429a      	cmp	r2, r3
 800558a:	dc06      	bgt.n	800559a <_puts_r+0xb6>
 800558c:	290a      	cmp	r1, #10
 800558e:	d004      	beq.n	800559a <_puts_r+0xb6>
 8005590:	6823      	ldr	r3, [r4, #0]
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	6022      	str	r2, [r4, #0]
 8005596:	7019      	strb	r1, [r3, #0]
 8005598:	e7c5      	b.n	8005526 <_puts_r+0x42>
 800559a:	4622      	mov	r2, r4
 800559c:	4628      	mov	r0, r5
 800559e:	f000 f837 	bl	8005610 <__swbuf_r>
 80055a2:	3001      	adds	r0, #1
 80055a4:	d1bf      	bne.n	8005526 <_puts_r+0x42>
 80055a6:	e7df      	b.n	8005568 <_puts_r+0x84>
 80055a8:	6823      	ldr	r3, [r4, #0]
 80055aa:	250a      	movs	r5, #10
 80055ac:	1c5a      	adds	r2, r3, #1
 80055ae:	6022      	str	r2, [r4, #0]
 80055b0:	701d      	strb	r5, [r3, #0]
 80055b2:	e7db      	b.n	800556c <_puts_r+0x88>
 80055b4:	08007d54 	.word	0x08007d54
 80055b8:	08007d74 	.word	0x08007d74
 80055bc:	08007d34 	.word	0x08007d34

080055c0 <puts>:
 80055c0:	4b02      	ldr	r3, [pc, #8]	; (80055cc <puts+0xc>)
 80055c2:	4601      	mov	r1, r0
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	f7ff bf8d 	b.w	80054e4 <_puts_r>
 80055ca:	bf00      	nop
 80055cc:	2000000c 	.word	0x2000000c

080055d0 <siprintf>:
 80055d0:	b40e      	push	{r1, r2, r3}
 80055d2:	b500      	push	{lr}
 80055d4:	b09c      	sub	sp, #112	; 0x70
 80055d6:	ab1d      	add	r3, sp, #116	; 0x74
 80055d8:	9002      	str	r0, [sp, #8]
 80055da:	9006      	str	r0, [sp, #24]
 80055dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80055e0:	4809      	ldr	r0, [pc, #36]	; (8005608 <siprintf+0x38>)
 80055e2:	9107      	str	r1, [sp, #28]
 80055e4:	9104      	str	r1, [sp, #16]
 80055e6:	4909      	ldr	r1, [pc, #36]	; (800560c <siprintf+0x3c>)
 80055e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80055ec:	9105      	str	r1, [sp, #20]
 80055ee:	6800      	ldr	r0, [r0, #0]
 80055f0:	9301      	str	r3, [sp, #4]
 80055f2:	a902      	add	r1, sp, #8
 80055f4:	f001 fe12 	bl	800721c <_svfiprintf_r>
 80055f8:	9b02      	ldr	r3, [sp, #8]
 80055fa:	2200      	movs	r2, #0
 80055fc:	701a      	strb	r2, [r3, #0]
 80055fe:	b01c      	add	sp, #112	; 0x70
 8005600:	f85d eb04 	ldr.w	lr, [sp], #4
 8005604:	b003      	add	sp, #12
 8005606:	4770      	bx	lr
 8005608:	2000000c 	.word	0x2000000c
 800560c:	ffff0208 	.word	0xffff0208

08005610 <__swbuf_r>:
 8005610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005612:	460e      	mov	r6, r1
 8005614:	4614      	mov	r4, r2
 8005616:	4605      	mov	r5, r0
 8005618:	b118      	cbz	r0, 8005622 <__swbuf_r+0x12>
 800561a:	6983      	ldr	r3, [r0, #24]
 800561c:	b90b      	cbnz	r3, 8005622 <__swbuf_r+0x12>
 800561e:	f001 f849 	bl	80066b4 <__sinit>
 8005622:	4b21      	ldr	r3, [pc, #132]	; (80056a8 <__swbuf_r+0x98>)
 8005624:	429c      	cmp	r4, r3
 8005626:	d12b      	bne.n	8005680 <__swbuf_r+0x70>
 8005628:	686c      	ldr	r4, [r5, #4]
 800562a:	69a3      	ldr	r3, [r4, #24]
 800562c:	60a3      	str	r3, [r4, #8]
 800562e:	89a3      	ldrh	r3, [r4, #12]
 8005630:	071a      	lsls	r2, r3, #28
 8005632:	d52f      	bpl.n	8005694 <__swbuf_r+0x84>
 8005634:	6923      	ldr	r3, [r4, #16]
 8005636:	b36b      	cbz	r3, 8005694 <__swbuf_r+0x84>
 8005638:	6923      	ldr	r3, [r4, #16]
 800563a:	6820      	ldr	r0, [r4, #0]
 800563c:	1ac0      	subs	r0, r0, r3
 800563e:	6963      	ldr	r3, [r4, #20]
 8005640:	b2f6      	uxtb	r6, r6
 8005642:	4283      	cmp	r3, r0
 8005644:	4637      	mov	r7, r6
 8005646:	dc04      	bgt.n	8005652 <__swbuf_r+0x42>
 8005648:	4621      	mov	r1, r4
 800564a:	4628      	mov	r0, r5
 800564c:	f000 ff9e 	bl	800658c <_fflush_r>
 8005650:	bb30      	cbnz	r0, 80056a0 <__swbuf_r+0x90>
 8005652:	68a3      	ldr	r3, [r4, #8]
 8005654:	3b01      	subs	r3, #1
 8005656:	60a3      	str	r3, [r4, #8]
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	1c5a      	adds	r2, r3, #1
 800565c:	6022      	str	r2, [r4, #0]
 800565e:	701e      	strb	r6, [r3, #0]
 8005660:	6963      	ldr	r3, [r4, #20]
 8005662:	3001      	adds	r0, #1
 8005664:	4283      	cmp	r3, r0
 8005666:	d004      	beq.n	8005672 <__swbuf_r+0x62>
 8005668:	89a3      	ldrh	r3, [r4, #12]
 800566a:	07db      	lsls	r3, r3, #31
 800566c:	d506      	bpl.n	800567c <__swbuf_r+0x6c>
 800566e:	2e0a      	cmp	r6, #10
 8005670:	d104      	bne.n	800567c <__swbuf_r+0x6c>
 8005672:	4621      	mov	r1, r4
 8005674:	4628      	mov	r0, r5
 8005676:	f000 ff89 	bl	800658c <_fflush_r>
 800567a:	b988      	cbnz	r0, 80056a0 <__swbuf_r+0x90>
 800567c:	4638      	mov	r0, r7
 800567e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005680:	4b0a      	ldr	r3, [pc, #40]	; (80056ac <__swbuf_r+0x9c>)
 8005682:	429c      	cmp	r4, r3
 8005684:	d101      	bne.n	800568a <__swbuf_r+0x7a>
 8005686:	68ac      	ldr	r4, [r5, #8]
 8005688:	e7cf      	b.n	800562a <__swbuf_r+0x1a>
 800568a:	4b09      	ldr	r3, [pc, #36]	; (80056b0 <__swbuf_r+0xa0>)
 800568c:	429c      	cmp	r4, r3
 800568e:	bf08      	it	eq
 8005690:	68ec      	ldreq	r4, [r5, #12]
 8005692:	e7ca      	b.n	800562a <__swbuf_r+0x1a>
 8005694:	4621      	mov	r1, r4
 8005696:	4628      	mov	r0, r5
 8005698:	f000 f80c 	bl	80056b4 <__swsetup_r>
 800569c:	2800      	cmp	r0, #0
 800569e:	d0cb      	beq.n	8005638 <__swbuf_r+0x28>
 80056a0:	f04f 37ff 	mov.w	r7, #4294967295
 80056a4:	e7ea      	b.n	800567c <__swbuf_r+0x6c>
 80056a6:	bf00      	nop
 80056a8:	08007d54 	.word	0x08007d54
 80056ac:	08007d74 	.word	0x08007d74
 80056b0:	08007d34 	.word	0x08007d34

080056b4 <__swsetup_r>:
 80056b4:	4b32      	ldr	r3, [pc, #200]	; (8005780 <__swsetup_r+0xcc>)
 80056b6:	b570      	push	{r4, r5, r6, lr}
 80056b8:	681d      	ldr	r5, [r3, #0]
 80056ba:	4606      	mov	r6, r0
 80056bc:	460c      	mov	r4, r1
 80056be:	b125      	cbz	r5, 80056ca <__swsetup_r+0x16>
 80056c0:	69ab      	ldr	r3, [r5, #24]
 80056c2:	b913      	cbnz	r3, 80056ca <__swsetup_r+0x16>
 80056c4:	4628      	mov	r0, r5
 80056c6:	f000 fff5 	bl	80066b4 <__sinit>
 80056ca:	4b2e      	ldr	r3, [pc, #184]	; (8005784 <__swsetup_r+0xd0>)
 80056cc:	429c      	cmp	r4, r3
 80056ce:	d10f      	bne.n	80056f0 <__swsetup_r+0x3c>
 80056d0:	686c      	ldr	r4, [r5, #4]
 80056d2:	89a3      	ldrh	r3, [r4, #12]
 80056d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80056d8:	0719      	lsls	r1, r3, #28
 80056da:	d42c      	bmi.n	8005736 <__swsetup_r+0x82>
 80056dc:	06dd      	lsls	r5, r3, #27
 80056de:	d411      	bmi.n	8005704 <__swsetup_r+0x50>
 80056e0:	2309      	movs	r3, #9
 80056e2:	6033      	str	r3, [r6, #0]
 80056e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80056e8:	81a3      	strh	r3, [r4, #12]
 80056ea:	f04f 30ff 	mov.w	r0, #4294967295
 80056ee:	e03e      	b.n	800576e <__swsetup_r+0xba>
 80056f0:	4b25      	ldr	r3, [pc, #148]	; (8005788 <__swsetup_r+0xd4>)
 80056f2:	429c      	cmp	r4, r3
 80056f4:	d101      	bne.n	80056fa <__swsetup_r+0x46>
 80056f6:	68ac      	ldr	r4, [r5, #8]
 80056f8:	e7eb      	b.n	80056d2 <__swsetup_r+0x1e>
 80056fa:	4b24      	ldr	r3, [pc, #144]	; (800578c <__swsetup_r+0xd8>)
 80056fc:	429c      	cmp	r4, r3
 80056fe:	bf08      	it	eq
 8005700:	68ec      	ldreq	r4, [r5, #12]
 8005702:	e7e6      	b.n	80056d2 <__swsetup_r+0x1e>
 8005704:	0758      	lsls	r0, r3, #29
 8005706:	d512      	bpl.n	800572e <__swsetup_r+0x7a>
 8005708:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800570a:	b141      	cbz	r1, 800571e <__swsetup_r+0x6a>
 800570c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005710:	4299      	cmp	r1, r3
 8005712:	d002      	beq.n	800571a <__swsetup_r+0x66>
 8005714:	4630      	mov	r0, r6
 8005716:	f001 fc7b 	bl	8007010 <_free_r>
 800571a:	2300      	movs	r3, #0
 800571c:	6363      	str	r3, [r4, #52]	; 0x34
 800571e:	89a3      	ldrh	r3, [r4, #12]
 8005720:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005724:	81a3      	strh	r3, [r4, #12]
 8005726:	2300      	movs	r3, #0
 8005728:	6063      	str	r3, [r4, #4]
 800572a:	6923      	ldr	r3, [r4, #16]
 800572c:	6023      	str	r3, [r4, #0]
 800572e:	89a3      	ldrh	r3, [r4, #12]
 8005730:	f043 0308 	orr.w	r3, r3, #8
 8005734:	81a3      	strh	r3, [r4, #12]
 8005736:	6923      	ldr	r3, [r4, #16]
 8005738:	b94b      	cbnz	r3, 800574e <__swsetup_r+0x9a>
 800573a:	89a3      	ldrh	r3, [r4, #12]
 800573c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005740:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005744:	d003      	beq.n	800574e <__swsetup_r+0x9a>
 8005746:	4621      	mov	r1, r4
 8005748:	4630      	mov	r0, r6
 800574a:	f001 f87d 	bl	8006848 <__smakebuf_r>
 800574e:	89a0      	ldrh	r0, [r4, #12]
 8005750:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005754:	f010 0301 	ands.w	r3, r0, #1
 8005758:	d00a      	beq.n	8005770 <__swsetup_r+0xbc>
 800575a:	2300      	movs	r3, #0
 800575c:	60a3      	str	r3, [r4, #8]
 800575e:	6963      	ldr	r3, [r4, #20]
 8005760:	425b      	negs	r3, r3
 8005762:	61a3      	str	r3, [r4, #24]
 8005764:	6923      	ldr	r3, [r4, #16]
 8005766:	b943      	cbnz	r3, 800577a <__swsetup_r+0xc6>
 8005768:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800576c:	d1ba      	bne.n	80056e4 <__swsetup_r+0x30>
 800576e:	bd70      	pop	{r4, r5, r6, pc}
 8005770:	0781      	lsls	r1, r0, #30
 8005772:	bf58      	it	pl
 8005774:	6963      	ldrpl	r3, [r4, #20]
 8005776:	60a3      	str	r3, [r4, #8]
 8005778:	e7f4      	b.n	8005764 <__swsetup_r+0xb0>
 800577a:	2000      	movs	r0, #0
 800577c:	e7f7      	b.n	800576e <__swsetup_r+0xba>
 800577e:	bf00      	nop
 8005780:	2000000c 	.word	0x2000000c
 8005784:	08007d54 	.word	0x08007d54
 8005788:	08007d74 	.word	0x08007d74
 800578c:	08007d34 	.word	0x08007d34

08005790 <quorem>:
 8005790:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005794:	6903      	ldr	r3, [r0, #16]
 8005796:	690c      	ldr	r4, [r1, #16]
 8005798:	42a3      	cmp	r3, r4
 800579a:	4607      	mov	r7, r0
 800579c:	f2c0 8081 	blt.w	80058a2 <quorem+0x112>
 80057a0:	3c01      	subs	r4, #1
 80057a2:	f101 0814 	add.w	r8, r1, #20
 80057a6:	f100 0514 	add.w	r5, r0, #20
 80057aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80057b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057b8:	3301      	adds	r3, #1
 80057ba:	429a      	cmp	r2, r3
 80057bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80057c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80057c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80057c8:	d331      	bcc.n	800582e <quorem+0x9e>
 80057ca:	f04f 0e00 	mov.w	lr, #0
 80057ce:	4640      	mov	r0, r8
 80057d0:	46ac      	mov	ip, r5
 80057d2:	46f2      	mov	sl, lr
 80057d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80057d8:	b293      	uxth	r3, r2
 80057da:	fb06 e303 	mla	r3, r6, r3, lr
 80057de:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	ebaa 0303 	sub.w	r3, sl, r3
 80057e8:	0c12      	lsrs	r2, r2, #16
 80057ea:	f8dc a000 	ldr.w	sl, [ip]
 80057ee:	fb06 e202 	mla	r2, r6, r2, lr
 80057f2:	fa13 f38a 	uxtah	r3, r3, sl
 80057f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80057fa:	fa1f fa82 	uxth.w	sl, r2
 80057fe:	f8dc 2000 	ldr.w	r2, [ip]
 8005802:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005806:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800580a:	b29b      	uxth	r3, r3
 800580c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005810:	4581      	cmp	r9, r0
 8005812:	f84c 3b04 	str.w	r3, [ip], #4
 8005816:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800581a:	d2db      	bcs.n	80057d4 <quorem+0x44>
 800581c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005820:	b92b      	cbnz	r3, 800582e <quorem+0x9e>
 8005822:	9b01      	ldr	r3, [sp, #4]
 8005824:	3b04      	subs	r3, #4
 8005826:	429d      	cmp	r5, r3
 8005828:	461a      	mov	r2, r3
 800582a:	d32e      	bcc.n	800588a <quorem+0xfa>
 800582c:	613c      	str	r4, [r7, #16]
 800582e:	4638      	mov	r0, r7
 8005830:	f001 fade 	bl	8006df0 <__mcmp>
 8005834:	2800      	cmp	r0, #0
 8005836:	db24      	blt.n	8005882 <quorem+0xf2>
 8005838:	3601      	adds	r6, #1
 800583a:	4628      	mov	r0, r5
 800583c:	f04f 0c00 	mov.w	ip, #0
 8005840:	f858 2b04 	ldr.w	r2, [r8], #4
 8005844:	f8d0 e000 	ldr.w	lr, [r0]
 8005848:	b293      	uxth	r3, r2
 800584a:	ebac 0303 	sub.w	r3, ip, r3
 800584e:	0c12      	lsrs	r2, r2, #16
 8005850:	fa13 f38e 	uxtah	r3, r3, lr
 8005854:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005858:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800585c:	b29b      	uxth	r3, r3
 800585e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005862:	45c1      	cmp	r9, r8
 8005864:	f840 3b04 	str.w	r3, [r0], #4
 8005868:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800586c:	d2e8      	bcs.n	8005840 <quorem+0xb0>
 800586e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005872:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005876:	b922      	cbnz	r2, 8005882 <quorem+0xf2>
 8005878:	3b04      	subs	r3, #4
 800587a:	429d      	cmp	r5, r3
 800587c:	461a      	mov	r2, r3
 800587e:	d30a      	bcc.n	8005896 <quorem+0x106>
 8005880:	613c      	str	r4, [r7, #16]
 8005882:	4630      	mov	r0, r6
 8005884:	b003      	add	sp, #12
 8005886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800588a:	6812      	ldr	r2, [r2, #0]
 800588c:	3b04      	subs	r3, #4
 800588e:	2a00      	cmp	r2, #0
 8005890:	d1cc      	bne.n	800582c <quorem+0x9c>
 8005892:	3c01      	subs	r4, #1
 8005894:	e7c7      	b.n	8005826 <quorem+0x96>
 8005896:	6812      	ldr	r2, [r2, #0]
 8005898:	3b04      	subs	r3, #4
 800589a:	2a00      	cmp	r2, #0
 800589c:	d1f0      	bne.n	8005880 <quorem+0xf0>
 800589e:	3c01      	subs	r4, #1
 80058a0:	e7eb      	b.n	800587a <quorem+0xea>
 80058a2:	2000      	movs	r0, #0
 80058a4:	e7ee      	b.n	8005884 <quorem+0xf4>
	...

080058a8 <_dtoa_r>:
 80058a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ac:	ed2d 8b02 	vpush	{d8}
 80058b0:	ec57 6b10 	vmov	r6, r7, d0
 80058b4:	b095      	sub	sp, #84	; 0x54
 80058b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80058b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80058bc:	9105      	str	r1, [sp, #20]
 80058be:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80058c2:	4604      	mov	r4, r0
 80058c4:	9209      	str	r2, [sp, #36]	; 0x24
 80058c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80058c8:	b975      	cbnz	r5, 80058e8 <_dtoa_r+0x40>
 80058ca:	2010      	movs	r0, #16
 80058cc:	f000 fffc 	bl	80068c8 <malloc>
 80058d0:	4602      	mov	r2, r0
 80058d2:	6260      	str	r0, [r4, #36]	; 0x24
 80058d4:	b920      	cbnz	r0, 80058e0 <_dtoa_r+0x38>
 80058d6:	4bb2      	ldr	r3, [pc, #712]	; (8005ba0 <_dtoa_r+0x2f8>)
 80058d8:	21ea      	movs	r1, #234	; 0xea
 80058da:	48b2      	ldr	r0, [pc, #712]	; (8005ba4 <_dtoa_r+0x2fc>)
 80058dc:	f001 ff5e 	bl	800779c <__assert_func>
 80058e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80058e4:	6005      	str	r5, [r0, #0]
 80058e6:	60c5      	str	r5, [r0, #12]
 80058e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058ea:	6819      	ldr	r1, [r3, #0]
 80058ec:	b151      	cbz	r1, 8005904 <_dtoa_r+0x5c>
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	604a      	str	r2, [r1, #4]
 80058f2:	2301      	movs	r3, #1
 80058f4:	4093      	lsls	r3, r2
 80058f6:	608b      	str	r3, [r1, #8]
 80058f8:	4620      	mov	r0, r4
 80058fa:	f001 f83b 	bl	8006974 <_Bfree>
 80058fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	1e3b      	subs	r3, r7, #0
 8005906:	bfb9      	ittee	lt
 8005908:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800590c:	9303      	strlt	r3, [sp, #12]
 800590e:	2300      	movge	r3, #0
 8005910:	f8c8 3000 	strge.w	r3, [r8]
 8005914:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005918:	4ba3      	ldr	r3, [pc, #652]	; (8005ba8 <_dtoa_r+0x300>)
 800591a:	bfbc      	itt	lt
 800591c:	2201      	movlt	r2, #1
 800591e:	f8c8 2000 	strlt.w	r2, [r8]
 8005922:	ea33 0309 	bics.w	r3, r3, r9
 8005926:	d11b      	bne.n	8005960 <_dtoa_r+0xb8>
 8005928:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800592a:	f242 730f 	movw	r3, #9999	; 0x270f
 800592e:	6013      	str	r3, [r2, #0]
 8005930:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005934:	4333      	orrs	r3, r6
 8005936:	f000 857a 	beq.w	800642e <_dtoa_r+0xb86>
 800593a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800593c:	b963      	cbnz	r3, 8005958 <_dtoa_r+0xb0>
 800593e:	4b9b      	ldr	r3, [pc, #620]	; (8005bac <_dtoa_r+0x304>)
 8005940:	e024      	b.n	800598c <_dtoa_r+0xe4>
 8005942:	4b9b      	ldr	r3, [pc, #620]	; (8005bb0 <_dtoa_r+0x308>)
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	3308      	adds	r3, #8
 8005948:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800594a:	6013      	str	r3, [r2, #0]
 800594c:	9800      	ldr	r0, [sp, #0]
 800594e:	b015      	add	sp, #84	; 0x54
 8005950:	ecbd 8b02 	vpop	{d8}
 8005954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005958:	4b94      	ldr	r3, [pc, #592]	; (8005bac <_dtoa_r+0x304>)
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	3303      	adds	r3, #3
 800595e:	e7f3      	b.n	8005948 <_dtoa_r+0xa0>
 8005960:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005964:	2200      	movs	r2, #0
 8005966:	ec51 0b17 	vmov	r0, r1, d7
 800596a:	2300      	movs	r3, #0
 800596c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005970:	f7fb f8ca 	bl	8000b08 <__aeabi_dcmpeq>
 8005974:	4680      	mov	r8, r0
 8005976:	b158      	cbz	r0, 8005990 <_dtoa_r+0xe8>
 8005978:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800597a:	2301      	movs	r3, #1
 800597c:	6013      	str	r3, [r2, #0]
 800597e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 8551 	beq.w	8006428 <_dtoa_r+0xb80>
 8005986:	488b      	ldr	r0, [pc, #556]	; (8005bb4 <_dtoa_r+0x30c>)
 8005988:	6018      	str	r0, [r3, #0]
 800598a:	1e43      	subs	r3, r0, #1
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	e7dd      	b.n	800594c <_dtoa_r+0xa4>
 8005990:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005994:	aa12      	add	r2, sp, #72	; 0x48
 8005996:	a913      	add	r1, sp, #76	; 0x4c
 8005998:	4620      	mov	r0, r4
 800599a:	f001 facd 	bl	8006f38 <__d2b>
 800599e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80059a2:	4683      	mov	fp, r0
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	d07c      	beq.n	8005aa2 <_dtoa_r+0x1fa>
 80059a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059aa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80059ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059b2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80059b6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80059ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80059be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80059c2:	4b7d      	ldr	r3, [pc, #500]	; (8005bb8 <_dtoa_r+0x310>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	4630      	mov	r0, r6
 80059c8:	4639      	mov	r1, r7
 80059ca:	f7fa fc7d 	bl	80002c8 <__aeabi_dsub>
 80059ce:	a36e      	add	r3, pc, #440	; (adr r3, 8005b88 <_dtoa_r+0x2e0>)
 80059d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d4:	f7fa fe30 	bl	8000638 <__aeabi_dmul>
 80059d8:	a36d      	add	r3, pc, #436	; (adr r3, 8005b90 <_dtoa_r+0x2e8>)
 80059da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059de:	f7fa fc75 	bl	80002cc <__adddf3>
 80059e2:	4606      	mov	r6, r0
 80059e4:	4628      	mov	r0, r5
 80059e6:	460f      	mov	r7, r1
 80059e8:	f7fa fdbc 	bl	8000564 <__aeabi_i2d>
 80059ec:	a36a      	add	r3, pc, #424	; (adr r3, 8005b98 <_dtoa_r+0x2f0>)
 80059ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f2:	f7fa fe21 	bl	8000638 <__aeabi_dmul>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4630      	mov	r0, r6
 80059fc:	4639      	mov	r1, r7
 80059fe:	f7fa fc65 	bl	80002cc <__adddf3>
 8005a02:	4606      	mov	r6, r0
 8005a04:	460f      	mov	r7, r1
 8005a06:	f7fb f8c7 	bl	8000b98 <__aeabi_d2iz>
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	4682      	mov	sl, r0
 8005a0e:	2300      	movs	r3, #0
 8005a10:	4630      	mov	r0, r6
 8005a12:	4639      	mov	r1, r7
 8005a14:	f7fb f882 	bl	8000b1c <__aeabi_dcmplt>
 8005a18:	b148      	cbz	r0, 8005a2e <_dtoa_r+0x186>
 8005a1a:	4650      	mov	r0, sl
 8005a1c:	f7fa fda2 	bl	8000564 <__aeabi_i2d>
 8005a20:	4632      	mov	r2, r6
 8005a22:	463b      	mov	r3, r7
 8005a24:	f7fb f870 	bl	8000b08 <__aeabi_dcmpeq>
 8005a28:	b908      	cbnz	r0, 8005a2e <_dtoa_r+0x186>
 8005a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a2e:	f1ba 0f16 	cmp.w	sl, #22
 8005a32:	d854      	bhi.n	8005ade <_dtoa_r+0x236>
 8005a34:	4b61      	ldr	r3, [pc, #388]	; (8005bbc <_dtoa_r+0x314>)
 8005a36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a42:	f7fb f86b 	bl	8000b1c <__aeabi_dcmplt>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	d04b      	beq.n	8005ae2 <_dtoa_r+0x23a>
 8005a4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a4e:	2300      	movs	r3, #0
 8005a50:	930e      	str	r3, [sp, #56]	; 0x38
 8005a52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005a54:	1b5d      	subs	r5, r3, r5
 8005a56:	1e6b      	subs	r3, r5, #1
 8005a58:	9304      	str	r3, [sp, #16]
 8005a5a:	bf43      	ittte	mi
 8005a5c:	2300      	movmi	r3, #0
 8005a5e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005a62:	9304      	strmi	r3, [sp, #16]
 8005a64:	f04f 0800 	movpl.w	r8, #0
 8005a68:	f1ba 0f00 	cmp.w	sl, #0
 8005a6c:	db3b      	blt.n	8005ae6 <_dtoa_r+0x23e>
 8005a6e:	9b04      	ldr	r3, [sp, #16]
 8005a70:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005a74:	4453      	add	r3, sl
 8005a76:	9304      	str	r3, [sp, #16]
 8005a78:	2300      	movs	r3, #0
 8005a7a:	9306      	str	r3, [sp, #24]
 8005a7c:	9b05      	ldr	r3, [sp, #20]
 8005a7e:	2b09      	cmp	r3, #9
 8005a80:	d869      	bhi.n	8005b56 <_dtoa_r+0x2ae>
 8005a82:	2b05      	cmp	r3, #5
 8005a84:	bfc4      	itt	gt
 8005a86:	3b04      	subgt	r3, #4
 8005a88:	9305      	strgt	r3, [sp, #20]
 8005a8a:	9b05      	ldr	r3, [sp, #20]
 8005a8c:	f1a3 0302 	sub.w	r3, r3, #2
 8005a90:	bfcc      	ite	gt
 8005a92:	2500      	movgt	r5, #0
 8005a94:	2501      	movle	r5, #1
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	d869      	bhi.n	8005b6e <_dtoa_r+0x2c6>
 8005a9a:	e8df f003 	tbb	[pc, r3]
 8005a9e:	4e2c      	.short	0x4e2c
 8005aa0:	5a4c      	.short	0x5a4c
 8005aa2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005aa6:	441d      	add	r5, r3
 8005aa8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005aac:	2b20      	cmp	r3, #32
 8005aae:	bfc1      	itttt	gt
 8005ab0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005ab4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ab8:	fa09 f303 	lslgt.w	r3, r9, r3
 8005abc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005ac0:	bfda      	itte	le
 8005ac2:	f1c3 0320 	rsble	r3, r3, #32
 8005ac6:	fa06 f003 	lslle.w	r0, r6, r3
 8005aca:	4318      	orrgt	r0, r3
 8005acc:	f7fa fd3a 	bl	8000544 <__aeabi_ui2d>
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005ad8:	3d01      	subs	r5, #1
 8005ada:	9310      	str	r3, [sp, #64]	; 0x40
 8005adc:	e771      	b.n	80059c2 <_dtoa_r+0x11a>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e7b6      	b.n	8005a50 <_dtoa_r+0x1a8>
 8005ae2:	900e      	str	r0, [sp, #56]	; 0x38
 8005ae4:	e7b5      	b.n	8005a52 <_dtoa_r+0x1aa>
 8005ae6:	f1ca 0300 	rsb	r3, sl, #0
 8005aea:	9306      	str	r3, [sp, #24]
 8005aec:	2300      	movs	r3, #0
 8005aee:	eba8 080a 	sub.w	r8, r8, sl
 8005af2:	930d      	str	r3, [sp, #52]	; 0x34
 8005af4:	e7c2      	b.n	8005a7c <_dtoa_r+0x1d4>
 8005af6:	2300      	movs	r3, #0
 8005af8:	9308      	str	r3, [sp, #32]
 8005afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	dc39      	bgt.n	8005b74 <_dtoa_r+0x2cc>
 8005b00:	f04f 0901 	mov.w	r9, #1
 8005b04:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b08:	464b      	mov	r3, r9
 8005b0a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005b0e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b10:	2200      	movs	r2, #0
 8005b12:	6042      	str	r2, [r0, #4]
 8005b14:	2204      	movs	r2, #4
 8005b16:	f102 0614 	add.w	r6, r2, #20
 8005b1a:	429e      	cmp	r6, r3
 8005b1c:	6841      	ldr	r1, [r0, #4]
 8005b1e:	d92f      	bls.n	8005b80 <_dtoa_r+0x2d8>
 8005b20:	4620      	mov	r0, r4
 8005b22:	f000 fee7 	bl	80068f4 <_Balloc>
 8005b26:	9000      	str	r0, [sp, #0]
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	d14b      	bne.n	8005bc4 <_dtoa_r+0x31c>
 8005b2c:	4b24      	ldr	r3, [pc, #144]	; (8005bc0 <_dtoa_r+0x318>)
 8005b2e:	4602      	mov	r2, r0
 8005b30:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005b34:	e6d1      	b.n	80058da <_dtoa_r+0x32>
 8005b36:	2301      	movs	r3, #1
 8005b38:	e7de      	b.n	8005af8 <_dtoa_r+0x250>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	9308      	str	r3, [sp, #32]
 8005b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b40:	eb0a 0903 	add.w	r9, sl, r3
 8005b44:	f109 0301 	add.w	r3, r9, #1
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	9301      	str	r3, [sp, #4]
 8005b4c:	bfb8      	it	lt
 8005b4e:	2301      	movlt	r3, #1
 8005b50:	e7dd      	b.n	8005b0e <_dtoa_r+0x266>
 8005b52:	2301      	movs	r3, #1
 8005b54:	e7f2      	b.n	8005b3c <_dtoa_r+0x294>
 8005b56:	2501      	movs	r5, #1
 8005b58:	2300      	movs	r3, #0
 8005b5a:	9305      	str	r3, [sp, #20]
 8005b5c:	9508      	str	r5, [sp, #32]
 8005b5e:	f04f 39ff 	mov.w	r9, #4294967295
 8005b62:	2200      	movs	r2, #0
 8005b64:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b68:	2312      	movs	r3, #18
 8005b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8005b6c:	e7cf      	b.n	8005b0e <_dtoa_r+0x266>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	9308      	str	r3, [sp, #32]
 8005b72:	e7f4      	b.n	8005b5e <_dtoa_r+0x2b6>
 8005b74:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005b78:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b7c:	464b      	mov	r3, r9
 8005b7e:	e7c6      	b.n	8005b0e <_dtoa_r+0x266>
 8005b80:	3101      	adds	r1, #1
 8005b82:	6041      	str	r1, [r0, #4]
 8005b84:	0052      	lsls	r2, r2, #1
 8005b86:	e7c6      	b.n	8005b16 <_dtoa_r+0x26e>
 8005b88:	636f4361 	.word	0x636f4361
 8005b8c:	3fd287a7 	.word	0x3fd287a7
 8005b90:	8b60c8b3 	.word	0x8b60c8b3
 8005b94:	3fc68a28 	.word	0x3fc68a28
 8005b98:	509f79fb 	.word	0x509f79fb
 8005b9c:	3fd34413 	.word	0x3fd34413
 8005ba0:	08007cad 	.word	0x08007cad
 8005ba4:	08007cc4 	.word	0x08007cc4
 8005ba8:	7ff00000 	.word	0x7ff00000
 8005bac:	08007ca9 	.word	0x08007ca9
 8005bb0:	08007ca0 	.word	0x08007ca0
 8005bb4:	08007c7d 	.word	0x08007c7d
 8005bb8:	3ff80000 	.word	0x3ff80000
 8005bbc:	08007e20 	.word	0x08007e20
 8005bc0:	08007d23 	.word	0x08007d23
 8005bc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bc6:	9a00      	ldr	r2, [sp, #0]
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	9b01      	ldr	r3, [sp, #4]
 8005bcc:	2b0e      	cmp	r3, #14
 8005bce:	f200 80ad 	bhi.w	8005d2c <_dtoa_r+0x484>
 8005bd2:	2d00      	cmp	r5, #0
 8005bd4:	f000 80aa 	beq.w	8005d2c <_dtoa_r+0x484>
 8005bd8:	f1ba 0f00 	cmp.w	sl, #0
 8005bdc:	dd36      	ble.n	8005c4c <_dtoa_r+0x3a4>
 8005bde:	4ac3      	ldr	r2, [pc, #780]	; (8005eec <_dtoa_r+0x644>)
 8005be0:	f00a 030f 	and.w	r3, sl, #15
 8005be4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005be8:	ed93 7b00 	vldr	d7, [r3]
 8005bec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005bf0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005bf4:	eeb0 8a47 	vmov.f32	s16, s14
 8005bf8:	eef0 8a67 	vmov.f32	s17, s15
 8005bfc:	d016      	beq.n	8005c2c <_dtoa_r+0x384>
 8005bfe:	4bbc      	ldr	r3, [pc, #752]	; (8005ef0 <_dtoa_r+0x648>)
 8005c00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c08:	f7fa fe40 	bl	800088c <__aeabi_ddiv>
 8005c0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c10:	f007 070f 	and.w	r7, r7, #15
 8005c14:	2503      	movs	r5, #3
 8005c16:	4eb6      	ldr	r6, [pc, #728]	; (8005ef0 <_dtoa_r+0x648>)
 8005c18:	b957      	cbnz	r7, 8005c30 <_dtoa_r+0x388>
 8005c1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c1e:	ec53 2b18 	vmov	r2, r3, d8
 8005c22:	f7fa fe33 	bl	800088c <__aeabi_ddiv>
 8005c26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c2a:	e029      	b.n	8005c80 <_dtoa_r+0x3d8>
 8005c2c:	2502      	movs	r5, #2
 8005c2e:	e7f2      	b.n	8005c16 <_dtoa_r+0x36e>
 8005c30:	07f9      	lsls	r1, r7, #31
 8005c32:	d508      	bpl.n	8005c46 <_dtoa_r+0x39e>
 8005c34:	ec51 0b18 	vmov	r0, r1, d8
 8005c38:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c3c:	f7fa fcfc 	bl	8000638 <__aeabi_dmul>
 8005c40:	ec41 0b18 	vmov	d8, r0, r1
 8005c44:	3501      	adds	r5, #1
 8005c46:	107f      	asrs	r7, r7, #1
 8005c48:	3608      	adds	r6, #8
 8005c4a:	e7e5      	b.n	8005c18 <_dtoa_r+0x370>
 8005c4c:	f000 80a6 	beq.w	8005d9c <_dtoa_r+0x4f4>
 8005c50:	f1ca 0600 	rsb	r6, sl, #0
 8005c54:	4ba5      	ldr	r3, [pc, #660]	; (8005eec <_dtoa_r+0x644>)
 8005c56:	4fa6      	ldr	r7, [pc, #664]	; (8005ef0 <_dtoa_r+0x648>)
 8005c58:	f006 020f 	and.w	r2, r6, #15
 8005c5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c68:	f7fa fce6 	bl	8000638 <__aeabi_dmul>
 8005c6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c70:	1136      	asrs	r6, r6, #4
 8005c72:	2300      	movs	r3, #0
 8005c74:	2502      	movs	r5, #2
 8005c76:	2e00      	cmp	r6, #0
 8005c78:	f040 8085 	bne.w	8005d86 <_dtoa_r+0x4de>
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1d2      	bne.n	8005c26 <_dtoa_r+0x37e>
 8005c80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f000 808c 	beq.w	8005da0 <_dtoa_r+0x4f8>
 8005c88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c8c:	4b99      	ldr	r3, [pc, #612]	; (8005ef4 <_dtoa_r+0x64c>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	4630      	mov	r0, r6
 8005c92:	4639      	mov	r1, r7
 8005c94:	f7fa ff42 	bl	8000b1c <__aeabi_dcmplt>
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	f000 8081 	beq.w	8005da0 <_dtoa_r+0x4f8>
 8005c9e:	9b01      	ldr	r3, [sp, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d07d      	beq.n	8005da0 <_dtoa_r+0x4f8>
 8005ca4:	f1b9 0f00 	cmp.w	r9, #0
 8005ca8:	dd3c      	ble.n	8005d24 <_dtoa_r+0x47c>
 8005caa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005cae:	9307      	str	r3, [sp, #28]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	4b91      	ldr	r3, [pc, #580]	; (8005ef8 <_dtoa_r+0x650>)
 8005cb4:	4630      	mov	r0, r6
 8005cb6:	4639      	mov	r1, r7
 8005cb8:	f7fa fcbe 	bl	8000638 <__aeabi_dmul>
 8005cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cc0:	3501      	adds	r5, #1
 8005cc2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005cc6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f7fa fc4a 	bl	8000564 <__aeabi_i2d>
 8005cd0:	4632      	mov	r2, r6
 8005cd2:	463b      	mov	r3, r7
 8005cd4:	f7fa fcb0 	bl	8000638 <__aeabi_dmul>
 8005cd8:	4b88      	ldr	r3, [pc, #544]	; (8005efc <_dtoa_r+0x654>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f7fa faf6 	bl	80002cc <__adddf3>
 8005ce0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ce8:	9303      	str	r3, [sp, #12]
 8005cea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d15c      	bne.n	8005daa <_dtoa_r+0x502>
 8005cf0:	4b83      	ldr	r3, [pc, #524]	; (8005f00 <_dtoa_r+0x658>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	4639      	mov	r1, r7
 8005cf8:	f7fa fae6 	bl	80002c8 <__aeabi_dsub>
 8005cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d00:	4606      	mov	r6, r0
 8005d02:	460f      	mov	r7, r1
 8005d04:	f7fa ff28 	bl	8000b58 <__aeabi_dcmpgt>
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	f040 8296 	bne.w	800623a <_dtoa_r+0x992>
 8005d0e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005d12:	4630      	mov	r0, r6
 8005d14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d18:	4639      	mov	r1, r7
 8005d1a:	f7fa feff 	bl	8000b1c <__aeabi_dcmplt>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	f040 8288 	bne.w	8006234 <_dtoa_r+0x98c>
 8005d24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f2c0 8158 	blt.w	8005fe4 <_dtoa_r+0x73c>
 8005d34:	f1ba 0f0e 	cmp.w	sl, #14
 8005d38:	f300 8154 	bgt.w	8005fe4 <_dtoa_r+0x73c>
 8005d3c:	4b6b      	ldr	r3, [pc, #428]	; (8005eec <_dtoa_r+0x644>)
 8005d3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005d42:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f280 80e3 	bge.w	8005f14 <_dtoa_r+0x66c>
 8005d4e:	9b01      	ldr	r3, [sp, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f300 80df 	bgt.w	8005f14 <_dtoa_r+0x66c>
 8005d56:	f040 826d 	bne.w	8006234 <_dtoa_r+0x98c>
 8005d5a:	4b69      	ldr	r3, [pc, #420]	; (8005f00 <_dtoa_r+0x658>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	4640      	mov	r0, r8
 8005d60:	4649      	mov	r1, r9
 8005d62:	f7fa fc69 	bl	8000638 <__aeabi_dmul>
 8005d66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d6a:	f7fa feeb 	bl	8000b44 <__aeabi_dcmpge>
 8005d6e:	9e01      	ldr	r6, [sp, #4]
 8005d70:	4637      	mov	r7, r6
 8005d72:	2800      	cmp	r0, #0
 8005d74:	f040 8243 	bne.w	80061fe <_dtoa_r+0x956>
 8005d78:	9d00      	ldr	r5, [sp, #0]
 8005d7a:	2331      	movs	r3, #49	; 0x31
 8005d7c:	f805 3b01 	strb.w	r3, [r5], #1
 8005d80:	f10a 0a01 	add.w	sl, sl, #1
 8005d84:	e23f      	b.n	8006206 <_dtoa_r+0x95e>
 8005d86:	07f2      	lsls	r2, r6, #31
 8005d88:	d505      	bpl.n	8005d96 <_dtoa_r+0x4ee>
 8005d8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d8e:	f7fa fc53 	bl	8000638 <__aeabi_dmul>
 8005d92:	3501      	adds	r5, #1
 8005d94:	2301      	movs	r3, #1
 8005d96:	1076      	asrs	r6, r6, #1
 8005d98:	3708      	adds	r7, #8
 8005d9a:	e76c      	b.n	8005c76 <_dtoa_r+0x3ce>
 8005d9c:	2502      	movs	r5, #2
 8005d9e:	e76f      	b.n	8005c80 <_dtoa_r+0x3d8>
 8005da0:	9b01      	ldr	r3, [sp, #4]
 8005da2:	f8cd a01c 	str.w	sl, [sp, #28]
 8005da6:	930c      	str	r3, [sp, #48]	; 0x30
 8005da8:	e78d      	b.n	8005cc6 <_dtoa_r+0x41e>
 8005daa:	9900      	ldr	r1, [sp, #0]
 8005dac:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005dae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005db0:	4b4e      	ldr	r3, [pc, #312]	; (8005eec <_dtoa_r+0x644>)
 8005db2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005db6:	4401      	add	r1, r0
 8005db8:	9102      	str	r1, [sp, #8]
 8005dba:	9908      	ldr	r1, [sp, #32]
 8005dbc:	eeb0 8a47 	vmov.f32	s16, s14
 8005dc0:	eef0 8a67 	vmov.f32	s17, s15
 8005dc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	d045      	beq.n	8005e5c <_dtoa_r+0x5b4>
 8005dd0:	494c      	ldr	r1, [pc, #304]	; (8005f04 <_dtoa_r+0x65c>)
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	f7fa fd5a 	bl	800088c <__aeabi_ddiv>
 8005dd8:	ec53 2b18 	vmov	r2, r3, d8
 8005ddc:	f7fa fa74 	bl	80002c8 <__aeabi_dsub>
 8005de0:	9d00      	ldr	r5, [sp, #0]
 8005de2:	ec41 0b18 	vmov	d8, r0, r1
 8005de6:	4639      	mov	r1, r7
 8005de8:	4630      	mov	r0, r6
 8005dea:	f7fa fed5 	bl	8000b98 <__aeabi_d2iz>
 8005dee:	900c      	str	r0, [sp, #48]	; 0x30
 8005df0:	f7fa fbb8 	bl	8000564 <__aeabi_i2d>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	4630      	mov	r0, r6
 8005dfa:	4639      	mov	r1, r7
 8005dfc:	f7fa fa64 	bl	80002c8 <__aeabi_dsub>
 8005e00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e02:	3330      	adds	r3, #48	; 0x30
 8005e04:	f805 3b01 	strb.w	r3, [r5], #1
 8005e08:	ec53 2b18 	vmov	r2, r3, d8
 8005e0c:	4606      	mov	r6, r0
 8005e0e:	460f      	mov	r7, r1
 8005e10:	f7fa fe84 	bl	8000b1c <__aeabi_dcmplt>
 8005e14:	2800      	cmp	r0, #0
 8005e16:	d165      	bne.n	8005ee4 <_dtoa_r+0x63c>
 8005e18:	4632      	mov	r2, r6
 8005e1a:	463b      	mov	r3, r7
 8005e1c:	4935      	ldr	r1, [pc, #212]	; (8005ef4 <_dtoa_r+0x64c>)
 8005e1e:	2000      	movs	r0, #0
 8005e20:	f7fa fa52 	bl	80002c8 <__aeabi_dsub>
 8005e24:	ec53 2b18 	vmov	r2, r3, d8
 8005e28:	f7fa fe78 	bl	8000b1c <__aeabi_dcmplt>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	f040 80b9 	bne.w	8005fa4 <_dtoa_r+0x6fc>
 8005e32:	9b02      	ldr	r3, [sp, #8]
 8005e34:	429d      	cmp	r5, r3
 8005e36:	f43f af75 	beq.w	8005d24 <_dtoa_r+0x47c>
 8005e3a:	4b2f      	ldr	r3, [pc, #188]	; (8005ef8 <_dtoa_r+0x650>)
 8005e3c:	ec51 0b18 	vmov	r0, r1, d8
 8005e40:	2200      	movs	r2, #0
 8005e42:	f7fa fbf9 	bl	8000638 <__aeabi_dmul>
 8005e46:	4b2c      	ldr	r3, [pc, #176]	; (8005ef8 <_dtoa_r+0x650>)
 8005e48:	ec41 0b18 	vmov	d8, r0, r1
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	4630      	mov	r0, r6
 8005e50:	4639      	mov	r1, r7
 8005e52:	f7fa fbf1 	bl	8000638 <__aeabi_dmul>
 8005e56:	4606      	mov	r6, r0
 8005e58:	460f      	mov	r7, r1
 8005e5a:	e7c4      	b.n	8005de6 <_dtoa_r+0x53e>
 8005e5c:	ec51 0b17 	vmov	r0, r1, d7
 8005e60:	f7fa fbea 	bl	8000638 <__aeabi_dmul>
 8005e64:	9b02      	ldr	r3, [sp, #8]
 8005e66:	9d00      	ldr	r5, [sp, #0]
 8005e68:	930c      	str	r3, [sp, #48]	; 0x30
 8005e6a:	ec41 0b18 	vmov	d8, r0, r1
 8005e6e:	4639      	mov	r1, r7
 8005e70:	4630      	mov	r0, r6
 8005e72:	f7fa fe91 	bl	8000b98 <__aeabi_d2iz>
 8005e76:	9011      	str	r0, [sp, #68]	; 0x44
 8005e78:	f7fa fb74 	bl	8000564 <__aeabi_i2d>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	4630      	mov	r0, r6
 8005e82:	4639      	mov	r1, r7
 8005e84:	f7fa fa20 	bl	80002c8 <__aeabi_dsub>
 8005e88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e8a:	3330      	adds	r3, #48	; 0x30
 8005e8c:	f805 3b01 	strb.w	r3, [r5], #1
 8005e90:	9b02      	ldr	r3, [sp, #8]
 8005e92:	429d      	cmp	r5, r3
 8005e94:	4606      	mov	r6, r0
 8005e96:	460f      	mov	r7, r1
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	d134      	bne.n	8005f08 <_dtoa_r+0x660>
 8005e9e:	4b19      	ldr	r3, [pc, #100]	; (8005f04 <_dtoa_r+0x65c>)
 8005ea0:	ec51 0b18 	vmov	r0, r1, d8
 8005ea4:	f7fa fa12 	bl	80002cc <__adddf3>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	460b      	mov	r3, r1
 8005eac:	4630      	mov	r0, r6
 8005eae:	4639      	mov	r1, r7
 8005eb0:	f7fa fe52 	bl	8000b58 <__aeabi_dcmpgt>
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	d175      	bne.n	8005fa4 <_dtoa_r+0x6fc>
 8005eb8:	ec53 2b18 	vmov	r2, r3, d8
 8005ebc:	4911      	ldr	r1, [pc, #68]	; (8005f04 <_dtoa_r+0x65c>)
 8005ebe:	2000      	movs	r0, #0
 8005ec0:	f7fa fa02 	bl	80002c8 <__aeabi_dsub>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	4630      	mov	r0, r6
 8005eca:	4639      	mov	r1, r7
 8005ecc:	f7fa fe26 	bl	8000b1c <__aeabi_dcmplt>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	f43f af27 	beq.w	8005d24 <_dtoa_r+0x47c>
 8005ed6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ed8:	1e6b      	subs	r3, r5, #1
 8005eda:	930c      	str	r3, [sp, #48]	; 0x30
 8005edc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ee0:	2b30      	cmp	r3, #48	; 0x30
 8005ee2:	d0f8      	beq.n	8005ed6 <_dtoa_r+0x62e>
 8005ee4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005ee8:	e04a      	b.n	8005f80 <_dtoa_r+0x6d8>
 8005eea:	bf00      	nop
 8005eec:	08007e20 	.word	0x08007e20
 8005ef0:	08007df8 	.word	0x08007df8
 8005ef4:	3ff00000 	.word	0x3ff00000
 8005ef8:	40240000 	.word	0x40240000
 8005efc:	401c0000 	.word	0x401c0000
 8005f00:	40140000 	.word	0x40140000
 8005f04:	3fe00000 	.word	0x3fe00000
 8005f08:	4baf      	ldr	r3, [pc, #700]	; (80061c8 <_dtoa_r+0x920>)
 8005f0a:	f7fa fb95 	bl	8000638 <__aeabi_dmul>
 8005f0e:	4606      	mov	r6, r0
 8005f10:	460f      	mov	r7, r1
 8005f12:	e7ac      	b.n	8005e6e <_dtoa_r+0x5c6>
 8005f14:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f18:	9d00      	ldr	r5, [sp, #0]
 8005f1a:	4642      	mov	r2, r8
 8005f1c:	464b      	mov	r3, r9
 8005f1e:	4630      	mov	r0, r6
 8005f20:	4639      	mov	r1, r7
 8005f22:	f7fa fcb3 	bl	800088c <__aeabi_ddiv>
 8005f26:	f7fa fe37 	bl	8000b98 <__aeabi_d2iz>
 8005f2a:	9002      	str	r0, [sp, #8]
 8005f2c:	f7fa fb1a 	bl	8000564 <__aeabi_i2d>
 8005f30:	4642      	mov	r2, r8
 8005f32:	464b      	mov	r3, r9
 8005f34:	f7fa fb80 	bl	8000638 <__aeabi_dmul>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	4639      	mov	r1, r7
 8005f40:	f7fa f9c2 	bl	80002c8 <__aeabi_dsub>
 8005f44:	9e02      	ldr	r6, [sp, #8]
 8005f46:	9f01      	ldr	r7, [sp, #4]
 8005f48:	3630      	adds	r6, #48	; 0x30
 8005f4a:	f805 6b01 	strb.w	r6, [r5], #1
 8005f4e:	9e00      	ldr	r6, [sp, #0]
 8005f50:	1bae      	subs	r6, r5, r6
 8005f52:	42b7      	cmp	r7, r6
 8005f54:	4602      	mov	r2, r0
 8005f56:	460b      	mov	r3, r1
 8005f58:	d137      	bne.n	8005fca <_dtoa_r+0x722>
 8005f5a:	f7fa f9b7 	bl	80002cc <__adddf3>
 8005f5e:	4642      	mov	r2, r8
 8005f60:	464b      	mov	r3, r9
 8005f62:	4606      	mov	r6, r0
 8005f64:	460f      	mov	r7, r1
 8005f66:	f7fa fdf7 	bl	8000b58 <__aeabi_dcmpgt>
 8005f6a:	b9c8      	cbnz	r0, 8005fa0 <_dtoa_r+0x6f8>
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	464b      	mov	r3, r9
 8005f70:	4630      	mov	r0, r6
 8005f72:	4639      	mov	r1, r7
 8005f74:	f7fa fdc8 	bl	8000b08 <__aeabi_dcmpeq>
 8005f78:	b110      	cbz	r0, 8005f80 <_dtoa_r+0x6d8>
 8005f7a:	9b02      	ldr	r3, [sp, #8]
 8005f7c:	07d9      	lsls	r1, r3, #31
 8005f7e:	d40f      	bmi.n	8005fa0 <_dtoa_r+0x6f8>
 8005f80:	4620      	mov	r0, r4
 8005f82:	4659      	mov	r1, fp
 8005f84:	f000 fcf6 	bl	8006974 <_Bfree>
 8005f88:	2300      	movs	r3, #0
 8005f8a:	702b      	strb	r3, [r5, #0]
 8005f8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f8e:	f10a 0001 	add.w	r0, sl, #1
 8005f92:	6018      	str	r0, [r3, #0]
 8005f94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f43f acd8 	beq.w	800594c <_dtoa_r+0xa4>
 8005f9c:	601d      	str	r5, [r3, #0]
 8005f9e:	e4d5      	b.n	800594c <_dtoa_r+0xa4>
 8005fa0:	f8cd a01c 	str.w	sl, [sp, #28]
 8005fa4:	462b      	mov	r3, r5
 8005fa6:	461d      	mov	r5, r3
 8005fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fac:	2a39      	cmp	r2, #57	; 0x39
 8005fae:	d108      	bne.n	8005fc2 <_dtoa_r+0x71a>
 8005fb0:	9a00      	ldr	r2, [sp, #0]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d1f7      	bne.n	8005fa6 <_dtoa_r+0x6fe>
 8005fb6:	9a07      	ldr	r2, [sp, #28]
 8005fb8:	9900      	ldr	r1, [sp, #0]
 8005fba:	3201      	adds	r2, #1
 8005fbc:	9207      	str	r2, [sp, #28]
 8005fbe:	2230      	movs	r2, #48	; 0x30
 8005fc0:	700a      	strb	r2, [r1, #0]
 8005fc2:	781a      	ldrb	r2, [r3, #0]
 8005fc4:	3201      	adds	r2, #1
 8005fc6:	701a      	strb	r2, [r3, #0]
 8005fc8:	e78c      	b.n	8005ee4 <_dtoa_r+0x63c>
 8005fca:	4b7f      	ldr	r3, [pc, #508]	; (80061c8 <_dtoa_r+0x920>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f7fa fb33 	bl	8000638 <__aeabi_dmul>
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	4606      	mov	r6, r0
 8005fd8:	460f      	mov	r7, r1
 8005fda:	f7fa fd95 	bl	8000b08 <__aeabi_dcmpeq>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d09b      	beq.n	8005f1a <_dtoa_r+0x672>
 8005fe2:	e7cd      	b.n	8005f80 <_dtoa_r+0x6d8>
 8005fe4:	9a08      	ldr	r2, [sp, #32]
 8005fe6:	2a00      	cmp	r2, #0
 8005fe8:	f000 80c4 	beq.w	8006174 <_dtoa_r+0x8cc>
 8005fec:	9a05      	ldr	r2, [sp, #20]
 8005fee:	2a01      	cmp	r2, #1
 8005ff0:	f300 80a8 	bgt.w	8006144 <_dtoa_r+0x89c>
 8005ff4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ff6:	2a00      	cmp	r2, #0
 8005ff8:	f000 80a0 	beq.w	800613c <_dtoa_r+0x894>
 8005ffc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006000:	9e06      	ldr	r6, [sp, #24]
 8006002:	4645      	mov	r5, r8
 8006004:	9a04      	ldr	r2, [sp, #16]
 8006006:	2101      	movs	r1, #1
 8006008:	441a      	add	r2, r3
 800600a:	4620      	mov	r0, r4
 800600c:	4498      	add	r8, r3
 800600e:	9204      	str	r2, [sp, #16]
 8006010:	f000 fd6c 	bl	8006aec <__i2b>
 8006014:	4607      	mov	r7, r0
 8006016:	2d00      	cmp	r5, #0
 8006018:	dd0b      	ble.n	8006032 <_dtoa_r+0x78a>
 800601a:	9b04      	ldr	r3, [sp, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	dd08      	ble.n	8006032 <_dtoa_r+0x78a>
 8006020:	42ab      	cmp	r3, r5
 8006022:	9a04      	ldr	r2, [sp, #16]
 8006024:	bfa8      	it	ge
 8006026:	462b      	movge	r3, r5
 8006028:	eba8 0803 	sub.w	r8, r8, r3
 800602c:	1aed      	subs	r5, r5, r3
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	9304      	str	r3, [sp, #16]
 8006032:	9b06      	ldr	r3, [sp, #24]
 8006034:	b1fb      	cbz	r3, 8006076 <_dtoa_r+0x7ce>
 8006036:	9b08      	ldr	r3, [sp, #32]
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 809f 	beq.w	800617c <_dtoa_r+0x8d4>
 800603e:	2e00      	cmp	r6, #0
 8006040:	dd11      	ble.n	8006066 <_dtoa_r+0x7be>
 8006042:	4639      	mov	r1, r7
 8006044:	4632      	mov	r2, r6
 8006046:	4620      	mov	r0, r4
 8006048:	f000 fe0c 	bl	8006c64 <__pow5mult>
 800604c:	465a      	mov	r2, fp
 800604e:	4601      	mov	r1, r0
 8006050:	4607      	mov	r7, r0
 8006052:	4620      	mov	r0, r4
 8006054:	f000 fd60 	bl	8006b18 <__multiply>
 8006058:	4659      	mov	r1, fp
 800605a:	9007      	str	r0, [sp, #28]
 800605c:	4620      	mov	r0, r4
 800605e:	f000 fc89 	bl	8006974 <_Bfree>
 8006062:	9b07      	ldr	r3, [sp, #28]
 8006064:	469b      	mov	fp, r3
 8006066:	9b06      	ldr	r3, [sp, #24]
 8006068:	1b9a      	subs	r2, r3, r6
 800606a:	d004      	beq.n	8006076 <_dtoa_r+0x7ce>
 800606c:	4659      	mov	r1, fp
 800606e:	4620      	mov	r0, r4
 8006070:	f000 fdf8 	bl	8006c64 <__pow5mult>
 8006074:	4683      	mov	fp, r0
 8006076:	2101      	movs	r1, #1
 8006078:	4620      	mov	r0, r4
 800607a:	f000 fd37 	bl	8006aec <__i2b>
 800607e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006080:	2b00      	cmp	r3, #0
 8006082:	4606      	mov	r6, r0
 8006084:	dd7c      	ble.n	8006180 <_dtoa_r+0x8d8>
 8006086:	461a      	mov	r2, r3
 8006088:	4601      	mov	r1, r0
 800608a:	4620      	mov	r0, r4
 800608c:	f000 fdea 	bl	8006c64 <__pow5mult>
 8006090:	9b05      	ldr	r3, [sp, #20]
 8006092:	2b01      	cmp	r3, #1
 8006094:	4606      	mov	r6, r0
 8006096:	dd76      	ble.n	8006186 <_dtoa_r+0x8de>
 8006098:	2300      	movs	r3, #0
 800609a:	9306      	str	r3, [sp, #24]
 800609c:	6933      	ldr	r3, [r6, #16]
 800609e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80060a2:	6918      	ldr	r0, [r3, #16]
 80060a4:	f000 fcd2 	bl	8006a4c <__hi0bits>
 80060a8:	f1c0 0020 	rsb	r0, r0, #32
 80060ac:	9b04      	ldr	r3, [sp, #16]
 80060ae:	4418      	add	r0, r3
 80060b0:	f010 001f 	ands.w	r0, r0, #31
 80060b4:	f000 8086 	beq.w	80061c4 <_dtoa_r+0x91c>
 80060b8:	f1c0 0320 	rsb	r3, r0, #32
 80060bc:	2b04      	cmp	r3, #4
 80060be:	dd7f      	ble.n	80061c0 <_dtoa_r+0x918>
 80060c0:	f1c0 001c 	rsb	r0, r0, #28
 80060c4:	9b04      	ldr	r3, [sp, #16]
 80060c6:	4403      	add	r3, r0
 80060c8:	4480      	add	r8, r0
 80060ca:	4405      	add	r5, r0
 80060cc:	9304      	str	r3, [sp, #16]
 80060ce:	f1b8 0f00 	cmp.w	r8, #0
 80060d2:	dd05      	ble.n	80060e0 <_dtoa_r+0x838>
 80060d4:	4659      	mov	r1, fp
 80060d6:	4642      	mov	r2, r8
 80060d8:	4620      	mov	r0, r4
 80060da:	f000 fe1d 	bl	8006d18 <__lshift>
 80060de:	4683      	mov	fp, r0
 80060e0:	9b04      	ldr	r3, [sp, #16]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	dd05      	ble.n	80060f2 <_dtoa_r+0x84a>
 80060e6:	4631      	mov	r1, r6
 80060e8:	461a      	mov	r2, r3
 80060ea:	4620      	mov	r0, r4
 80060ec:	f000 fe14 	bl	8006d18 <__lshift>
 80060f0:	4606      	mov	r6, r0
 80060f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d069      	beq.n	80061cc <_dtoa_r+0x924>
 80060f8:	4631      	mov	r1, r6
 80060fa:	4658      	mov	r0, fp
 80060fc:	f000 fe78 	bl	8006df0 <__mcmp>
 8006100:	2800      	cmp	r0, #0
 8006102:	da63      	bge.n	80061cc <_dtoa_r+0x924>
 8006104:	2300      	movs	r3, #0
 8006106:	4659      	mov	r1, fp
 8006108:	220a      	movs	r2, #10
 800610a:	4620      	mov	r0, r4
 800610c:	f000 fc54 	bl	80069b8 <__multadd>
 8006110:	9b08      	ldr	r3, [sp, #32]
 8006112:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006116:	4683      	mov	fp, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	f000 818f 	beq.w	800643c <_dtoa_r+0xb94>
 800611e:	4639      	mov	r1, r7
 8006120:	2300      	movs	r3, #0
 8006122:	220a      	movs	r2, #10
 8006124:	4620      	mov	r0, r4
 8006126:	f000 fc47 	bl	80069b8 <__multadd>
 800612a:	f1b9 0f00 	cmp.w	r9, #0
 800612e:	4607      	mov	r7, r0
 8006130:	f300 808e 	bgt.w	8006250 <_dtoa_r+0x9a8>
 8006134:	9b05      	ldr	r3, [sp, #20]
 8006136:	2b02      	cmp	r3, #2
 8006138:	dc50      	bgt.n	80061dc <_dtoa_r+0x934>
 800613a:	e089      	b.n	8006250 <_dtoa_r+0x9a8>
 800613c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800613e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006142:	e75d      	b.n	8006000 <_dtoa_r+0x758>
 8006144:	9b01      	ldr	r3, [sp, #4]
 8006146:	1e5e      	subs	r6, r3, #1
 8006148:	9b06      	ldr	r3, [sp, #24]
 800614a:	42b3      	cmp	r3, r6
 800614c:	bfbf      	itttt	lt
 800614e:	9b06      	ldrlt	r3, [sp, #24]
 8006150:	9606      	strlt	r6, [sp, #24]
 8006152:	1af2      	sublt	r2, r6, r3
 8006154:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006156:	bfb6      	itet	lt
 8006158:	189b      	addlt	r3, r3, r2
 800615a:	1b9e      	subge	r6, r3, r6
 800615c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800615e:	9b01      	ldr	r3, [sp, #4]
 8006160:	bfb8      	it	lt
 8006162:	2600      	movlt	r6, #0
 8006164:	2b00      	cmp	r3, #0
 8006166:	bfb5      	itete	lt
 8006168:	eba8 0503 	sublt.w	r5, r8, r3
 800616c:	9b01      	ldrge	r3, [sp, #4]
 800616e:	2300      	movlt	r3, #0
 8006170:	4645      	movge	r5, r8
 8006172:	e747      	b.n	8006004 <_dtoa_r+0x75c>
 8006174:	9e06      	ldr	r6, [sp, #24]
 8006176:	9f08      	ldr	r7, [sp, #32]
 8006178:	4645      	mov	r5, r8
 800617a:	e74c      	b.n	8006016 <_dtoa_r+0x76e>
 800617c:	9a06      	ldr	r2, [sp, #24]
 800617e:	e775      	b.n	800606c <_dtoa_r+0x7c4>
 8006180:	9b05      	ldr	r3, [sp, #20]
 8006182:	2b01      	cmp	r3, #1
 8006184:	dc18      	bgt.n	80061b8 <_dtoa_r+0x910>
 8006186:	9b02      	ldr	r3, [sp, #8]
 8006188:	b9b3      	cbnz	r3, 80061b8 <_dtoa_r+0x910>
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006190:	b9a3      	cbnz	r3, 80061bc <_dtoa_r+0x914>
 8006192:	9b03      	ldr	r3, [sp, #12]
 8006194:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006198:	0d1b      	lsrs	r3, r3, #20
 800619a:	051b      	lsls	r3, r3, #20
 800619c:	b12b      	cbz	r3, 80061aa <_dtoa_r+0x902>
 800619e:	9b04      	ldr	r3, [sp, #16]
 80061a0:	3301      	adds	r3, #1
 80061a2:	9304      	str	r3, [sp, #16]
 80061a4:	f108 0801 	add.w	r8, r8, #1
 80061a8:	2301      	movs	r3, #1
 80061aa:	9306      	str	r3, [sp, #24]
 80061ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f47f af74 	bne.w	800609c <_dtoa_r+0x7f4>
 80061b4:	2001      	movs	r0, #1
 80061b6:	e779      	b.n	80060ac <_dtoa_r+0x804>
 80061b8:	2300      	movs	r3, #0
 80061ba:	e7f6      	b.n	80061aa <_dtoa_r+0x902>
 80061bc:	9b02      	ldr	r3, [sp, #8]
 80061be:	e7f4      	b.n	80061aa <_dtoa_r+0x902>
 80061c0:	d085      	beq.n	80060ce <_dtoa_r+0x826>
 80061c2:	4618      	mov	r0, r3
 80061c4:	301c      	adds	r0, #28
 80061c6:	e77d      	b.n	80060c4 <_dtoa_r+0x81c>
 80061c8:	40240000 	.word	0x40240000
 80061cc:	9b01      	ldr	r3, [sp, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	dc38      	bgt.n	8006244 <_dtoa_r+0x99c>
 80061d2:	9b05      	ldr	r3, [sp, #20]
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	dd35      	ble.n	8006244 <_dtoa_r+0x99c>
 80061d8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80061dc:	f1b9 0f00 	cmp.w	r9, #0
 80061e0:	d10d      	bne.n	80061fe <_dtoa_r+0x956>
 80061e2:	4631      	mov	r1, r6
 80061e4:	464b      	mov	r3, r9
 80061e6:	2205      	movs	r2, #5
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 fbe5 	bl	80069b8 <__multadd>
 80061ee:	4601      	mov	r1, r0
 80061f0:	4606      	mov	r6, r0
 80061f2:	4658      	mov	r0, fp
 80061f4:	f000 fdfc 	bl	8006df0 <__mcmp>
 80061f8:	2800      	cmp	r0, #0
 80061fa:	f73f adbd 	bgt.w	8005d78 <_dtoa_r+0x4d0>
 80061fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006200:	9d00      	ldr	r5, [sp, #0]
 8006202:	ea6f 0a03 	mvn.w	sl, r3
 8006206:	f04f 0800 	mov.w	r8, #0
 800620a:	4631      	mov	r1, r6
 800620c:	4620      	mov	r0, r4
 800620e:	f000 fbb1 	bl	8006974 <_Bfree>
 8006212:	2f00      	cmp	r7, #0
 8006214:	f43f aeb4 	beq.w	8005f80 <_dtoa_r+0x6d8>
 8006218:	f1b8 0f00 	cmp.w	r8, #0
 800621c:	d005      	beq.n	800622a <_dtoa_r+0x982>
 800621e:	45b8      	cmp	r8, r7
 8006220:	d003      	beq.n	800622a <_dtoa_r+0x982>
 8006222:	4641      	mov	r1, r8
 8006224:	4620      	mov	r0, r4
 8006226:	f000 fba5 	bl	8006974 <_Bfree>
 800622a:	4639      	mov	r1, r7
 800622c:	4620      	mov	r0, r4
 800622e:	f000 fba1 	bl	8006974 <_Bfree>
 8006232:	e6a5      	b.n	8005f80 <_dtoa_r+0x6d8>
 8006234:	2600      	movs	r6, #0
 8006236:	4637      	mov	r7, r6
 8006238:	e7e1      	b.n	80061fe <_dtoa_r+0x956>
 800623a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800623c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006240:	4637      	mov	r7, r6
 8006242:	e599      	b.n	8005d78 <_dtoa_r+0x4d0>
 8006244:	9b08      	ldr	r3, [sp, #32]
 8006246:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 80fd 	beq.w	800644a <_dtoa_r+0xba2>
 8006250:	2d00      	cmp	r5, #0
 8006252:	dd05      	ble.n	8006260 <_dtoa_r+0x9b8>
 8006254:	4639      	mov	r1, r7
 8006256:	462a      	mov	r2, r5
 8006258:	4620      	mov	r0, r4
 800625a:	f000 fd5d 	bl	8006d18 <__lshift>
 800625e:	4607      	mov	r7, r0
 8006260:	9b06      	ldr	r3, [sp, #24]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d05c      	beq.n	8006320 <_dtoa_r+0xa78>
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	4620      	mov	r0, r4
 800626a:	f000 fb43 	bl	80068f4 <_Balloc>
 800626e:	4605      	mov	r5, r0
 8006270:	b928      	cbnz	r0, 800627e <_dtoa_r+0x9d6>
 8006272:	4b80      	ldr	r3, [pc, #512]	; (8006474 <_dtoa_r+0xbcc>)
 8006274:	4602      	mov	r2, r0
 8006276:	f240 21ea 	movw	r1, #746	; 0x2ea
 800627a:	f7ff bb2e 	b.w	80058da <_dtoa_r+0x32>
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	3202      	adds	r2, #2
 8006282:	0092      	lsls	r2, r2, #2
 8006284:	f107 010c 	add.w	r1, r7, #12
 8006288:	300c      	adds	r0, #12
 800628a:	f000 fb25 	bl	80068d8 <memcpy>
 800628e:	2201      	movs	r2, #1
 8006290:	4629      	mov	r1, r5
 8006292:	4620      	mov	r0, r4
 8006294:	f000 fd40 	bl	8006d18 <__lshift>
 8006298:	9b00      	ldr	r3, [sp, #0]
 800629a:	3301      	adds	r3, #1
 800629c:	9301      	str	r3, [sp, #4]
 800629e:	9b00      	ldr	r3, [sp, #0]
 80062a0:	444b      	add	r3, r9
 80062a2:	9307      	str	r3, [sp, #28]
 80062a4:	9b02      	ldr	r3, [sp, #8]
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	46b8      	mov	r8, r7
 80062ac:	9306      	str	r3, [sp, #24]
 80062ae:	4607      	mov	r7, r0
 80062b0:	9b01      	ldr	r3, [sp, #4]
 80062b2:	4631      	mov	r1, r6
 80062b4:	3b01      	subs	r3, #1
 80062b6:	4658      	mov	r0, fp
 80062b8:	9302      	str	r3, [sp, #8]
 80062ba:	f7ff fa69 	bl	8005790 <quorem>
 80062be:	4603      	mov	r3, r0
 80062c0:	3330      	adds	r3, #48	; 0x30
 80062c2:	9004      	str	r0, [sp, #16]
 80062c4:	4641      	mov	r1, r8
 80062c6:	4658      	mov	r0, fp
 80062c8:	9308      	str	r3, [sp, #32]
 80062ca:	f000 fd91 	bl	8006df0 <__mcmp>
 80062ce:	463a      	mov	r2, r7
 80062d0:	4681      	mov	r9, r0
 80062d2:	4631      	mov	r1, r6
 80062d4:	4620      	mov	r0, r4
 80062d6:	f000 fda7 	bl	8006e28 <__mdiff>
 80062da:	68c2      	ldr	r2, [r0, #12]
 80062dc:	9b08      	ldr	r3, [sp, #32]
 80062de:	4605      	mov	r5, r0
 80062e0:	bb02      	cbnz	r2, 8006324 <_dtoa_r+0xa7c>
 80062e2:	4601      	mov	r1, r0
 80062e4:	4658      	mov	r0, fp
 80062e6:	f000 fd83 	bl	8006df0 <__mcmp>
 80062ea:	9b08      	ldr	r3, [sp, #32]
 80062ec:	4602      	mov	r2, r0
 80062ee:	4629      	mov	r1, r5
 80062f0:	4620      	mov	r0, r4
 80062f2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80062f6:	f000 fb3d 	bl	8006974 <_Bfree>
 80062fa:	9b05      	ldr	r3, [sp, #20]
 80062fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062fe:	9d01      	ldr	r5, [sp, #4]
 8006300:	ea43 0102 	orr.w	r1, r3, r2
 8006304:	9b06      	ldr	r3, [sp, #24]
 8006306:	430b      	orrs	r3, r1
 8006308:	9b08      	ldr	r3, [sp, #32]
 800630a:	d10d      	bne.n	8006328 <_dtoa_r+0xa80>
 800630c:	2b39      	cmp	r3, #57	; 0x39
 800630e:	d029      	beq.n	8006364 <_dtoa_r+0xabc>
 8006310:	f1b9 0f00 	cmp.w	r9, #0
 8006314:	dd01      	ble.n	800631a <_dtoa_r+0xa72>
 8006316:	9b04      	ldr	r3, [sp, #16]
 8006318:	3331      	adds	r3, #49	; 0x31
 800631a:	9a02      	ldr	r2, [sp, #8]
 800631c:	7013      	strb	r3, [r2, #0]
 800631e:	e774      	b.n	800620a <_dtoa_r+0x962>
 8006320:	4638      	mov	r0, r7
 8006322:	e7b9      	b.n	8006298 <_dtoa_r+0x9f0>
 8006324:	2201      	movs	r2, #1
 8006326:	e7e2      	b.n	80062ee <_dtoa_r+0xa46>
 8006328:	f1b9 0f00 	cmp.w	r9, #0
 800632c:	db06      	blt.n	800633c <_dtoa_r+0xa94>
 800632e:	9905      	ldr	r1, [sp, #20]
 8006330:	ea41 0909 	orr.w	r9, r1, r9
 8006334:	9906      	ldr	r1, [sp, #24]
 8006336:	ea59 0101 	orrs.w	r1, r9, r1
 800633a:	d120      	bne.n	800637e <_dtoa_r+0xad6>
 800633c:	2a00      	cmp	r2, #0
 800633e:	ddec      	ble.n	800631a <_dtoa_r+0xa72>
 8006340:	4659      	mov	r1, fp
 8006342:	2201      	movs	r2, #1
 8006344:	4620      	mov	r0, r4
 8006346:	9301      	str	r3, [sp, #4]
 8006348:	f000 fce6 	bl	8006d18 <__lshift>
 800634c:	4631      	mov	r1, r6
 800634e:	4683      	mov	fp, r0
 8006350:	f000 fd4e 	bl	8006df0 <__mcmp>
 8006354:	2800      	cmp	r0, #0
 8006356:	9b01      	ldr	r3, [sp, #4]
 8006358:	dc02      	bgt.n	8006360 <_dtoa_r+0xab8>
 800635a:	d1de      	bne.n	800631a <_dtoa_r+0xa72>
 800635c:	07da      	lsls	r2, r3, #31
 800635e:	d5dc      	bpl.n	800631a <_dtoa_r+0xa72>
 8006360:	2b39      	cmp	r3, #57	; 0x39
 8006362:	d1d8      	bne.n	8006316 <_dtoa_r+0xa6e>
 8006364:	9a02      	ldr	r2, [sp, #8]
 8006366:	2339      	movs	r3, #57	; 0x39
 8006368:	7013      	strb	r3, [r2, #0]
 800636a:	462b      	mov	r3, r5
 800636c:	461d      	mov	r5, r3
 800636e:	3b01      	subs	r3, #1
 8006370:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006374:	2a39      	cmp	r2, #57	; 0x39
 8006376:	d050      	beq.n	800641a <_dtoa_r+0xb72>
 8006378:	3201      	adds	r2, #1
 800637a:	701a      	strb	r2, [r3, #0]
 800637c:	e745      	b.n	800620a <_dtoa_r+0x962>
 800637e:	2a00      	cmp	r2, #0
 8006380:	dd03      	ble.n	800638a <_dtoa_r+0xae2>
 8006382:	2b39      	cmp	r3, #57	; 0x39
 8006384:	d0ee      	beq.n	8006364 <_dtoa_r+0xabc>
 8006386:	3301      	adds	r3, #1
 8006388:	e7c7      	b.n	800631a <_dtoa_r+0xa72>
 800638a:	9a01      	ldr	r2, [sp, #4]
 800638c:	9907      	ldr	r1, [sp, #28]
 800638e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006392:	428a      	cmp	r2, r1
 8006394:	d02a      	beq.n	80063ec <_dtoa_r+0xb44>
 8006396:	4659      	mov	r1, fp
 8006398:	2300      	movs	r3, #0
 800639a:	220a      	movs	r2, #10
 800639c:	4620      	mov	r0, r4
 800639e:	f000 fb0b 	bl	80069b8 <__multadd>
 80063a2:	45b8      	cmp	r8, r7
 80063a4:	4683      	mov	fp, r0
 80063a6:	f04f 0300 	mov.w	r3, #0
 80063aa:	f04f 020a 	mov.w	r2, #10
 80063ae:	4641      	mov	r1, r8
 80063b0:	4620      	mov	r0, r4
 80063b2:	d107      	bne.n	80063c4 <_dtoa_r+0xb1c>
 80063b4:	f000 fb00 	bl	80069b8 <__multadd>
 80063b8:	4680      	mov	r8, r0
 80063ba:	4607      	mov	r7, r0
 80063bc:	9b01      	ldr	r3, [sp, #4]
 80063be:	3301      	adds	r3, #1
 80063c0:	9301      	str	r3, [sp, #4]
 80063c2:	e775      	b.n	80062b0 <_dtoa_r+0xa08>
 80063c4:	f000 faf8 	bl	80069b8 <__multadd>
 80063c8:	4639      	mov	r1, r7
 80063ca:	4680      	mov	r8, r0
 80063cc:	2300      	movs	r3, #0
 80063ce:	220a      	movs	r2, #10
 80063d0:	4620      	mov	r0, r4
 80063d2:	f000 faf1 	bl	80069b8 <__multadd>
 80063d6:	4607      	mov	r7, r0
 80063d8:	e7f0      	b.n	80063bc <_dtoa_r+0xb14>
 80063da:	f1b9 0f00 	cmp.w	r9, #0
 80063de:	9a00      	ldr	r2, [sp, #0]
 80063e0:	bfcc      	ite	gt
 80063e2:	464d      	movgt	r5, r9
 80063e4:	2501      	movle	r5, #1
 80063e6:	4415      	add	r5, r2
 80063e8:	f04f 0800 	mov.w	r8, #0
 80063ec:	4659      	mov	r1, fp
 80063ee:	2201      	movs	r2, #1
 80063f0:	4620      	mov	r0, r4
 80063f2:	9301      	str	r3, [sp, #4]
 80063f4:	f000 fc90 	bl	8006d18 <__lshift>
 80063f8:	4631      	mov	r1, r6
 80063fa:	4683      	mov	fp, r0
 80063fc:	f000 fcf8 	bl	8006df0 <__mcmp>
 8006400:	2800      	cmp	r0, #0
 8006402:	dcb2      	bgt.n	800636a <_dtoa_r+0xac2>
 8006404:	d102      	bne.n	800640c <_dtoa_r+0xb64>
 8006406:	9b01      	ldr	r3, [sp, #4]
 8006408:	07db      	lsls	r3, r3, #31
 800640a:	d4ae      	bmi.n	800636a <_dtoa_r+0xac2>
 800640c:	462b      	mov	r3, r5
 800640e:	461d      	mov	r5, r3
 8006410:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006414:	2a30      	cmp	r2, #48	; 0x30
 8006416:	d0fa      	beq.n	800640e <_dtoa_r+0xb66>
 8006418:	e6f7      	b.n	800620a <_dtoa_r+0x962>
 800641a:	9a00      	ldr	r2, [sp, #0]
 800641c:	429a      	cmp	r2, r3
 800641e:	d1a5      	bne.n	800636c <_dtoa_r+0xac4>
 8006420:	f10a 0a01 	add.w	sl, sl, #1
 8006424:	2331      	movs	r3, #49	; 0x31
 8006426:	e779      	b.n	800631c <_dtoa_r+0xa74>
 8006428:	4b13      	ldr	r3, [pc, #76]	; (8006478 <_dtoa_r+0xbd0>)
 800642a:	f7ff baaf 	b.w	800598c <_dtoa_r+0xe4>
 800642e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006430:	2b00      	cmp	r3, #0
 8006432:	f47f aa86 	bne.w	8005942 <_dtoa_r+0x9a>
 8006436:	4b11      	ldr	r3, [pc, #68]	; (800647c <_dtoa_r+0xbd4>)
 8006438:	f7ff baa8 	b.w	800598c <_dtoa_r+0xe4>
 800643c:	f1b9 0f00 	cmp.w	r9, #0
 8006440:	dc03      	bgt.n	800644a <_dtoa_r+0xba2>
 8006442:	9b05      	ldr	r3, [sp, #20]
 8006444:	2b02      	cmp	r3, #2
 8006446:	f73f aec9 	bgt.w	80061dc <_dtoa_r+0x934>
 800644a:	9d00      	ldr	r5, [sp, #0]
 800644c:	4631      	mov	r1, r6
 800644e:	4658      	mov	r0, fp
 8006450:	f7ff f99e 	bl	8005790 <quorem>
 8006454:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006458:	f805 3b01 	strb.w	r3, [r5], #1
 800645c:	9a00      	ldr	r2, [sp, #0]
 800645e:	1aaa      	subs	r2, r5, r2
 8006460:	4591      	cmp	r9, r2
 8006462:	ddba      	ble.n	80063da <_dtoa_r+0xb32>
 8006464:	4659      	mov	r1, fp
 8006466:	2300      	movs	r3, #0
 8006468:	220a      	movs	r2, #10
 800646a:	4620      	mov	r0, r4
 800646c:	f000 faa4 	bl	80069b8 <__multadd>
 8006470:	4683      	mov	fp, r0
 8006472:	e7eb      	b.n	800644c <_dtoa_r+0xba4>
 8006474:	08007d23 	.word	0x08007d23
 8006478:	08007c7c 	.word	0x08007c7c
 800647c:	08007ca0 	.word	0x08007ca0

08006480 <__sflush_r>:
 8006480:	898a      	ldrh	r2, [r1, #12]
 8006482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006486:	4605      	mov	r5, r0
 8006488:	0710      	lsls	r0, r2, #28
 800648a:	460c      	mov	r4, r1
 800648c:	d458      	bmi.n	8006540 <__sflush_r+0xc0>
 800648e:	684b      	ldr	r3, [r1, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	dc05      	bgt.n	80064a0 <__sflush_r+0x20>
 8006494:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006496:	2b00      	cmp	r3, #0
 8006498:	dc02      	bgt.n	80064a0 <__sflush_r+0x20>
 800649a:	2000      	movs	r0, #0
 800649c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064a2:	2e00      	cmp	r6, #0
 80064a4:	d0f9      	beq.n	800649a <__sflush_r+0x1a>
 80064a6:	2300      	movs	r3, #0
 80064a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80064ac:	682f      	ldr	r7, [r5, #0]
 80064ae:	602b      	str	r3, [r5, #0]
 80064b0:	d032      	beq.n	8006518 <__sflush_r+0x98>
 80064b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80064b4:	89a3      	ldrh	r3, [r4, #12]
 80064b6:	075a      	lsls	r2, r3, #29
 80064b8:	d505      	bpl.n	80064c6 <__sflush_r+0x46>
 80064ba:	6863      	ldr	r3, [r4, #4]
 80064bc:	1ac0      	subs	r0, r0, r3
 80064be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80064c0:	b10b      	cbz	r3, 80064c6 <__sflush_r+0x46>
 80064c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80064c4:	1ac0      	subs	r0, r0, r3
 80064c6:	2300      	movs	r3, #0
 80064c8:	4602      	mov	r2, r0
 80064ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064cc:	6a21      	ldr	r1, [r4, #32]
 80064ce:	4628      	mov	r0, r5
 80064d0:	47b0      	blx	r6
 80064d2:	1c43      	adds	r3, r0, #1
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	d106      	bne.n	80064e6 <__sflush_r+0x66>
 80064d8:	6829      	ldr	r1, [r5, #0]
 80064da:	291d      	cmp	r1, #29
 80064dc:	d82c      	bhi.n	8006538 <__sflush_r+0xb8>
 80064de:	4a2a      	ldr	r2, [pc, #168]	; (8006588 <__sflush_r+0x108>)
 80064e0:	40ca      	lsrs	r2, r1
 80064e2:	07d6      	lsls	r6, r2, #31
 80064e4:	d528      	bpl.n	8006538 <__sflush_r+0xb8>
 80064e6:	2200      	movs	r2, #0
 80064e8:	6062      	str	r2, [r4, #4]
 80064ea:	04d9      	lsls	r1, r3, #19
 80064ec:	6922      	ldr	r2, [r4, #16]
 80064ee:	6022      	str	r2, [r4, #0]
 80064f0:	d504      	bpl.n	80064fc <__sflush_r+0x7c>
 80064f2:	1c42      	adds	r2, r0, #1
 80064f4:	d101      	bne.n	80064fa <__sflush_r+0x7a>
 80064f6:	682b      	ldr	r3, [r5, #0]
 80064f8:	b903      	cbnz	r3, 80064fc <__sflush_r+0x7c>
 80064fa:	6560      	str	r0, [r4, #84]	; 0x54
 80064fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064fe:	602f      	str	r7, [r5, #0]
 8006500:	2900      	cmp	r1, #0
 8006502:	d0ca      	beq.n	800649a <__sflush_r+0x1a>
 8006504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006508:	4299      	cmp	r1, r3
 800650a:	d002      	beq.n	8006512 <__sflush_r+0x92>
 800650c:	4628      	mov	r0, r5
 800650e:	f000 fd7f 	bl	8007010 <_free_r>
 8006512:	2000      	movs	r0, #0
 8006514:	6360      	str	r0, [r4, #52]	; 0x34
 8006516:	e7c1      	b.n	800649c <__sflush_r+0x1c>
 8006518:	6a21      	ldr	r1, [r4, #32]
 800651a:	2301      	movs	r3, #1
 800651c:	4628      	mov	r0, r5
 800651e:	47b0      	blx	r6
 8006520:	1c41      	adds	r1, r0, #1
 8006522:	d1c7      	bne.n	80064b4 <__sflush_r+0x34>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d0c4      	beq.n	80064b4 <__sflush_r+0x34>
 800652a:	2b1d      	cmp	r3, #29
 800652c:	d001      	beq.n	8006532 <__sflush_r+0xb2>
 800652e:	2b16      	cmp	r3, #22
 8006530:	d101      	bne.n	8006536 <__sflush_r+0xb6>
 8006532:	602f      	str	r7, [r5, #0]
 8006534:	e7b1      	b.n	800649a <__sflush_r+0x1a>
 8006536:	89a3      	ldrh	r3, [r4, #12]
 8006538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800653c:	81a3      	strh	r3, [r4, #12]
 800653e:	e7ad      	b.n	800649c <__sflush_r+0x1c>
 8006540:	690f      	ldr	r7, [r1, #16]
 8006542:	2f00      	cmp	r7, #0
 8006544:	d0a9      	beq.n	800649a <__sflush_r+0x1a>
 8006546:	0793      	lsls	r3, r2, #30
 8006548:	680e      	ldr	r6, [r1, #0]
 800654a:	bf08      	it	eq
 800654c:	694b      	ldreq	r3, [r1, #20]
 800654e:	600f      	str	r7, [r1, #0]
 8006550:	bf18      	it	ne
 8006552:	2300      	movne	r3, #0
 8006554:	eba6 0807 	sub.w	r8, r6, r7
 8006558:	608b      	str	r3, [r1, #8]
 800655a:	f1b8 0f00 	cmp.w	r8, #0
 800655e:	dd9c      	ble.n	800649a <__sflush_r+0x1a>
 8006560:	6a21      	ldr	r1, [r4, #32]
 8006562:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006564:	4643      	mov	r3, r8
 8006566:	463a      	mov	r2, r7
 8006568:	4628      	mov	r0, r5
 800656a:	47b0      	blx	r6
 800656c:	2800      	cmp	r0, #0
 800656e:	dc06      	bgt.n	800657e <__sflush_r+0xfe>
 8006570:	89a3      	ldrh	r3, [r4, #12]
 8006572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006576:	81a3      	strh	r3, [r4, #12]
 8006578:	f04f 30ff 	mov.w	r0, #4294967295
 800657c:	e78e      	b.n	800649c <__sflush_r+0x1c>
 800657e:	4407      	add	r7, r0
 8006580:	eba8 0800 	sub.w	r8, r8, r0
 8006584:	e7e9      	b.n	800655a <__sflush_r+0xda>
 8006586:	bf00      	nop
 8006588:	20400001 	.word	0x20400001

0800658c <_fflush_r>:
 800658c:	b538      	push	{r3, r4, r5, lr}
 800658e:	690b      	ldr	r3, [r1, #16]
 8006590:	4605      	mov	r5, r0
 8006592:	460c      	mov	r4, r1
 8006594:	b913      	cbnz	r3, 800659c <_fflush_r+0x10>
 8006596:	2500      	movs	r5, #0
 8006598:	4628      	mov	r0, r5
 800659a:	bd38      	pop	{r3, r4, r5, pc}
 800659c:	b118      	cbz	r0, 80065a6 <_fflush_r+0x1a>
 800659e:	6983      	ldr	r3, [r0, #24]
 80065a0:	b90b      	cbnz	r3, 80065a6 <_fflush_r+0x1a>
 80065a2:	f000 f887 	bl	80066b4 <__sinit>
 80065a6:	4b14      	ldr	r3, [pc, #80]	; (80065f8 <_fflush_r+0x6c>)
 80065a8:	429c      	cmp	r4, r3
 80065aa:	d11b      	bne.n	80065e4 <_fflush_r+0x58>
 80065ac:	686c      	ldr	r4, [r5, #4]
 80065ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d0ef      	beq.n	8006596 <_fflush_r+0xa>
 80065b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80065b8:	07d0      	lsls	r0, r2, #31
 80065ba:	d404      	bmi.n	80065c6 <_fflush_r+0x3a>
 80065bc:	0599      	lsls	r1, r3, #22
 80065be:	d402      	bmi.n	80065c6 <_fflush_r+0x3a>
 80065c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065c2:	f000 f91a 	bl	80067fa <__retarget_lock_acquire_recursive>
 80065c6:	4628      	mov	r0, r5
 80065c8:	4621      	mov	r1, r4
 80065ca:	f7ff ff59 	bl	8006480 <__sflush_r>
 80065ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065d0:	07da      	lsls	r2, r3, #31
 80065d2:	4605      	mov	r5, r0
 80065d4:	d4e0      	bmi.n	8006598 <_fflush_r+0xc>
 80065d6:	89a3      	ldrh	r3, [r4, #12]
 80065d8:	059b      	lsls	r3, r3, #22
 80065da:	d4dd      	bmi.n	8006598 <_fflush_r+0xc>
 80065dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065de:	f000 f90d 	bl	80067fc <__retarget_lock_release_recursive>
 80065e2:	e7d9      	b.n	8006598 <_fflush_r+0xc>
 80065e4:	4b05      	ldr	r3, [pc, #20]	; (80065fc <_fflush_r+0x70>)
 80065e6:	429c      	cmp	r4, r3
 80065e8:	d101      	bne.n	80065ee <_fflush_r+0x62>
 80065ea:	68ac      	ldr	r4, [r5, #8]
 80065ec:	e7df      	b.n	80065ae <_fflush_r+0x22>
 80065ee:	4b04      	ldr	r3, [pc, #16]	; (8006600 <_fflush_r+0x74>)
 80065f0:	429c      	cmp	r4, r3
 80065f2:	bf08      	it	eq
 80065f4:	68ec      	ldreq	r4, [r5, #12]
 80065f6:	e7da      	b.n	80065ae <_fflush_r+0x22>
 80065f8:	08007d54 	.word	0x08007d54
 80065fc:	08007d74 	.word	0x08007d74
 8006600:	08007d34 	.word	0x08007d34

08006604 <std>:
 8006604:	2300      	movs	r3, #0
 8006606:	b510      	push	{r4, lr}
 8006608:	4604      	mov	r4, r0
 800660a:	e9c0 3300 	strd	r3, r3, [r0]
 800660e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006612:	6083      	str	r3, [r0, #8]
 8006614:	8181      	strh	r1, [r0, #12]
 8006616:	6643      	str	r3, [r0, #100]	; 0x64
 8006618:	81c2      	strh	r2, [r0, #14]
 800661a:	6183      	str	r3, [r0, #24]
 800661c:	4619      	mov	r1, r3
 800661e:	2208      	movs	r2, #8
 8006620:	305c      	adds	r0, #92	; 0x5c
 8006622:	f7fe faed 	bl	8004c00 <memset>
 8006626:	4b05      	ldr	r3, [pc, #20]	; (800663c <std+0x38>)
 8006628:	6263      	str	r3, [r4, #36]	; 0x24
 800662a:	4b05      	ldr	r3, [pc, #20]	; (8006640 <std+0x3c>)
 800662c:	62a3      	str	r3, [r4, #40]	; 0x28
 800662e:	4b05      	ldr	r3, [pc, #20]	; (8006644 <std+0x40>)
 8006630:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006632:	4b05      	ldr	r3, [pc, #20]	; (8006648 <std+0x44>)
 8006634:	6224      	str	r4, [r4, #32]
 8006636:	6323      	str	r3, [r4, #48]	; 0x30
 8006638:	bd10      	pop	{r4, pc}
 800663a:	bf00      	nop
 800663c:	080076f1 	.word	0x080076f1
 8006640:	08007713 	.word	0x08007713
 8006644:	0800774b 	.word	0x0800774b
 8006648:	0800776f 	.word	0x0800776f

0800664c <_cleanup_r>:
 800664c:	4901      	ldr	r1, [pc, #4]	; (8006654 <_cleanup_r+0x8>)
 800664e:	f000 b8af 	b.w	80067b0 <_fwalk_reent>
 8006652:	bf00      	nop
 8006654:	0800658d 	.word	0x0800658d

08006658 <__sfmoreglue>:
 8006658:	b570      	push	{r4, r5, r6, lr}
 800665a:	1e4a      	subs	r2, r1, #1
 800665c:	2568      	movs	r5, #104	; 0x68
 800665e:	4355      	muls	r5, r2
 8006660:	460e      	mov	r6, r1
 8006662:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006666:	f000 fd23 	bl	80070b0 <_malloc_r>
 800666a:	4604      	mov	r4, r0
 800666c:	b140      	cbz	r0, 8006680 <__sfmoreglue+0x28>
 800666e:	2100      	movs	r1, #0
 8006670:	e9c0 1600 	strd	r1, r6, [r0]
 8006674:	300c      	adds	r0, #12
 8006676:	60a0      	str	r0, [r4, #8]
 8006678:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800667c:	f7fe fac0 	bl	8004c00 <memset>
 8006680:	4620      	mov	r0, r4
 8006682:	bd70      	pop	{r4, r5, r6, pc}

08006684 <__sfp_lock_acquire>:
 8006684:	4801      	ldr	r0, [pc, #4]	; (800668c <__sfp_lock_acquire+0x8>)
 8006686:	f000 b8b8 	b.w	80067fa <__retarget_lock_acquire_recursive>
 800668a:	bf00      	nop
 800668c:	200003a8 	.word	0x200003a8

08006690 <__sfp_lock_release>:
 8006690:	4801      	ldr	r0, [pc, #4]	; (8006698 <__sfp_lock_release+0x8>)
 8006692:	f000 b8b3 	b.w	80067fc <__retarget_lock_release_recursive>
 8006696:	bf00      	nop
 8006698:	200003a8 	.word	0x200003a8

0800669c <__sinit_lock_acquire>:
 800669c:	4801      	ldr	r0, [pc, #4]	; (80066a4 <__sinit_lock_acquire+0x8>)
 800669e:	f000 b8ac 	b.w	80067fa <__retarget_lock_acquire_recursive>
 80066a2:	bf00      	nop
 80066a4:	200003a3 	.word	0x200003a3

080066a8 <__sinit_lock_release>:
 80066a8:	4801      	ldr	r0, [pc, #4]	; (80066b0 <__sinit_lock_release+0x8>)
 80066aa:	f000 b8a7 	b.w	80067fc <__retarget_lock_release_recursive>
 80066ae:	bf00      	nop
 80066b0:	200003a3 	.word	0x200003a3

080066b4 <__sinit>:
 80066b4:	b510      	push	{r4, lr}
 80066b6:	4604      	mov	r4, r0
 80066b8:	f7ff fff0 	bl	800669c <__sinit_lock_acquire>
 80066bc:	69a3      	ldr	r3, [r4, #24]
 80066be:	b11b      	cbz	r3, 80066c8 <__sinit+0x14>
 80066c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c4:	f7ff bff0 	b.w	80066a8 <__sinit_lock_release>
 80066c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80066cc:	6523      	str	r3, [r4, #80]	; 0x50
 80066ce:	4b13      	ldr	r3, [pc, #76]	; (800671c <__sinit+0x68>)
 80066d0:	4a13      	ldr	r2, [pc, #76]	; (8006720 <__sinit+0x6c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80066d6:	42a3      	cmp	r3, r4
 80066d8:	bf04      	itt	eq
 80066da:	2301      	moveq	r3, #1
 80066dc:	61a3      	streq	r3, [r4, #24]
 80066de:	4620      	mov	r0, r4
 80066e0:	f000 f820 	bl	8006724 <__sfp>
 80066e4:	6060      	str	r0, [r4, #4]
 80066e6:	4620      	mov	r0, r4
 80066e8:	f000 f81c 	bl	8006724 <__sfp>
 80066ec:	60a0      	str	r0, [r4, #8]
 80066ee:	4620      	mov	r0, r4
 80066f0:	f000 f818 	bl	8006724 <__sfp>
 80066f4:	2200      	movs	r2, #0
 80066f6:	60e0      	str	r0, [r4, #12]
 80066f8:	2104      	movs	r1, #4
 80066fa:	6860      	ldr	r0, [r4, #4]
 80066fc:	f7ff ff82 	bl	8006604 <std>
 8006700:	68a0      	ldr	r0, [r4, #8]
 8006702:	2201      	movs	r2, #1
 8006704:	2109      	movs	r1, #9
 8006706:	f7ff ff7d 	bl	8006604 <std>
 800670a:	68e0      	ldr	r0, [r4, #12]
 800670c:	2202      	movs	r2, #2
 800670e:	2112      	movs	r1, #18
 8006710:	f7ff ff78 	bl	8006604 <std>
 8006714:	2301      	movs	r3, #1
 8006716:	61a3      	str	r3, [r4, #24]
 8006718:	e7d2      	b.n	80066c0 <__sinit+0xc>
 800671a:	bf00      	nop
 800671c:	08007c68 	.word	0x08007c68
 8006720:	0800664d 	.word	0x0800664d

08006724 <__sfp>:
 8006724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006726:	4607      	mov	r7, r0
 8006728:	f7ff ffac 	bl	8006684 <__sfp_lock_acquire>
 800672c:	4b1e      	ldr	r3, [pc, #120]	; (80067a8 <__sfp+0x84>)
 800672e:	681e      	ldr	r6, [r3, #0]
 8006730:	69b3      	ldr	r3, [r6, #24]
 8006732:	b913      	cbnz	r3, 800673a <__sfp+0x16>
 8006734:	4630      	mov	r0, r6
 8006736:	f7ff ffbd 	bl	80066b4 <__sinit>
 800673a:	3648      	adds	r6, #72	; 0x48
 800673c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006740:	3b01      	subs	r3, #1
 8006742:	d503      	bpl.n	800674c <__sfp+0x28>
 8006744:	6833      	ldr	r3, [r6, #0]
 8006746:	b30b      	cbz	r3, 800678c <__sfp+0x68>
 8006748:	6836      	ldr	r6, [r6, #0]
 800674a:	e7f7      	b.n	800673c <__sfp+0x18>
 800674c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006750:	b9d5      	cbnz	r5, 8006788 <__sfp+0x64>
 8006752:	4b16      	ldr	r3, [pc, #88]	; (80067ac <__sfp+0x88>)
 8006754:	60e3      	str	r3, [r4, #12]
 8006756:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800675a:	6665      	str	r5, [r4, #100]	; 0x64
 800675c:	f000 f84c 	bl	80067f8 <__retarget_lock_init_recursive>
 8006760:	f7ff ff96 	bl	8006690 <__sfp_lock_release>
 8006764:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006768:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800676c:	6025      	str	r5, [r4, #0]
 800676e:	61a5      	str	r5, [r4, #24]
 8006770:	2208      	movs	r2, #8
 8006772:	4629      	mov	r1, r5
 8006774:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006778:	f7fe fa42 	bl	8004c00 <memset>
 800677c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006780:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006784:	4620      	mov	r0, r4
 8006786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006788:	3468      	adds	r4, #104	; 0x68
 800678a:	e7d9      	b.n	8006740 <__sfp+0x1c>
 800678c:	2104      	movs	r1, #4
 800678e:	4638      	mov	r0, r7
 8006790:	f7ff ff62 	bl	8006658 <__sfmoreglue>
 8006794:	4604      	mov	r4, r0
 8006796:	6030      	str	r0, [r6, #0]
 8006798:	2800      	cmp	r0, #0
 800679a:	d1d5      	bne.n	8006748 <__sfp+0x24>
 800679c:	f7ff ff78 	bl	8006690 <__sfp_lock_release>
 80067a0:	230c      	movs	r3, #12
 80067a2:	603b      	str	r3, [r7, #0]
 80067a4:	e7ee      	b.n	8006784 <__sfp+0x60>
 80067a6:	bf00      	nop
 80067a8:	08007c68 	.word	0x08007c68
 80067ac:	ffff0001 	.word	0xffff0001

080067b0 <_fwalk_reent>:
 80067b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067b4:	4606      	mov	r6, r0
 80067b6:	4688      	mov	r8, r1
 80067b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80067bc:	2700      	movs	r7, #0
 80067be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067c2:	f1b9 0901 	subs.w	r9, r9, #1
 80067c6:	d505      	bpl.n	80067d4 <_fwalk_reent+0x24>
 80067c8:	6824      	ldr	r4, [r4, #0]
 80067ca:	2c00      	cmp	r4, #0
 80067cc:	d1f7      	bne.n	80067be <_fwalk_reent+0xe>
 80067ce:	4638      	mov	r0, r7
 80067d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067d4:	89ab      	ldrh	r3, [r5, #12]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d907      	bls.n	80067ea <_fwalk_reent+0x3a>
 80067da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067de:	3301      	adds	r3, #1
 80067e0:	d003      	beq.n	80067ea <_fwalk_reent+0x3a>
 80067e2:	4629      	mov	r1, r5
 80067e4:	4630      	mov	r0, r6
 80067e6:	47c0      	blx	r8
 80067e8:	4307      	orrs	r7, r0
 80067ea:	3568      	adds	r5, #104	; 0x68
 80067ec:	e7e9      	b.n	80067c2 <_fwalk_reent+0x12>
	...

080067f0 <_localeconv_r>:
 80067f0:	4800      	ldr	r0, [pc, #0]	; (80067f4 <_localeconv_r+0x4>)
 80067f2:	4770      	bx	lr
 80067f4:	20000160 	.word	0x20000160

080067f8 <__retarget_lock_init_recursive>:
 80067f8:	4770      	bx	lr

080067fa <__retarget_lock_acquire_recursive>:
 80067fa:	4770      	bx	lr

080067fc <__retarget_lock_release_recursive>:
 80067fc:	4770      	bx	lr

080067fe <__swhatbuf_r>:
 80067fe:	b570      	push	{r4, r5, r6, lr}
 8006800:	460e      	mov	r6, r1
 8006802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006806:	2900      	cmp	r1, #0
 8006808:	b096      	sub	sp, #88	; 0x58
 800680a:	4614      	mov	r4, r2
 800680c:	461d      	mov	r5, r3
 800680e:	da07      	bge.n	8006820 <__swhatbuf_r+0x22>
 8006810:	2300      	movs	r3, #0
 8006812:	602b      	str	r3, [r5, #0]
 8006814:	89b3      	ldrh	r3, [r6, #12]
 8006816:	061a      	lsls	r2, r3, #24
 8006818:	d410      	bmi.n	800683c <__swhatbuf_r+0x3e>
 800681a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800681e:	e00e      	b.n	800683e <__swhatbuf_r+0x40>
 8006820:	466a      	mov	r2, sp
 8006822:	f000 fffb 	bl	800781c <_fstat_r>
 8006826:	2800      	cmp	r0, #0
 8006828:	dbf2      	blt.n	8006810 <__swhatbuf_r+0x12>
 800682a:	9a01      	ldr	r2, [sp, #4]
 800682c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006830:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006834:	425a      	negs	r2, r3
 8006836:	415a      	adcs	r2, r3
 8006838:	602a      	str	r2, [r5, #0]
 800683a:	e7ee      	b.n	800681a <__swhatbuf_r+0x1c>
 800683c:	2340      	movs	r3, #64	; 0x40
 800683e:	2000      	movs	r0, #0
 8006840:	6023      	str	r3, [r4, #0]
 8006842:	b016      	add	sp, #88	; 0x58
 8006844:	bd70      	pop	{r4, r5, r6, pc}
	...

08006848 <__smakebuf_r>:
 8006848:	898b      	ldrh	r3, [r1, #12]
 800684a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800684c:	079d      	lsls	r5, r3, #30
 800684e:	4606      	mov	r6, r0
 8006850:	460c      	mov	r4, r1
 8006852:	d507      	bpl.n	8006864 <__smakebuf_r+0x1c>
 8006854:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006858:	6023      	str	r3, [r4, #0]
 800685a:	6123      	str	r3, [r4, #16]
 800685c:	2301      	movs	r3, #1
 800685e:	6163      	str	r3, [r4, #20]
 8006860:	b002      	add	sp, #8
 8006862:	bd70      	pop	{r4, r5, r6, pc}
 8006864:	ab01      	add	r3, sp, #4
 8006866:	466a      	mov	r2, sp
 8006868:	f7ff ffc9 	bl	80067fe <__swhatbuf_r>
 800686c:	9900      	ldr	r1, [sp, #0]
 800686e:	4605      	mov	r5, r0
 8006870:	4630      	mov	r0, r6
 8006872:	f000 fc1d 	bl	80070b0 <_malloc_r>
 8006876:	b948      	cbnz	r0, 800688c <__smakebuf_r+0x44>
 8006878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800687c:	059a      	lsls	r2, r3, #22
 800687e:	d4ef      	bmi.n	8006860 <__smakebuf_r+0x18>
 8006880:	f023 0303 	bic.w	r3, r3, #3
 8006884:	f043 0302 	orr.w	r3, r3, #2
 8006888:	81a3      	strh	r3, [r4, #12]
 800688a:	e7e3      	b.n	8006854 <__smakebuf_r+0xc>
 800688c:	4b0d      	ldr	r3, [pc, #52]	; (80068c4 <__smakebuf_r+0x7c>)
 800688e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006890:	89a3      	ldrh	r3, [r4, #12]
 8006892:	6020      	str	r0, [r4, #0]
 8006894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006898:	81a3      	strh	r3, [r4, #12]
 800689a:	9b00      	ldr	r3, [sp, #0]
 800689c:	6163      	str	r3, [r4, #20]
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	6120      	str	r0, [r4, #16]
 80068a2:	b15b      	cbz	r3, 80068bc <__smakebuf_r+0x74>
 80068a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068a8:	4630      	mov	r0, r6
 80068aa:	f000 ffc9 	bl	8007840 <_isatty_r>
 80068ae:	b128      	cbz	r0, 80068bc <__smakebuf_r+0x74>
 80068b0:	89a3      	ldrh	r3, [r4, #12]
 80068b2:	f023 0303 	bic.w	r3, r3, #3
 80068b6:	f043 0301 	orr.w	r3, r3, #1
 80068ba:	81a3      	strh	r3, [r4, #12]
 80068bc:	89a0      	ldrh	r0, [r4, #12]
 80068be:	4305      	orrs	r5, r0
 80068c0:	81a5      	strh	r5, [r4, #12]
 80068c2:	e7cd      	b.n	8006860 <__smakebuf_r+0x18>
 80068c4:	0800664d 	.word	0x0800664d

080068c8 <malloc>:
 80068c8:	4b02      	ldr	r3, [pc, #8]	; (80068d4 <malloc+0xc>)
 80068ca:	4601      	mov	r1, r0
 80068cc:	6818      	ldr	r0, [r3, #0]
 80068ce:	f000 bbef 	b.w	80070b0 <_malloc_r>
 80068d2:	bf00      	nop
 80068d4:	2000000c 	.word	0x2000000c

080068d8 <memcpy>:
 80068d8:	440a      	add	r2, r1
 80068da:	4291      	cmp	r1, r2
 80068dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80068e0:	d100      	bne.n	80068e4 <memcpy+0xc>
 80068e2:	4770      	bx	lr
 80068e4:	b510      	push	{r4, lr}
 80068e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068ee:	4291      	cmp	r1, r2
 80068f0:	d1f9      	bne.n	80068e6 <memcpy+0xe>
 80068f2:	bd10      	pop	{r4, pc}

080068f4 <_Balloc>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068f8:	4604      	mov	r4, r0
 80068fa:	460d      	mov	r5, r1
 80068fc:	b976      	cbnz	r6, 800691c <_Balloc+0x28>
 80068fe:	2010      	movs	r0, #16
 8006900:	f7ff ffe2 	bl	80068c8 <malloc>
 8006904:	4602      	mov	r2, r0
 8006906:	6260      	str	r0, [r4, #36]	; 0x24
 8006908:	b920      	cbnz	r0, 8006914 <_Balloc+0x20>
 800690a:	4b18      	ldr	r3, [pc, #96]	; (800696c <_Balloc+0x78>)
 800690c:	4818      	ldr	r0, [pc, #96]	; (8006970 <_Balloc+0x7c>)
 800690e:	2166      	movs	r1, #102	; 0x66
 8006910:	f000 ff44 	bl	800779c <__assert_func>
 8006914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006918:	6006      	str	r6, [r0, #0]
 800691a:	60c6      	str	r6, [r0, #12]
 800691c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800691e:	68f3      	ldr	r3, [r6, #12]
 8006920:	b183      	cbz	r3, 8006944 <_Balloc+0x50>
 8006922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800692a:	b9b8      	cbnz	r0, 800695c <_Balloc+0x68>
 800692c:	2101      	movs	r1, #1
 800692e:	fa01 f605 	lsl.w	r6, r1, r5
 8006932:	1d72      	adds	r2, r6, #5
 8006934:	0092      	lsls	r2, r2, #2
 8006936:	4620      	mov	r0, r4
 8006938:	f000 fb5a 	bl	8006ff0 <_calloc_r>
 800693c:	b160      	cbz	r0, 8006958 <_Balloc+0x64>
 800693e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006942:	e00e      	b.n	8006962 <_Balloc+0x6e>
 8006944:	2221      	movs	r2, #33	; 0x21
 8006946:	2104      	movs	r1, #4
 8006948:	4620      	mov	r0, r4
 800694a:	f000 fb51 	bl	8006ff0 <_calloc_r>
 800694e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006950:	60f0      	str	r0, [r6, #12]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e4      	bne.n	8006922 <_Balloc+0x2e>
 8006958:	2000      	movs	r0, #0
 800695a:	bd70      	pop	{r4, r5, r6, pc}
 800695c:	6802      	ldr	r2, [r0, #0]
 800695e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006962:	2300      	movs	r3, #0
 8006964:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006968:	e7f7      	b.n	800695a <_Balloc+0x66>
 800696a:	bf00      	nop
 800696c:	08007cad 	.word	0x08007cad
 8006970:	08007d94 	.word	0x08007d94

08006974 <_Bfree>:
 8006974:	b570      	push	{r4, r5, r6, lr}
 8006976:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006978:	4605      	mov	r5, r0
 800697a:	460c      	mov	r4, r1
 800697c:	b976      	cbnz	r6, 800699c <_Bfree+0x28>
 800697e:	2010      	movs	r0, #16
 8006980:	f7ff ffa2 	bl	80068c8 <malloc>
 8006984:	4602      	mov	r2, r0
 8006986:	6268      	str	r0, [r5, #36]	; 0x24
 8006988:	b920      	cbnz	r0, 8006994 <_Bfree+0x20>
 800698a:	4b09      	ldr	r3, [pc, #36]	; (80069b0 <_Bfree+0x3c>)
 800698c:	4809      	ldr	r0, [pc, #36]	; (80069b4 <_Bfree+0x40>)
 800698e:	218a      	movs	r1, #138	; 0x8a
 8006990:	f000 ff04 	bl	800779c <__assert_func>
 8006994:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006998:	6006      	str	r6, [r0, #0]
 800699a:	60c6      	str	r6, [r0, #12]
 800699c:	b13c      	cbz	r4, 80069ae <_Bfree+0x3a>
 800699e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80069a0:	6862      	ldr	r2, [r4, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069a8:	6021      	str	r1, [r4, #0]
 80069aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069ae:	bd70      	pop	{r4, r5, r6, pc}
 80069b0:	08007cad 	.word	0x08007cad
 80069b4:	08007d94 	.word	0x08007d94

080069b8 <__multadd>:
 80069b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069bc:	690e      	ldr	r6, [r1, #16]
 80069be:	4607      	mov	r7, r0
 80069c0:	4698      	mov	r8, r3
 80069c2:	460c      	mov	r4, r1
 80069c4:	f101 0014 	add.w	r0, r1, #20
 80069c8:	2300      	movs	r3, #0
 80069ca:	6805      	ldr	r5, [r0, #0]
 80069cc:	b2a9      	uxth	r1, r5
 80069ce:	fb02 8101 	mla	r1, r2, r1, r8
 80069d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80069d6:	0c2d      	lsrs	r5, r5, #16
 80069d8:	fb02 c505 	mla	r5, r2, r5, ip
 80069dc:	b289      	uxth	r1, r1
 80069de:	3301      	adds	r3, #1
 80069e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80069e4:	429e      	cmp	r6, r3
 80069e6:	f840 1b04 	str.w	r1, [r0], #4
 80069ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80069ee:	dcec      	bgt.n	80069ca <__multadd+0x12>
 80069f0:	f1b8 0f00 	cmp.w	r8, #0
 80069f4:	d022      	beq.n	8006a3c <__multadd+0x84>
 80069f6:	68a3      	ldr	r3, [r4, #8]
 80069f8:	42b3      	cmp	r3, r6
 80069fa:	dc19      	bgt.n	8006a30 <__multadd+0x78>
 80069fc:	6861      	ldr	r1, [r4, #4]
 80069fe:	4638      	mov	r0, r7
 8006a00:	3101      	adds	r1, #1
 8006a02:	f7ff ff77 	bl	80068f4 <_Balloc>
 8006a06:	4605      	mov	r5, r0
 8006a08:	b928      	cbnz	r0, 8006a16 <__multadd+0x5e>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	4b0d      	ldr	r3, [pc, #52]	; (8006a44 <__multadd+0x8c>)
 8006a0e:	480e      	ldr	r0, [pc, #56]	; (8006a48 <__multadd+0x90>)
 8006a10:	21b5      	movs	r1, #181	; 0xb5
 8006a12:	f000 fec3 	bl	800779c <__assert_func>
 8006a16:	6922      	ldr	r2, [r4, #16]
 8006a18:	3202      	adds	r2, #2
 8006a1a:	f104 010c 	add.w	r1, r4, #12
 8006a1e:	0092      	lsls	r2, r2, #2
 8006a20:	300c      	adds	r0, #12
 8006a22:	f7ff ff59 	bl	80068d8 <memcpy>
 8006a26:	4621      	mov	r1, r4
 8006a28:	4638      	mov	r0, r7
 8006a2a:	f7ff ffa3 	bl	8006974 <_Bfree>
 8006a2e:	462c      	mov	r4, r5
 8006a30:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006a34:	3601      	adds	r6, #1
 8006a36:	f8c3 8014 	str.w	r8, [r3, #20]
 8006a3a:	6126      	str	r6, [r4, #16]
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a42:	bf00      	nop
 8006a44:	08007d23 	.word	0x08007d23
 8006a48:	08007d94 	.word	0x08007d94

08006a4c <__hi0bits>:
 8006a4c:	0c03      	lsrs	r3, r0, #16
 8006a4e:	041b      	lsls	r3, r3, #16
 8006a50:	b9d3      	cbnz	r3, 8006a88 <__hi0bits+0x3c>
 8006a52:	0400      	lsls	r0, r0, #16
 8006a54:	2310      	movs	r3, #16
 8006a56:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a5a:	bf04      	itt	eq
 8006a5c:	0200      	lsleq	r0, r0, #8
 8006a5e:	3308      	addeq	r3, #8
 8006a60:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a64:	bf04      	itt	eq
 8006a66:	0100      	lsleq	r0, r0, #4
 8006a68:	3304      	addeq	r3, #4
 8006a6a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a6e:	bf04      	itt	eq
 8006a70:	0080      	lsleq	r0, r0, #2
 8006a72:	3302      	addeq	r3, #2
 8006a74:	2800      	cmp	r0, #0
 8006a76:	db05      	blt.n	8006a84 <__hi0bits+0x38>
 8006a78:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a7c:	f103 0301 	add.w	r3, r3, #1
 8006a80:	bf08      	it	eq
 8006a82:	2320      	moveq	r3, #32
 8006a84:	4618      	mov	r0, r3
 8006a86:	4770      	bx	lr
 8006a88:	2300      	movs	r3, #0
 8006a8a:	e7e4      	b.n	8006a56 <__hi0bits+0xa>

08006a8c <__lo0bits>:
 8006a8c:	6803      	ldr	r3, [r0, #0]
 8006a8e:	f013 0207 	ands.w	r2, r3, #7
 8006a92:	4601      	mov	r1, r0
 8006a94:	d00b      	beq.n	8006aae <__lo0bits+0x22>
 8006a96:	07da      	lsls	r2, r3, #31
 8006a98:	d424      	bmi.n	8006ae4 <__lo0bits+0x58>
 8006a9a:	0798      	lsls	r0, r3, #30
 8006a9c:	bf49      	itett	mi
 8006a9e:	085b      	lsrmi	r3, r3, #1
 8006aa0:	089b      	lsrpl	r3, r3, #2
 8006aa2:	2001      	movmi	r0, #1
 8006aa4:	600b      	strmi	r3, [r1, #0]
 8006aa6:	bf5c      	itt	pl
 8006aa8:	600b      	strpl	r3, [r1, #0]
 8006aaa:	2002      	movpl	r0, #2
 8006aac:	4770      	bx	lr
 8006aae:	b298      	uxth	r0, r3
 8006ab0:	b9b0      	cbnz	r0, 8006ae0 <__lo0bits+0x54>
 8006ab2:	0c1b      	lsrs	r3, r3, #16
 8006ab4:	2010      	movs	r0, #16
 8006ab6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006aba:	bf04      	itt	eq
 8006abc:	0a1b      	lsreq	r3, r3, #8
 8006abe:	3008      	addeq	r0, #8
 8006ac0:	071a      	lsls	r2, r3, #28
 8006ac2:	bf04      	itt	eq
 8006ac4:	091b      	lsreq	r3, r3, #4
 8006ac6:	3004      	addeq	r0, #4
 8006ac8:	079a      	lsls	r2, r3, #30
 8006aca:	bf04      	itt	eq
 8006acc:	089b      	lsreq	r3, r3, #2
 8006ace:	3002      	addeq	r0, #2
 8006ad0:	07da      	lsls	r2, r3, #31
 8006ad2:	d403      	bmi.n	8006adc <__lo0bits+0x50>
 8006ad4:	085b      	lsrs	r3, r3, #1
 8006ad6:	f100 0001 	add.w	r0, r0, #1
 8006ada:	d005      	beq.n	8006ae8 <__lo0bits+0x5c>
 8006adc:	600b      	str	r3, [r1, #0]
 8006ade:	4770      	bx	lr
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	e7e8      	b.n	8006ab6 <__lo0bits+0x2a>
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	4770      	bx	lr
 8006ae8:	2020      	movs	r0, #32
 8006aea:	4770      	bx	lr

08006aec <__i2b>:
 8006aec:	b510      	push	{r4, lr}
 8006aee:	460c      	mov	r4, r1
 8006af0:	2101      	movs	r1, #1
 8006af2:	f7ff feff 	bl	80068f4 <_Balloc>
 8006af6:	4602      	mov	r2, r0
 8006af8:	b928      	cbnz	r0, 8006b06 <__i2b+0x1a>
 8006afa:	4b05      	ldr	r3, [pc, #20]	; (8006b10 <__i2b+0x24>)
 8006afc:	4805      	ldr	r0, [pc, #20]	; (8006b14 <__i2b+0x28>)
 8006afe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b02:	f000 fe4b 	bl	800779c <__assert_func>
 8006b06:	2301      	movs	r3, #1
 8006b08:	6144      	str	r4, [r0, #20]
 8006b0a:	6103      	str	r3, [r0, #16]
 8006b0c:	bd10      	pop	{r4, pc}
 8006b0e:	bf00      	nop
 8006b10:	08007d23 	.word	0x08007d23
 8006b14:	08007d94 	.word	0x08007d94

08006b18 <__multiply>:
 8006b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b1c:	4614      	mov	r4, r2
 8006b1e:	690a      	ldr	r2, [r1, #16]
 8006b20:	6923      	ldr	r3, [r4, #16]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	bfb8      	it	lt
 8006b26:	460b      	movlt	r3, r1
 8006b28:	460d      	mov	r5, r1
 8006b2a:	bfbc      	itt	lt
 8006b2c:	4625      	movlt	r5, r4
 8006b2e:	461c      	movlt	r4, r3
 8006b30:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006b34:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006b38:	68ab      	ldr	r3, [r5, #8]
 8006b3a:	6869      	ldr	r1, [r5, #4]
 8006b3c:	eb0a 0709 	add.w	r7, sl, r9
 8006b40:	42bb      	cmp	r3, r7
 8006b42:	b085      	sub	sp, #20
 8006b44:	bfb8      	it	lt
 8006b46:	3101      	addlt	r1, #1
 8006b48:	f7ff fed4 	bl	80068f4 <_Balloc>
 8006b4c:	b930      	cbnz	r0, 8006b5c <__multiply+0x44>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	4b42      	ldr	r3, [pc, #264]	; (8006c5c <__multiply+0x144>)
 8006b52:	4843      	ldr	r0, [pc, #268]	; (8006c60 <__multiply+0x148>)
 8006b54:	f240 115d 	movw	r1, #349	; 0x15d
 8006b58:	f000 fe20 	bl	800779c <__assert_func>
 8006b5c:	f100 0614 	add.w	r6, r0, #20
 8006b60:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006b64:	4633      	mov	r3, r6
 8006b66:	2200      	movs	r2, #0
 8006b68:	4543      	cmp	r3, r8
 8006b6a:	d31e      	bcc.n	8006baa <__multiply+0x92>
 8006b6c:	f105 0c14 	add.w	ip, r5, #20
 8006b70:	f104 0314 	add.w	r3, r4, #20
 8006b74:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006b78:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006b7c:	9202      	str	r2, [sp, #8]
 8006b7e:	ebac 0205 	sub.w	r2, ip, r5
 8006b82:	3a15      	subs	r2, #21
 8006b84:	f022 0203 	bic.w	r2, r2, #3
 8006b88:	3204      	adds	r2, #4
 8006b8a:	f105 0115 	add.w	r1, r5, #21
 8006b8e:	458c      	cmp	ip, r1
 8006b90:	bf38      	it	cc
 8006b92:	2204      	movcc	r2, #4
 8006b94:	9201      	str	r2, [sp, #4]
 8006b96:	9a02      	ldr	r2, [sp, #8]
 8006b98:	9303      	str	r3, [sp, #12]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d808      	bhi.n	8006bb0 <__multiply+0x98>
 8006b9e:	2f00      	cmp	r7, #0
 8006ba0:	dc55      	bgt.n	8006c4e <__multiply+0x136>
 8006ba2:	6107      	str	r7, [r0, #16]
 8006ba4:	b005      	add	sp, #20
 8006ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006baa:	f843 2b04 	str.w	r2, [r3], #4
 8006bae:	e7db      	b.n	8006b68 <__multiply+0x50>
 8006bb0:	f8b3 a000 	ldrh.w	sl, [r3]
 8006bb4:	f1ba 0f00 	cmp.w	sl, #0
 8006bb8:	d020      	beq.n	8006bfc <__multiply+0xe4>
 8006bba:	f105 0e14 	add.w	lr, r5, #20
 8006bbe:	46b1      	mov	r9, r6
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006bc6:	f8d9 b000 	ldr.w	fp, [r9]
 8006bca:	b2a1      	uxth	r1, r4
 8006bcc:	fa1f fb8b 	uxth.w	fp, fp
 8006bd0:	fb0a b101 	mla	r1, sl, r1, fp
 8006bd4:	4411      	add	r1, r2
 8006bd6:	f8d9 2000 	ldr.w	r2, [r9]
 8006bda:	0c24      	lsrs	r4, r4, #16
 8006bdc:	0c12      	lsrs	r2, r2, #16
 8006bde:	fb0a 2404 	mla	r4, sl, r4, r2
 8006be2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006be6:	b289      	uxth	r1, r1
 8006be8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006bec:	45f4      	cmp	ip, lr
 8006bee:	f849 1b04 	str.w	r1, [r9], #4
 8006bf2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006bf6:	d8e4      	bhi.n	8006bc2 <__multiply+0xaa>
 8006bf8:	9901      	ldr	r1, [sp, #4]
 8006bfa:	5072      	str	r2, [r6, r1]
 8006bfc:	9a03      	ldr	r2, [sp, #12]
 8006bfe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c02:	3304      	adds	r3, #4
 8006c04:	f1b9 0f00 	cmp.w	r9, #0
 8006c08:	d01f      	beq.n	8006c4a <__multiply+0x132>
 8006c0a:	6834      	ldr	r4, [r6, #0]
 8006c0c:	f105 0114 	add.w	r1, r5, #20
 8006c10:	46b6      	mov	lr, r6
 8006c12:	f04f 0a00 	mov.w	sl, #0
 8006c16:	880a      	ldrh	r2, [r1, #0]
 8006c18:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006c1c:	fb09 b202 	mla	r2, r9, r2, fp
 8006c20:	4492      	add	sl, r2
 8006c22:	b2a4      	uxth	r4, r4
 8006c24:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006c28:	f84e 4b04 	str.w	r4, [lr], #4
 8006c2c:	f851 4b04 	ldr.w	r4, [r1], #4
 8006c30:	f8be 2000 	ldrh.w	r2, [lr]
 8006c34:	0c24      	lsrs	r4, r4, #16
 8006c36:	fb09 2404 	mla	r4, r9, r4, r2
 8006c3a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006c3e:	458c      	cmp	ip, r1
 8006c40:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006c44:	d8e7      	bhi.n	8006c16 <__multiply+0xfe>
 8006c46:	9a01      	ldr	r2, [sp, #4]
 8006c48:	50b4      	str	r4, [r6, r2]
 8006c4a:	3604      	adds	r6, #4
 8006c4c:	e7a3      	b.n	8006b96 <__multiply+0x7e>
 8006c4e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1a5      	bne.n	8006ba2 <__multiply+0x8a>
 8006c56:	3f01      	subs	r7, #1
 8006c58:	e7a1      	b.n	8006b9e <__multiply+0x86>
 8006c5a:	bf00      	nop
 8006c5c:	08007d23 	.word	0x08007d23
 8006c60:	08007d94 	.word	0x08007d94

08006c64 <__pow5mult>:
 8006c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c68:	4615      	mov	r5, r2
 8006c6a:	f012 0203 	ands.w	r2, r2, #3
 8006c6e:	4606      	mov	r6, r0
 8006c70:	460f      	mov	r7, r1
 8006c72:	d007      	beq.n	8006c84 <__pow5mult+0x20>
 8006c74:	4c25      	ldr	r4, [pc, #148]	; (8006d0c <__pow5mult+0xa8>)
 8006c76:	3a01      	subs	r2, #1
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c7e:	f7ff fe9b 	bl	80069b8 <__multadd>
 8006c82:	4607      	mov	r7, r0
 8006c84:	10ad      	asrs	r5, r5, #2
 8006c86:	d03d      	beq.n	8006d04 <__pow5mult+0xa0>
 8006c88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006c8a:	b97c      	cbnz	r4, 8006cac <__pow5mult+0x48>
 8006c8c:	2010      	movs	r0, #16
 8006c8e:	f7ff fe1b 	bl	80068c8 <malloc>
 8006c92:	4602      	mov	r2, r0
 8006c94:	6270      	str	r0, [r6, #36]	; 0x24
 8006c96:	b928      	cbnz	r0, 8006ca4 <__pow5mult+0x40>
 8006c98:	4b1d      	ldr	r3, [pc, #116]	; (8006d10 <__pow5mult+0xac>)
 8006c9a:	481e      	ldr	r0, [pc, #120]	; (8006d14 <__pow5mult+0xb0>)
 8006c9c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006ca0:	f000 fd7c 	bl	800779c <__assert_func>
 8006ca4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ca8:	6004      	str	r4, [r0, #0]
 8006caa:	60c4      	str	r4, [r0, #12]
 8006cac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006cb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006cb4:	b94c      	cbnz	r4, 8006cca <__pow5mult+0x66>
 8006cb6:	f240 2171 	movw	r1, #625	; 0x271
 8006cba:	4630      	mov	r0, r6
 8006cbc:	f7ff ff16 	bl	8006aec <__i2b>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	6003      	str	r3, [r0, #0]
 8006cca:	f04f 0900 	mov.w	r9, #0
 8006cce:	07eb      	lsls	r3, r5, #31
 8006cd0:	d50a      	bpl.n	8006ce8 <__pow5mult+0x84>
 8006cd2:	4639      	mov	r1, r7
 8006cd4:	4622      	mov	r2, r4
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f7ff ff1e 	bl	8006b18 <__multiply>
 8006cdc:	4639      	mov	r1, r7
 8006cde:	4680      	mov	r8, r0
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	f7ff fe47 	bl	8006974 <_Bfree>
 8006ce6:	4647      	mov	r7, r8
 8006ce8:	106d      	asrs	r5, r5, #1
 8006cea:	d00b      	beq.n	8006d04 <__pow5mult+0xa0>
 8006cec:	6820      	ldr	r0, [r4, #0]
 8006cee:	b938      	cbnz	r0, 8006d00 <__pow5mult+0x9c>
 8006cf0:	4622      	mov	r2, r4
 8006cf2:	4621      	mov	r1, r4
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	f7ff ff0f 	bl	8006b18 <__multiply>
 8006cfa:	6020      	str	r0, [r4, #0]
 8006cfc:	f8c0 9000 	str.w	r9, [r0]
 8006d00:	4604      	mov	r4, r0
 8006d02:	e7e4      	b.n	8006cce <__pow5mult+0x6a>
 8006d04:	4638      	mov	r0, r7
 8006d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d0a:	bf00      	nop
 8006d0c:	08007ee8 	.word	0x08007ee8
 8006d10:	08007cad 	.word	0x08007cad
 8006d14:	08007d94 	.word	0x08007d94

08006d18 <__lshift>:
 8006d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	6849      	ldr	r1, [r1, #4]
 8006d20:	6923      	ldr	r3, [r4, #16]
 8006d22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d26:	68a3      	ldr	r3, [r4, #8]
 8006d28:	4607      	mov	r7, r0
 8006d2a:	4691      	mov	r9, r2
 8006d2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d30:	f108 0601 	add.w	r6, r8, #1
 8006d34:	42b3      	cmp	r3, r6
 8006d36:	db0b      	blt.n	8006d50 <__lshift+0x38>
 8006d38:	4638      	mov	r0, r7
 8006d3a:	f7ff fddb 	bl	80068f4 <_Balloc>
 8006d3e:	4605      	mov	r5, r0
 8006d40:	b948      	cbnz	r0, 8006d56 <__lshift+0x3e>
 8006d42:	4602      	mov	r2, r0
 8006d44:	4b28      	ldr	r3, [pc, #160]	; (8006de8 <__lshift+0xd0>)
 8006d46:	4829      	ldr	r0, [pc, #164]	; (8006dec <__lshift+0xd4>)
 8006d48:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006d4c:	f000 fd26 	bl	800779c <__assert_func>
 8006d50:	3101      	adds	r1, #1
 8006d52:	005b      	lsls	r3, r3, #1
 8006d54:	e7ee      	b.n	8006d34 <__lshift+0x1c>
 8006d56:	2300      	movs	r3, #0
 8006d58:	f100 0114 	add.w	r1, r0, #20
 8006d5c:	f100 0210 	add.w	r2, r0, #16
 8006d60:	4618      	mov	r0, r3
 8006d62:	4553      	cmp	r3, sl
 8006d64:	db33      	blt.n	8006dce <__lshift+0xb6>
 8006d66:	6920      	ldr	r0, [r4, #16]
 8006d68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d6c:	f104 0314 	add.w	r3, r4, #20
 8006d70:	f019 091f 	ands.w	r9, r9, #31
 8006d74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d7c:	d02b      	beq.n	8006dd6 <__lshift+0xbe>
 8006d7e:	f1c9 0e20 	rsb	lr, r9, #32
 8006d82:	468a      	mov	sl, r1
 8006d84:	2200      	movs	r2, #0
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	fa00 f009 	lsl.w	r0, r0, r9
 8006d8c:	4302      	orrs	r2, r0
 8006d8e:	f84a 2b04 	str.w	r2, [sl], #4
 8006d92:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d96:	459c      	cmp	ip, r3
 8006d98:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d9c:	d8f3      	bhi.n	8006d86 <__lshift+0x6e>
 8006d9e:	ebac 0304 	sub.w	r3, ip, r4
 8006da2:	3b15      	subs	r3, #21
 8006da4:	f023 0303 	bic.w	r3, r3, #3
 8006da8:	3304      	adds	r3, #4
 8006daa:	f104 0015 	add.w	r0, r4, #21
 8006dae:	4584      	cmp	ip, r0
 8006db0:	bf38      	it	cc
 8006db2:	2304      	movcc	r3, #4
 8006db4:	50ca      	str	r2, [r1, r3]
 8006db6:	b10a      	cbz	r2, 8006dbc <__lshift+0xa4>
 8006db8:	f108 0602 	add.w	r6, r8, #2
 8006dbc:	3e01      	subs	r6, #1
 8006dbe:	4638      	mov	r0, r7
 8006dc0:	612e      	str	r6, [r5, #16]
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	f7ff fdd6 	bl	8006974 <_Bfree>
 8006dc8:	4628      	mov	r0, r5
 8006dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dce:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	e7c5      	b.n	8006d62 <__lshift+0x4a>
 8006dd6:	3904      	subs	r1, #4
 8006dd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ddc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006de0:	459c      	cmp	ip, r3
 8006de2:	d8f9      	bhi.n	8006dd8 <__lshift+0xc0>
 8006de4:	e7ea      	b.n	8006dbc <__lshift+0xa4>
 8006de6:	bf00      	nop
 8006de8:	08007d23 	.word	0x08007d23
 8006dec:	08007d94 	.word	0x08007d94

08006df0 <__mcmp>:
 8006df0:	b530      	push	{r4, r5, lr}
 8006df2:	6902      	ldr	r2, [r0, #16]
 8006df4:	690c      	ldr	r4, [r1, #16]
 8006df6:	1b12      	subs	r2, r2, r4
 8006df8:	d10e      	bne.n	8006e18 <__mcmp+0x28>
 8006dfa:	f100 0314 	add.w	r3, r0, #20
 8006dfe:	3114      	adds	r1, #20
 8006e00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e10:	42a5      	cmp	r5, r4
 8006e12:	d003      	beq.n	8006e1c <__mcmp+0x2c>
 8006e14:	d305      	bcc.n	8006e22 <__mcmp+0x32>
 8006e16:	2201      	movs	r2, #1
 8006e18:	4610      	mov	r0, r2
 8006e1a:	bd30      	pop	{r4, r5, pc}
 8006e1c:	4283      	cmp	r3, r0
 8006e1e:	d3f3      	bcc.n	8006e08 <__mcmp+0x18>
 8006e20:	e7fa      	b.n	8006e18 <__mcmp+0x28>
 8006e22:	f04f 32ff 	mov.w	r2, #4294967295
 8006e26:	e7f7      	b.n	8006e18 <__mcmp+0x28>

08006e28 <__mdiff>:
 8006e28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e2c:	460c      	mov	r4, r1
 8006e2e:	4606      	mov	r6, r0
 8006e30:	4611      	mov	r1, r2
 8006e32:	4620      	mov	r0, r4
 8006e34:	4617      	mov	r7, r2
 8006e36:	f7ff ffdb 	bl	8006df0 <__mcmp>
 8006e3a:	1e05      	subs	r5, r0, #0
 8006e3c:	d110      	bne.n	8006e60 <__mdiff+0x38>
 8006e3e:	4629      	mov	r1, r5
 8006e40:	4630      	mov	r0, r6
 8006e42:	f7ff fd57 	bl	80068f4 <_Balloc>
 8006e46:	b930      	cbnz	r0, 8006e56 <__mdiff+0x2e>
 8006e48:	4b39      	ldr	r3, [pc, #228]	; (8006f30 <__mdiff+0x108>)
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	f240 2132 	movw	r1, #562	; 0x232
 8006e50:	4838      	ldr	r0, [pc, #224]	; (8006f34 <__mdiff+0x10c>)
 8006e52:	f000 fca3 	bl	800779c <__assert_func>
 8006e56:	2301      	movs	r3, #1
 8006e58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e60:	bfa4      	itt	ge
 8006e62:	463b      	movge	r3, r7
 8006e64:	4627      	movge	r7, r4
 8006e66:	4630      	mov	r0, r6
 8006e68:	6879      	ldr	r1, [r7, #4]
 8006e6a:	bfa6      	itte	ge
 8006e6c:	461c      	movge	r4, r3
 8006e6e:	2500      	movge	r5, #0
 8006e70:	2501      	movlt	r5, #1
 8006e72:	f7ff fd3f 	bl	80068f4 <_Balloc>
 8006e76:	b920      	cbnz	r0, 8006e82 <__mdiff+0x5a>
 8006e78:	4b2d      	ldr	r3, [pc, #180]	; (8006f30 <__mdiff+0x108>)
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006e80:	e7e6      	b.n	8006e50 <__mdiff+0x28>
 8006e82:	693e      	ldr	r6, [r7, #16]
 8006e84:	60c5      	str	r5, [r0, #12]
 8006e86:	6925      	ldr	r5, [r4, #16]
 8006e88:	f107 0114 	add.w	r1, r7, #20
 8006e8c:	f104 0914 	add.w	r9, r4, #20
 8006e90:	f100 0e14 	add.w	lr, r0, #20
 8006e94:	f107 0210 	add.w	r2, r7, #16
 8006e98:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006e9c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006ea0:	46f2      	mov	sl, lr
 8006ea2:	2700      	movs	r7, #0
 8006ea4:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ea8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006eac:	fa1f f883 	uxth.w	r8, r3
 8006eb0:	fa17 f78b 	uxtah	r7, r7, fp
 8006eb4:	0c1b      	lsrs	r3, r3, #16
 8006eb6:	eba7 0808 	sub.w	r8, r7, r8
 8006eba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ebe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ec2:	fa1f f888 	uxth.w	r8, r8
 8006ec6:	141f      	asrs	r7, r3, #16
 8006ec8:	454d      	cmp	r5, r9
 8006eca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ece:	f84a 3b04 	str.w	r3, [sl], #4
 8006ed2:	d8e7      	bhi.n	8006ea4 <__mdiff+0x7c>
 8006ed4:	1b2b      	subs	r3, r5, r4
 8006ed6:	3b15      	subs	r3, #21
 8006ed8:	f023 0303 	bic.w	r3, r3, #3
 8006edc:	3304      	adds	r3, #4
 8006ede:	3415      	adds	r4, #21
 8006ee0:	42a5      	cmp	r5, r4
 8006ee2:	bf38      	it	cc
 8006ee4:	2304      	movcc	r3, #4
 8006ee6:	4419      	add	r1, r3
 8006ee8:	4473      	add	r3, lr
 8006eea:	469e      	mov	lr, r3
 8006eec:	460d      	mov	r5, r1
 8006eee:	4565      	cmp	r5, ip
 8006ef0:	d30e      	bcc.n	8006f10 <__mdiff+0xe8>
 8006ef2:	f10c 0203 	add.w	r2, ip, #3
 8006ef6:	1a52      	subs	r2, r2, r1
 8006ef8:	f022 0203 	bic.w	r2, r2, #3
 8006efc:	3903      	subs	r1, #3
 8006efe:	458c      	cmp	ip, r1
 8006f00:	bf38      	it	cc
 8006f02:	2200      	movcc	r2, #0
 8006f04:	441a      	add	r2, r3
 8006f06:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006f0a:	b17b      	cbz	r3, 8006f2c <__mdiff+0x104>
 8006f0c:	6106      	str	r6, [r0, #16]
 8006f0e:	e7a5      	b.n	8006e5c <__mdiff+0x34>
 8006f10:	f855 8b04 	ldr.w	r8, [r5], #4
 8006f14:	fa17 f488 	uxtah	r4, r7, r8
 8006f18:	1422      	asrs	r2, r4, #16
 8006f1a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006f1e:	b2a4      	uxth	r4, r4
 8006f20:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006f24:	f84e 4b04 	str.w	r4, [lr], #4
 8006f28:	1417      	asrs	r7, r2, #16
 8006f2a:	e7e0      	b.n	8006eee <__mdiff+0xc6>
 8006f2c:	3e01      	subs	r6, #1
 8006f2e:	e7ea      	b.n	8006f06 <__mdiff+0xde>
 8006f30:	08007d23 	.word	0x08007d23
 8006f34:	08007d94 	.word	0x08007d94

08006f38 <__d2b>:
 8006f38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f3c:	4689      	mov	r9, r1
 8006f3e:	2101      	movs	r1, #1
 8006f40:	ec57 6b10 	vmov	r6, r7, d0
 8006f44:	4690      	mov	r8, r2
 8006f46:	f7ff fcd5 	bl	80068f4 <_Balloc>
 8006f4a:	4604      	mov	r4, r0
 8006f4c:	b930      	cbnz	r0, 8006f5c <__d2b+0x24>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	4b25      	ldr	r3, [pc, #148]	; (8006fe8 <__d2b+0xb0>)
 8006f52:	4826      	ldr	r0, [pc, #152]	; (8006fec <__d2b+0xb4>)
 8006f54:	f240 310a 	movw	r1, #778	; 0x30a
 8006f58:	f000 fc20 	bl	800779c <__assert_func>
 8006f5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006f60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f64:	bb35      	cbnz	r5, 8006fb4 <__d2b+0x7c>
 8006f66:	2e00      	cmp	r6, #0
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	d028      	beq.n	8006fbe <__d2b+0x86>
 8006f6c:	4668      	mov	r0, sp
 8006f6e:	9600      	str	r6, [sp, #0]
 8006f70:	f7ff fd8c 	bl	8006a8c <__lo0bits>
 8006f74:	9900      	ldr	r1, [sp, #0]
 8006f76:	b300      	cbz	r0, 8006fba <__d2b+0x82>
 8006f78:	9a01      	ldr	r2, [sp, #4]
 8006f7a:	f1c0 0320 	rsb	r3, r0, #32
 8006f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f82:	430b      	orrs	r3, r1
 8006f84:	40c2      	lsrs	r2, r0
 8006f86:	6163      	str	r3, [r4, #20]
 8006f88:	9201      	str	r2, [sp, #4]
 8006f8a:	9b01      	ldr	r3, [sp, #4]
 8006f8c:	61a3      	str	r3, [r4, #24]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	bf14      	ite	ne
 8006f92:	2202      	movne	r2, #2
 8006f94:	2201      	moveq	r2, #1
 8006f96:	6122      	str	r2, [r4, #16]
 8006f98:	b1d5      	cbz	r5, 8006fd0 <__d2b+0x98>
 8006f9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f9e:	4405      	add	r5, r0
 8006fa0:	f8c9 5000 	str.w	r5, [r9]
 8006fa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fa8:	f8c8 0000 	str.w	r0, [r8]
 8006fac:	4620      	mov	r0, r4
 8006fae:	b003      	add	sp, #12
 8006fb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fb8:	e7d5      	b.n	8006f66 <__d2b+0x2e>
 8006fba:	6161      	str	r1, [r4, #20]
 8006fbc:	e7e5      	b.n	8006f8a <__d2b+0x52>
 8006fbe:	a801      	add	r0, sp, #4
 8006fc0:	f7ff fd64 	bl	8006a8c <__lo0bits>
 8006fc4:	9b01      	ldr	r3, [sp, #4]
 8006fc6:	6163      	str	r3, [r4, #20]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	6122      	str	r2, [r4, #16]
 8006fcc:	3020      	adds	r0, #32
 8006fce:	e7e3      	b.n	8006f98 <__d2b+0x60>
 8006fd0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006fd8:	f8c9 0000 	str.w	r0, [r9]
 8006fdc:	6918      	ldr	r0, [r3, #16]
 8006fde:	f7ff fd35 	bl	8006a4c <__hi0bits>
 8006fe2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fe6:	e7df      	b.n	8006fa8 <__d2b+0x70>
 8006fe8:	08007d23 	.word	0x08007d23
 8006fec:	08007d94 	.word	0x08007d94

08006ff0 <_calloc_r>:
 8006ff0:	b513      	push	{r0, r1, r4, lr}
 8006ff2:	434a      	muls	r2, r1
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	9201      	str	r2, [sp, #4]
 8006ff8:	f000 f85a 	bl	80070b0 <_malloc_r>
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	b118      	cbz	r0, 8007008 <_calloc_r+0x18>
 8007000:	9a01      	ldr	r2, [sp, #4]
 8007002:	2100      	movs	r1, #0
 8007004:	f7fd fdfc 	bl	8004c00 <memset>
 8007008:	4620      	mov	r0, r4
 800700a:	b002      	add	sp, #8
 800700c:	bd10      	pop	{r4, pc}
	...

08007010 <_free_r>:
 8007010:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007012:	2900      	cmp	r1, #0
 8007014:	d048      	beq.n	80070a8 <_free_r+0x98>
 8007016:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800701a:	9001      	str	r0, [sp, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	f1a1 0404 	sub.w	r4, r1, #4
 8007022:	bfb8      	it	lt
 8007024:	18e4      	addlt	r4, r4, r3
 8007026:	f000 fc59 	bl	80078dc <__malloc_lock>
 800702a:	4a20      	ldr	r2, [pc, #128]	; (80070ac <_free_r+0x9c>)
 800702c:	9801      	ldr	r0, [sp, #4]
 800702e:	6813      	ldr	r3, [r2, #0]
 8007030:	4615      	mov	r5, r2
 8007032:	b933      	cbnz	r3, 8007042 <_free_r+0x32>
 8007034:	6063      	str	r3, [r4, #4]
 8007036:	6014      	str	r4, [r2, #0]
 8007038:	b003      	add	sp, #12
 800703a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800703e:	f000 bc53 	b.w	80078e8 <__malloc_unlock>
 8007042:	42a3      	cmp	r3, r4
 8007044:	d90b      	bls.n	800705e <_free_r+0x4e>
 8007046:	6821      	ldr	r1, [r4, #0]
 8007048:	1862      	adds	r2, r4, r1
 800704a:	4293      	cmp	r3, r2
 800704c:	bf04      	itt	eq
 800704e:	681a      	ldreq	r2, [r3, #0]
 8007050:	685b      	ldreq	r3, [r3, #4]
 8007052:	6063      	str	r3, [r4, #4]
 8007054:	bf04      	itt	eq
 8007056:	1852      	addeq	r2, r2, r1
 8007058:	6022      	streq	r2, [r4, #0]
 800705a:	602c      	str	r4, [r5, #0]
 800705c:	e7ec      	b.n	8007038 <_free_r+0x28>
 800705e:	461a      	mov	r2, r3
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	b10b      	cbz	r3, 8007068 <_free_r+0x58>
 8007064:	42a3      	cmp	r3, r4
 8007066:	d9fa      	bls.n	800705e <_free_r+0x4e>
 8007068:	6811      	ldr	r1, [r2, #0]
 800706a:	1855      	adds	r5, r2, r1
 800706c:	42a5      	cmp	r5, r4
 800706e:	d10b      	bne.n	8007088 <_free_r+0x78>
 8007070:	6824      	ldr	r4, [r4, #0]
 8007072:	4421      	add	r1, r4
 8007074:	1854      	adds	r4, r2, r1
 8007076:	42a3      	cmp	r3, r4
 8007078:	6011      	str	r1, [r2, #0]
 800707a:	d1dd      	bne.n	8007038 <_free_r+0x28>
 800707c:	681c      	ldr	r4, [r3, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	6053      	str	r3, [r2, #4]
 8007082:	4421      	add	r1, r4
 8007084:	6011      	str	r1, [r2, #0]
 8007086:	e7d7      	b.n	8007038 <_free_r+0x28>
 8007088:	d902      	bls.n	8007090 <_free_r+0x80>
 800708a:	230c      	movs	r3, #12
 800708c:	6003      	str	r3, [r0, #0]
 800708e:	e7d3      	b.n	8007038 <_free_r+0x28>
 8007090:	6825      	ldr	r5, [r4, #0]
 8007092:	1961      	adds	r1, r4, r5
 8007094:	428b      	cmp	r3, r1
 8007096:	bf04      	itt	eq
 8007098:	6819      	ldreq	r1, [r3, #0]
 800709a:	685b      	ldreq	r3, [r3, #4]
 800709c:	6063      	str	r3, [r4, #4]
 800709e:	bf04      	itt	eq
 80070a0:	1949      	addeq	r1, r1, r5
 80070a2:	6021      	streq	r1, [r4, #0]
 80070a4:	6054      	str	r4, [r2, #4]
 80070a6:	e7c7      	b.n	8007038 <_free_r+0x28>
 80070a8:	b003      	add	sp, #12
 80070aa:	bd30      	pop	{r4, r5, pc}
 80070ac:	200001fc 	.word	0x200001fc

080070b0 <_malloc_r>:
 80070b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070b2:	1ccd      	adds	r5, r1, #3
 80070b4:	f025 0503 	bic.w	r5, r5, #3
 80070b8:	3508      	adds	r5, #8
 80070ba:	2d0c      	cmp	r5, #12
 80070bc:	bf38      	it	cc
 80070be:	250c      	movcc	r5, #12
 80070c0:	2d00      	cmp	r5, #0
 80070c2:	4606      	mov	r6, r0
 80070c4:	db01      	blt.n	80070ca <_malloc_r+0x1a>
 80070c6:	42a9      	cmp	r1, r5
 80070c8:	d903      	bls.n	80070d2 <_malloc_r+0x22>
 80070ca:	230c      	movs	r3, #12
 80070cc:	6033      	str	r3, [r6, #0]
 80070ce:	2000      	movs	r0, #0
 80070d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070d2:	f000 fc03 	bl	80078dc <__malloc_lock>
 80070d6:	4921      	ldr	r1, [pc, #132]	; (800715c <_malloc_r+0xac>)
 80070d8:	680a      	ldr	r2, [r1, #0]
 80070da:	4614      	mov	r4, r2
 80070dc:	b99c      	cbnz	r4, 8007106 <_malloc_r+0x56>
 80070de:	4f20      	ldr	r7, [pc, #128]	; (8007160 <_malloc_r+0xb0>)
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	b923      	cbnz	r3, 80070ee <_malloc_r+0x3e>
 80070e4:	4621      	mov	r1, r4
 80070e6:	4630      	mov	r0, r6
 80070e8:	f000 faf2 	bl	80076d0 <_sbrk_r>
 80070ec:	6038      	str	r0, [r7, #0]
 80070ee:	4629      	mov	r1, r5
 80070f0:	4630      	mov	r0, r6
 80070f2:	f000 faed 	bl	80076d0 <_sbrk_r>
 80070f6:	1c43      	adds	r3, r0, #1
 80070f8:	d123      	bne.n	8007142 <_malloc_r+0x92>
 80070fa:	230c      	movs	r3, #12
 80070fc:	6033      	str	r3, [r6, #0]
 80070fe:	4630      	mov	r0, r6
 8007100:	f000 fbf2 	bl	80078e8 <__malloc_unlock>
 8007104:	e7e3      	b.n	80070ce <_malloc_r+0x1e>
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	1b5b      	subs	r3, r3, r5
 800710a:	d417      	bmi.n	800713c <_malloc_r+0x8c>
 800710c:	2b0b      	cmp	r3, #11
 800710e:	d903      	bls.n	8007118 <_malloc_r+0x68>
 8007110:	6023      	str	r3, [r4, #0]
 8007112:	441c      	add	r4, r3
 8007114:	6025      	str	r5, [r4, #0]
 8007116:	e004      	b.n	8007122 <_malloc_r+0x72>
 8007118:	6863      	ldr	r3, [r4, #4]
 800711a:	42a2      	cmp	r2, r4
 800711c:	bf0c      	ite	eq
 800711e:	600b      	streq	r3, [r1, #0]
 8007120:	6053      	strne	r3, [r2, #4]
 8007122:	4630      	mov	r0, r6
 8007124:	f000 fbe0 	bl	80078e8 <__malloc_unlock>
 8007128:	f104 000b 	add.w	r0, r4, #11
 800712c:	1d23      	adds	r3, r4, #4
 800712e:	f020 0007 	bic.w	r0, r0, #7
 8007132:	1ac2      	subs	r2, r0, r3
 8007134:	d0cc      	beq.n	80070d0 <_malloc_r+0x20>
 8007136:	1a1b      	subs	r3, r3, r0
 8007138:	50a3      	str	r3, [r4, r2]
 800713a:	e7c9      	b.n	80070d0 <_malloc_r+0x20>
 800713c:	4622      	mov	r2, r4
 800713e:	6864      	ldr	r4, [r4, #4]
 8007140:	e7cc      	b.n	80070dc <_malloc_r+0x2c>
 8007142:	1cc4      	adds	r4, r0, #3
 8007144:	f024 0403 	bic.w	r4, r4, #3
 8007148:	42a0      	cmp	r0, r4
 800714a:	d0e3      	beq.n	8007114 <_malloc_r+0x64>
 800714c:	1a21      	subs	r1, r4, r0
 800714e:	4630      	mov	r0, r6
 8007150:	f000 fabe 	bl	80076d0 <_sbrk_r>
 8007154:	3001      	adds	r0, #1
 8007156:	d1dd      	bne.n	8007114 <_malloc_r+0x64>
 8007158:	e7cf      	b.n	80070fa <_malloc_r+0x4a>
 800715a:	bf00      	nop
 800715c:	200001fc 	.word	0x200001fc
 8007160:	20000200 	.word	0x20000200

08007164 <__ssputs_r>:
 8007164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007168:	688e      	ldr	r6, [r1, #8]
 800716a:	429e      	cmp	r6, r3
 800716c:	4682      	mov	sl, r0
 800716e:	460c      	mov	r4, r1
 8007170:	4690      	mov	r8, r2
 8007172:	461f      	mov	r7, r3
 8007174:	d838      	bhi.n	80071e8 <__ssputs_r+0x84>
 8007176:	898a      	ldrh	r2, [r1, #12]
 8007178:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800717c:	d032      	beq.n	80071e4 <__ssputs_r+0x80>
 800717e:	6825      	ldr	r5, [r4, #0]
 8007180:	6909      	ldr	r1, [r1, #16]
 8007182:	eba5 0901 	sub.w	r9, r5, r1
 8007186:	6965      	ldr	r5, [r4, #20]
 8007188:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800718c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007190:	3301      	adds	r3, #1
 8007192:	444b      	add	r3, r9
 8007194:	106d      	asrs	r5, r5, #1
 8007196:	429d      	cmp	r5, r3
 8007198:	bf38      	it	cc
 800719a:	461d      	movcc	r5, r3
 800719c:	0553      	lsls	r3, r2, #21
 800719e:	d531      	bpl.n	8007204 <__ssputs_r+0xa0>
 80071a0:	4629      	mov	r1, r5
 80071a2:	f7ff ff85 	bl	80070b0 <_malloc_r>
 80071a6:	4606      	mov	r6, r0
 80071a8:	b950      	cbnz	r0, 80071c0 <__ssputs_r+0x5c>
 80071aa:	230c      	movs	r3, #12
 80071ac:	f8ca 3000 	str.w	r3, [sl]
 80071b0:	89a3      	ldrh	r3, [r4, #12]
 80071b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071b6:	81a3      	strh	r3, [r4, #12]
 80071b8:	f04f 30ff 	mov.w	r0, #4294967295
 80071bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c0:	6921      	ldr	r1, [r4, #16]
 80071c2:	464a      	mov	r2, r9
 80071c4:	f7ff fb88 	bl	80068d8 <memcpy>
 80071c8:	89a3      	ldrh	r3, [r4, #12]
 80071ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071d2:	81a3      	strh	r3, [r4, #12]
 80071d4:	6126      	str	r6, [r4, #16]
 80071d6:	6165      	str	r5, [r4, #20]
 80071d8:	444e      	add	r6, r9
 80071da:	eba5 0509 	sub.w	r5, r5, r9
 80071de:	6026      	str	r6, [r4, #0]
 80071e0:	60a5      	str	r5, [r4, #8]
 80071e2:	463e      	mov	r6, r7
 80071e4:	42be      	cmp	r6, r7
 80071e6:	d900      	bls.n	80071ea <__ssputs_r+0x86>
 80071e8:	463e      	mov	r6, r7
 80071ea:	4632      	mov	r2, r6
 80071ec:	6820      	ldr	r0, [r4, #0]
 80071ee:	4641      	mov	r1, r8
 80071f0:	f000 fb5a 	bl	80078a8 <memmove>
 80071f4:	68a3      	ldr	r3, [r4, #8]
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	1b9b      	subs	r3, r3, r6
 80071fa:	4432      	add	r2, r6
 80071fc:	60a3      	str	r3, [r4, #8]
 80071fe:	6022      	str	r2, [r4, #0]
 8007200:	2000      	movs	r0, #0
 8007202:	e7db      	b.n	80071bc <__ssputs_r+0x58>
 8007204:	462a      	mov	r2, r5
 8007206:	f000 fb75 	bl	80078f4 <_realloc_r>
 800720a:	4606      	mov	r6, r0
 800720c:	2800      	cmp	r0, #0
 800720e:	d1e1      	bne.n	80071d4 <__ssputs_r+0x70>
 8007210:	6921      	ldr	r1, [r4, #16]
 8007212:	4650      	mov	r0, sl
 8007214:	f7ff fefc 	bl	8007010 <_free_r>
 8007218:	e7c7      	b.n	80071aa <__ssputs_r+0x46>
	...

0800721c <_svfiprintf_r>:
 800721c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007220:	4698      	mov	r8, r3
 8007222:	898b      	ldrh	r3, [r1, #12]
 8007224:	061b      	lsls	r3, r3, #24
 8007226:	b09d      	sub	sp, #116	; 0x74
 8007228:	4607      	mov	r7, r0
 800722a:	460d      	mov	r5, r1
 800722c:	4614      	mov	r4, r2
 800722e:	d50e      	bpl.n	800724e <_svfiprintf_r+0x32>
 8007230:	690b      	ldr	r3, [r1, #16]
 8007232:	b963      	cbnz	r3, 800724e <_svfiprintf_r+0x32>
 8007234:	2140      	movs	r1, #64	; 0x40
 8007236:	f7ff ff3b 	bl	80070b0 <_malloc_r>
 800723a:	6028      	str	r0, [r5, #0]
 800723c:	6128      	str	r0, [r5, #16]
 800723e:	b920      	cbnz	r0, 800724a <_svfiprintf_r+0x2e>
 8007240:	230c      	movs	r3, #12
 8007242:	603b      	str	r3, [r7, #0]
 8007244:	f04f 30ff 	mov.w	r0, #4294967295
 8007248:	e0d1      	b.n	80073ee <_svfiprintf_r+0x1d2>
 800724a:	2340      	movs	r3, #64	; 0x40
 800724c:	616b      	str	r3, [r5, #20]
 800724e:	2300      	movs	r3, #0
 8007250:	9309      	str	r3, [sp, #36]	; 0x24
 8007252:	2320      	movs	r3, #32
 8007254:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007258:	f8cd 800c 	str.w	r8, [sp, #12]
 800725c:	2330      	movs	r3, #48	; 0x30
 800725e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007408 <_svfiprintf_r+0x1ec>
 8007262:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007266:	f04f 0901 	mov.w	r9, #1
 800726a:	4623      	mov	r3, r4
 800726c:	469a      	mov	sl, r3
 800726e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007272:	b10a      	cbz	r2, 8007278 <_svfiprintf_r+0x5c>
 8007274:	2a25      	cmp	r2, #37	; 0x25
 8007276:	d1f9      	bne.n	800726c <_svfiprintf_r+0x50>
 8007278:	ebba 0b04 	subs.w	fp, sl, r4
 800727c:	d00b      	beq.n	8007296 <_svfiprintf_r+0x7a>
 800727e:	465b      	mov	r3, fp
 8007280:	4622      	mov	r2, r4
 8007282:	4629      	mov	r1, r5
 8007284:	4638      	mov	r0, r7
 8007286:	f7ff ff6d 	bl	8007164 <__ssputs_r>
 800728a:	3001      	adds	r0, #1
 800728c:	f000 80aa 	beq.w	80073e4 <_svfiprintf_r+0x1c8>
 8007290:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007292:	445a      	add	r2, fp
 8007294:	9209      	str	r2, [sp, #36]	; 0x24
 8007296:	f89a 3000 	ldrb.w	r3, [sl]
 800729a:	2b00      	cmp	r3, #0
 800729c:	f000 80a2 	beq.w	80073e4 <_svfiprintf_r+0x1c8>
 80072a0:	2300      	movs	r3, #0
 80072a2:	f04f 32ff 	mov.w	r2, #4294967295
 80072a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072aa:	f10a 0a01 	add.w	sl, sl, #1
 80072ae:	9304      	str	r3, [sp, #16]
 80072b0:	9307      	str	r3, [sp, #28]
 80072b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072b6:	931a      	str	r3, [sp, #104]	; 0x68
 80072b8:	4654      	mov	r4, sl
 80072ba:	2205      	movs	r2, #5
 80072bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072c0:	4851      	ldr	r0, [pc, #324]	; (8007408 <_svfiprintf_r+0x1ec>)
 80072c2:	f7f8 ffad 	bl	8000220 <memchr>
 80072c6:	9a04      	ldr	r2, [sp, #16]
 80072c8:	b9d8      	cbnz	r0, 8007302 <_svfiprintf_r+0xe6>
 80072ca:	06d0      	lsls	r0, r2, #27
 80072cc:	bf44      	itt	mi
 80072ce:	2320      	movmi	r3, #32
 80072d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072d4:	0711      	lsls	r1, r2, #28
 80072d6:	bf44      	itt	mi
 80072d8:	232b      	movmi	r3, #43	; 0x2b
 80072da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072de:	f89a 3000 	ldrb.w	r3, [sl]
 80072e2:	2b2a      	cmp	r3, #42	; 0x2a
 80072e4:	d015      	beq.n	8007312 <_svfiprintf_r+0xf6>
 80072e6:	9a07      	ldr	r2, [sp, #28]
 80072e8:	4654      	mov	r4, sl
 80072ea:	2000      	movs	r0, #0
 80072ec:	f04f 0c0a 	mov.w	ip, #10
 80072f0:	4621      	mov	r1, r4
 80072f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072f6:	3b30      	subs	r3, #48	; 0x30
 80072f8:	2b09      	cmp	r3, #9
 80072fa:	d94e      	bls.n	800739a <_svfiprintf_r+0x17e>
 80072fc:	b1b0      	cbz	r0, 800732c <_svfiprintf_r+0x110>
 80072fe:	9207      	str	r2, [sp, #28]
 8007300:	e014      	b.n	800732c <_svfiprintf_r+0x110>
 8007302:	eba0 0308 	sub.w	r3, r0, r8
 8007306:	fa09 f303 	lsl.w	r3, r9, r3
 800730a:	4313      	orrs	r3, r2
 800730c:	9304      	str	r3, [sp, #16]
 800730e:	46a2      	mov	sl, r4
 8007310:	e7d2      	b.n	80072b8 <_svfiprintf_r+0x9c>
 8007312:	9b03      	ldr	r3, [sp, #12]
 8007314:	1d19      	adds	r1, r3, #4
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	9103      	str	r1, [sp, #12]
 800731a:	2b00      	cmp	r3, #0
 800731c:	bfbb      	ittet	lt
 800731e:	425b      	neglt	r3, r3
 8007320:	f042 0202 	orrlt.w	r2, r2, #2
 8007324:	9307      	strge	r3, [sp, #28]
 8007326:	9307      	strlt	r3, [sp, #28]
 8007328:	bfb8      	it	lt
 800732a:	9204      	strlt	r2, [sp, #16]
 800732c:	7823      	ldrb	r3, [r4, #0]
 800732e:	2b2e      	cmp	r3, #46	; 0x2e
 8007330:	d10c      	bne.n	800734c <_svfiprintf_r+0x130>
 8007332:	7863      	ldrb	r3, [r4, #1]
 8007334:	2b2a      	cmp	r3, #42	; 0x2a
 8007336:	d135      	bne.n	80073a4 <_svfiprintf_r+0x188>
 8007338:	9b03      	ldr	r3, [sp, #12]
 800733a:	1d1a      	adds	r2, r3, #4
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	9203      	str	r2, [sp, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	bfb8      	it	lt
 8007344:	f04f 33ff 	movlt.w	r3, #4294967295
 8007348:	3402      	adds	r4, #2
 800734a:	9305      	str	r3, [sp, #20]
 800734c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007418 <_svfiprintf_r+0x1fc>
 8007350:	7821      	ldrb	r1, [r4, #0]
 8007352:	2203      	movs	r2, #3
 8007354:	4650      	mov	r0, sl
 8007356:	f7f8 ff63 	bl	8000220 <memchr>
 800735a:	b140      	cbz	r0, 800736e <_svfiprintf_r+0x152>
 800735c:	2340      	movs	r3, #64	; 0x40
 800735e:	eba0 000a 	sub.w	r0, r0, sl
 8007362:	fa03 f000 	lsl.w	r0, r3, r0
 8007366:	9b04      	ldr	r3, [sp, #16]
 8007368:	4303      	orrs	r3, r0
 800736a:	3401      	adds	r4, #1
 800736c:	9304      	str	r3, [sp, #16]
 800736e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007372:	4826      	ldr	r0, [pc, #152]	; (800740c <_svfiprintf_r+0x1f0>)
 8007374:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007378:	2206      	movs	r2, #6
 800737a:	f7f8 ff51 	bl	8000220 <memchr>
 800737e:	2800      	cmp	r0, #0
 8007380:	d038      	beq.n	80073f4 <_svfiprintf_r+0x1d8>
 8007382:	4b23      	ldr	r3, [pc, #140]	; (8007410 <_svfiprintf_r+0x1f4>)
 8007384:	bb1b      	cbnz	r3, 80073ce <_svfiprintf_r+0x1b2>
 8007386:	9b03      	ldr	r3, [sp, #12]
 8007388:	3307      	adds	r3, #7
 800738a:	f023 0307 	bic.w	r3, r3, #7
 800738e:	3308      	adds	r3, #8
 8007390:	9303      	str	r3, [sp, #12]
 8007392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007394:	4433      	add	r3, r6
 8007396:	9309      	str	r3, [sp, #36]	; 0x24
 8007398:	e767      	b.n	800726a <_svfiprintf_r+0x4e>
 800739a:	fb0c 3202 	mla	r2, ip, r2, r3
 800739e:	460c      	mov	r4, r1
 80073a0:	2001      	movs	r0, #1
 80073a2:	e7a5      	b.n	80072f0 <_svfiprintf_r+0xd4>
 80073a4:	2300      	movs	r3, #0
 80073a6:	3401      	adds	r4, #1
 80073a8:	9305      	str	r3, [sp, #20]
 80073aa:	4619      	mov	r1, r3
 80073ac:	f04f 0c0a 	mov.w	ip, #10
 80073b0:	4620      	mov	r0, r4
 80073b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073b6:	3a30      	subs	r2, #48	; 0x30
 80073b8:	2a09      	cmp	r2, #9
 80073ba:	d903      	bls.n	80073c4 <_svfiprintf_r+0x1a8>
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d0c5      	beq.n	800734c <_svfiprintf_r+0x130>
 80073c0:	9105      	str	r1, [sp, #20]
 80073c2:	e7c3      	b.n	800734c <_svfiprintf_r+0x130>
 80073c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80073c8:	4604      	mov	r4, r0
 80073ca:	2301      	movs	r3, #1
 80073cc:	e7f0      	b.n	80073b0 <_svfiprintf_r+0x194>
 80073ce:	ab03      	add	r3, sp, #12
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	462a      	mov	r2, r5
 80073d4:	4b0f      	ldr	r3, [pc, #60]	; (8007414 <_svfiprintf_r+0x1f8>)
 80073d6:	a904      	add	r1, sp, #16
 80073d8:	4638      	mov	r0, r7
 80073da:	f7fd fcb9 	bl	8004d50 <_printf_float>
 80073de:	1c42      	adds	r2, r0, #1
 80073e0:	4606      	mov	r6, r0
 80073e2:	d1d6      	bne.n	8007392 <_svfiprintf_r+0x176>
 80073e4:	89ab      	ldrh	r3, [r5, #12]
 80073e6:	065b      	lsls	r3, r3, #25
 80073e8:	f53f af2c 	bmi.w	8007244 <_svfiprintf_r+0x28>
 80073ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073ee:	b01d      	add	sp, #116	; 0x74
 80073f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f4:	ab03      	add	r3, sp, #12
 80073f6:	9300      	str	r3, [sp, #0]
 80073f8:	462a      	mov	r2, r5
 80073fa:	4b06      	ldr	r3, [pc, #24]	; (8007414 <_svfiprintf_r+0x1f8>)
 80073fc:	a904      	add	r1, sp, #16
 80073fe:	4638      	mov	r0, r7
 8007400:	f7fd ff4a 	bl	8005298 <_printf_i>
 8007404:	e7eb      	b.n	80073de <_svfiprintf_r+0x1c2>
 8007406:	bf00      	nop
 8007408:	08007ef4 	.word	0x08007ef4
 800740c:	08007efe 	.word	0x08007efe
 8007410:	08004d51 	.word	0x08004d51
 8007414:	08007165 	.word	0x08007165
 8007418:	08007efa 	.word	0x08007efa

0800741c <__sfputc_r>:
 800741c:	6893      	ldr	r3, [r2, #8]
 800741e:	3b01      	subs	r3, #1
 8007420:	2b00      	cmp	r3, #0
 8007422:	b410      	push	{r4}
 8007424:	6093      	str	r3, [r2, #8]
 8007426:	da08      	bge.n	800743a <__sfputc_r+0x1e>
 8007428:	6994      	ldr	r4, [r2, #24]
 800742a:	42a3      	cmp	r3, r4
 800742c:	db01      	blt.n	8007432 <__sfputc_r+0x16>
 800742e:	290a      	cmp	r1, #10
 8007430:	d103      	bne.n	800743a <__sfputc_r+0x1e>
 8007432:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007436:	f7fe b8eb 	b.w	8005610 <__swbuf_r>
 800743a:	6813      	ldr	r3, [r2, #0]
 800743c:	1c58      	adds	r0, r3, #1
 800743e:	6010      	str	r0, [r2, #0]
 8007440:	7019      	strb	r1, [r3, #0]
 8007442:	4608      	mov	r0, r1
 8007444:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007448:	4770      	bx	lr

0800744a <__sfputs_r>:
 800744a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744c:	4606      	mov	r6, r0
 800744e:	460f      	mov	r7, r1
 8007450:	4614      	mov	r4, r2
 8007452:	18d5      	adds	r5, r2, r3
 8007454:	42ac      	cmp	r4, r5
 8007456:	d101      	bne.n	800745c <__sfputs_r+0x12>
 8007458:	2000      	movs	r0, #0
 800745a:	e007      	b.n	800746c <__sfputs_r+0x22>
 800745c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007460:	463a      	mov	r2, r7
 8007462:	4630      	mov	r0, r6
 8007464:	f7ff ffda 	bl	800741c <__sfputc_r>
 8007468:	1c43      	adds	r3, r0, #1
 800746a:	d1f3      	bne.n	8007454 <__sfputs_r+0xa>
 800746c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007470 <_vfiprintf_r>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	460d      	mov	r5, r1
 8007476:	b09d      	sub	sp, #116	; 0x74
 8007478:	4614      	mov	r4, r2
 800747a:	4698      	mov	r8, r3
 800747c:	4606      	mov	r6, r0
 800747e:	b118      	cbz	r0, 8007488 <_vfiprintf_r+0x18>
 8007480:	6983      	ldr	r3, [r0, #24]
 8007482:	b90b      	cbnz	r3, 8007488 <_vfiprintf_r+0x18>
 8007484:	f7ff f916 	bl	80066b4 <__sinit>
 8007488:	4b89      	ldr	r3, [pc, #548]	; (80076b0 <_vfiprintf_r+0x240>)
 800748a:	429d      	cmp	r5, r3
 800748c:	d11b      	bne.n	80074c6 <_vfiprintf_r+0x56>
 800748e:	6875      	ldr	r5, [r6, #4]
 8007490:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007492:	07d9      	lsls	r1, r3, #31
 8007494:	d405      	bmi.n	80074a2 <_vfiprintf_r+0x32>
 8007496:	89ab      	ldrh	r3, [r5, #12]
 8007498:	059a      	lsls	r2, r3, #22
 800749a:	d402      	bmi.n	80074a2 <_vfiprintf_r+0x32>
 800749c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800749e:	f7ff f9ac 	bl	80067fa <__retarget_lock_acquire_recursive>
 80074a2:	89ab      	ldrh	r3, [r5, #12]
 80074a4:	071b      	lsls	r3, r3, #28
 80074a6:	d501      	bpl.n	80074ac <_vfiprintf_r+0x3c>
 80074a8:	692b      	ldr	r3, [r5, #16]
 80074aa:	b9eb      	cbnz	r3, 80074e8 <_vfiprintf_r+0x78>
 80074ac:	4629      	mov	r1, r5
 80074ae:	4630      	mov	r0, r6
 80074b0:	f7fe f900 	bl	80056b4 <__swsetup_r>
 80074b4:	b1c0      	cbz	r0, 80074e8 <_vfiprintf_r+0x78>
 80074b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074b8:	07dc      	lsls	r4, r3, #31
 80074ba:	d50e      	bpl.n	80074da <_vfiprintf_r+0x6a>
 80074bc:	f04f 30ff 	mov.w	r0, #4294967295
 80074c0:	b01d      	add	sp, #116	; 0x74
 80074c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c6:	4b7b      	ldr	r3, [pc, #492]	; (80076b4 <_vfiprintf_r+0x244>)
 80074c8:	429d      	cmp	r5, r3
 80074ca:	d101      	bne.n	80074d0 <_vfiprintf_r+0x60>
 80074cc:	68b5      	ldr	r5, [r6, #8]
 80074ce:	e7df      	b.n	8007490 <_vfiprintf_r+0x20>
 80074d0:	4b79      	ldr	r3, [pc, #484]	; (80076b8 <_vfiprintf_r+0x248>)
 80074d2:	429d      	cmp	r5, r3
 80074d4:	bf08      	it	eq
 80074d6:	68f5      	ldreq	r5, [r6, #12]
 80074d8:	e7da      	b.n	8007490 <_vfiprintf_r+0x20>
 80074da:	89ab      	ldrh	r3, [r5, #12]
 80074dc:	0598      	lsls	r0, r3, #22
 80074de:	d4ed      	bmi.n	80074bc <_vfiprintf_r+0x4c>
 80074e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074e2:	f7ff f98b 	bl	80067fc <__retarget_lock_release_recursive>
 80074e6:	e7e9      	b.n	80074bc <_vfiprintf_r+0x4c>
 80074e8:	2300      	movs	r3, #0
 80074ea:	9309      	str	r3, [sp, #36]	; 0x24
 80074ec:	2320      	movs	r3, #32
 80074ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80074f6:	2330      	movs	r3, #48	; 0x30
 80074f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80076bc <_vfiprintf_r+0x24c>
 80074fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007500:	f04f 0901 	mov.w	r9, #1
 8007504:	4623      	mov	r3, r4
 8007506:	469a      	mov	sl, r3
 8007508:	f813 2b01 	ldrb.w	r2, [r3], #1
 800750c:	b10a      	cbz	r2, 8007512 <_vfiprintf_r+0xa2>
 800750e:	2a25      	cmp	r2, #37	; 0x25
 8007510:	d1f9      	bne.n	8007506 <_vfiprintf_r+0x96>
 8007512:	ebba 0b04 	subs.w	fp, sl, r4
 8007516:	d00b      	beq.n	8007530 <_vfiprintf_r+0xc0>
 8007518:	465b      	mov	r3, fp
 800751a:	4622      	mov	r2, r4
 800751c:	4629      	mov	r1, r5
 800751e:	4630      	mov	r0, r6
 8007520:	f7ff ff93 	bl	800744a <__sfputs_r>
 8007524:	3001      	adds	r0, #1
 8007526:	f000 80aa 	beq.w	800767e <_vfiprintf_r+0x20e>
 800752a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800752c:	445a      	add	r2, fp
 800752e:	9209      	str	r2, [sp, #36]	; 0x24
 8007530:	f89a 3000 	ldrb.w	r3, [sl]
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 80a2 	beq.w	800767e <_vfiprintf_r+0x20e>
 800753a:	2300      	movs	r3, #0
 800753c:	f04f 32ff 	mov.w	r2, #4294967295
 8007540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007544:	f10a 0a01 	add.w	sl, sl, #1
 8007548:	9304      	str	r3, [sp, #16]
 800754a:	9307      	str	r3, [sp, #28]
 800754c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007550:	931a      	str	r3, [sp, #104]	; 0x68
 8007552:	4654      	mov	r4, sl
 8007554:	2205      	movs	r2, #5
 8007556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800755a:	4858      	ldr	r0, [pc, #352]	; (80076bc <_vfiprintf_r+0x24c>)
 800755c:	f7f8 fe60 	bl	8000220 <memchr>
 8007560:	9a04      	ldr	r2, [sp, #16]
 8007562:	b9d8      	cbnz	r0, 800759c <_vfiprintf_r+0x12c>
 8007564:	06d1      	lsls	r1, r2, #27
 8007566:	bf44      	itt	mi
 8007568:	2320      	movmi	r3, #32
 800756a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800756e:	0713      	lsls	r3, r2, #28
 8007570:	bf44      	itt	mi
 8007572:	232b      	movmi	r3, #43	; 0x2b
 8007574:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007578:	f89a 3000 	ldrb.w	r3, [sl]
 800757c:	2b2a      	cmp	r3, #42	; 0x2a
 800757e:	d015      	beq.n	80075ac <_vfiprintf_r+0x13c>
 8007580:	9a07      	ldr	r2, [sp, #28]
 8007582:	4654      	mov	r4, sl
 8007584:	2000      	movs	r0, #0
 8007586:	f04f 0c0a 	mov.w	ip, #10
 800758a:	4621      	mov	r1, r4
 800758c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007590:	3b30      	subs	r3, #48	; 0x30
 8007592:	2b09      	cmp	r3, #9
 8007594:	d94e      	bls.n	8007634 <_vfiprintf_r+0x1c4>
 8007596:	b1b0      	cbz	r0, 80075c6 <_vfiprintf_r+0x156>
 8007598:	9207      	str	r2, [sp, #28]
 800759a:	e014      	b.n	80075c6 <_vfiprintf_r+0x156>
 800759c:	eba0 0308 	sub.w	r3, r0, r8
 80075a0:	fa09 f303 	lsl.w	r3, r9, r3
 80075a4:	4313      	orrs	r3, r2
 80075a6:	9304      	str	r3, [sp, #16]
 80075a8:	46a2      	mov	sl, r4
 80075aa:	e7d2      	b.n	8007552 <_vfiprintf_r+0xe2>
 80075ac:	9b03      	ldr	r3, [sp, #12]
 80075ae:	1d19      	adds	r1, r3, #4
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	9103      	str	r1, [sp, #12]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bfbb      	ittet	lt
 80075b8:	425b      	neglt	r3, r3
 80075ba:	f042 0202 	orrlt.w	r2, r2, #2
 80075be:	9307      	strge	r3, [sp, #28]
 80075c0:	9307      	strlt	r3, [sp, #28]
 80075c2:	bfb8      	it	lt
 80075c4:	9204      	strlt	r2, [sp, #16]
 80075c6:	7823      	ldrb	r3, [r4, #0]
 80075c8:	2b2e      	cmp	r3, #46	; 0x2e
 80075ca:	d10c      	bne.n	80075e6 <_vfiprintf_r+0x176>
 80075cc:	7863      	ldrb	r3, [r4, #1]
 80075ce:	2b2a      	cmp	r3, #42	; 0x2a
 80075d0:	d135      	bne.n	800763e <_vfiprintf_r+0x1ce>
 80075d2:	9b03      	ldr	r3, [sp, #12]
 80075d4:	1d1a      	adds	r2, r3, #4
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	9203      	str	r2, [sp, #12]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	bfb8      	it	lt
 80075de:	f04f 33ff 	movlt.w	r3, #4294967295
 80075e2:	3402      	adds	r4, #2
 80075e4:	9305      	str	r3, [sp, #20]
 80075e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80076cc <_vfiprintf_r+0x25c>
 80075ea:	7821      	ldrb	r1, [r4, #0]
 80075ec:	2203      	movs	r2, #3
 80075ee:	4650      	mov	r0, sl
 80075f0:	f7f8 fe16 	bl	8000220 <memchr>
 80075f4:	b140      	cbz	r0, 8007608 <_vfiprintf_r+0x198>
 80075f6:	2340      	movs	r3, #64	; 0x40
 80075f8:	eba0 000a 	sub.w	r0, r0, sl
 80075fc:	fa03 f000 	lsl.w	r0, r3, r0
 8007600:	9b04      	ldr	r3, [sp, #16]
 8007602:	4303      	orrs	r3, r0
 8007604:	3401      	adds	r4, #1
 8007606:	9304      	str	r3, [sp, #16]
 8007608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760c:	482c      	ldr	r0, [pc, #176]	; (80076c0 <_vfiprintf_r+0x250>)
 800760e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007612:	2206      	movs	r2, #6
 8007614:	f7f8 fe04 	bl	8000220 <memchr>
 8007618:	2800      	cmp	r0, #0
 800761a:	d03f      	beq.n	800769c <_vfiprintf_r+0x22c>
 800761c:	4b29      	ldr	r3, [pc, #164]	; (80076c4 <_vfiprintf_r+0x254>)
 800761e:	bb1b      	cbnz	r3, 8007668 <_vfiprintf_r+0x1f8>
 8007620:	9b03      	ldr	r3, [sp, #12]
 8007622:	3307      	adds	r3, #7
 8007624:	f023 0307 	bic.w	r3, r3, #7
 8007628:	3308      	adds	r3, #8
 800762a:	9303      	str	r3, [sp, #12]
 800762c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800762e:	443b      	add	r3, r7
 8007630:	9309      	str	r3, [sp, #36]	; 0x24
 8007632:	e767      	b.n	8007504 <_vfiprintf_r+0x94>
 8007634:	fb0c 3202 	mla	r2, ip, r2, r3
 8007638:	460c      	mov	r4, r1
 800763a:	2001      	movs	r0, #1
 800763c:	e7a5      	b.n	800758a <_vfiprintf_r+0x11a>
 800763e:	2300      	movs	r3, #0
 8007640:	3401      	adds	r4, #1
 8007642:	9305      	str	r3, [sp, #20]
 8007644:	4619      	mov	r1, r3
 8007646:	f04f 0c0a 	mov.w	ip, #10
 800764a:	4620      	mov	r0, r4
 800764c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007650:	3a30      	subs	r2, #48	; 0x30
 8007652:	2a09      	cmp	r2, #9
 8007654:	d903      	bls.n	800765e <_vfiprintf_r+0x1ee>
 8007656:	2b00      	cmp	r3, #0
 8007658:	d0c5      	beq.n	80075e6 <_vfiprintf_r+0x176>
 800765a:	9105      	str	r1, [sp, #20]
 800765c:	e7c3      	b.n	80075e6 <_vfiprintf_r+0x176>
 800765e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007662:	4604      	mov	r4, r0
 8007664:	2301      	movs	r3, #1
 8007666:	e7f0      	b.n	800764a <_vfiprintf_r+0x1da>
 8007668:	ab03      	add	r3, sp, #12
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	462a      	mov	r2, r5
 800766e:	4b16      	ldr	r3, [pc, #88]	; (80076c8 <_vfiprintf_r+0x258>)
 8007670:	a904      	add	r1, sp, #16
 8007672:	4630      	mov	r0, r6
 8007674:	f7fd fb6c 	bl	8004d50 <_printf_float>
 8007678:	4607      	mov	r7, r0
 800767a:	1c78      	adds	r0, r7, #1
 800767c:	d1d6      	bne.n	800762c <_vfiprintf_r+0x1bc>
 800767e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007680:	07d9      	lsls	r1, r3, #31
 8007682:	d405      	bmi.n	8007690 <_vfiprintf_r+0x220>
 8007684:	89ab      	ldrh	r3, [r5, #12]
 8007686:	059a      	lsls	r2, r3, #22
 8007688:	d402      	bmi.n	8007690 <_vfiprintf_r+0x220>
 800768a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800768c:	f7ff f8b6 	bl	80067fc <__retarget_lock_release_recursive>
 8007690:	89ab      	ldrh	r3, [r5, #12]
 8007692:	065b      	lsls	r3, r3, #25
 8007694:	f53f af12 	bmi.w	80074bc <_vfiprintf_r+0x4c>
 8007698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800769a:	e711      	b.n	80074c0 <_vfiprintf_r+0x50>
 800769c:	ab03      	add	r3, sp, #12
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	462a      	mov	r2, r5
 80076a2:	4b09      	ldr	r3, [pc, #36]	; (80076c8 <_vfiprintf_r+0x258>)
 80076a4:	a904      	add	r1, sp, #16
 80076a6:	4630      	mov	r0, r6
 80076a8:	f7fd fdf6 	bl	8005298 <_printf_i>
 80076ac:	e7e4      	b.n	8007678 <_vfiprintf_r+0x208>
 80076ae:	bf00      	nop
 80076b0:	08007d54 	.word	0x08007d54
 80076b4:	08007d74 	.word	0x08007d74
 80076b8:	08007d34 	.word	0x08007d34
 80076bc:	08007ef4 	.word	0x08007ef4
 80076c0:	08007efe 	.word	0x08007efe
 80076c4:	08004d51 	.word	0x08004d51
 80076c8:	0800744b 	.word	0x0800744b
 80076cc:	08007efa 	.word	0x08007efa

080076d0 <_sbrk_r>:
 80076d0:	b538      	push	{r3, r4, r5, lr}
 80076d2:	4d06      	ldr	r5, [pc, #24]	; (80076ec <_sbrk_r+0x1c>)
 80076d4:	2300      	movs	r3, #0
 80076d6:	4604      	mov	r4, r0
 80076d8:	4608      	mov	r0, r1
 80076da:	602b      	str	r3, [r5, #0]
 80076dc:	f7fa f990 	bl	8001a00 <_sbrk>
 80076e0:	1c43      	adds	r3, r0, #1
 80076e2:	d102      	bne.n	80076ea <_sbrk_r+0x1a>
 80076e4:	682b      	ldr	r3, [r5, #0]
 80076e6:	b103      	cbz	r3, 80076ea <_sbrk_r+0x1a>
 80076e8:	6023      	str	r3, [r4, #0]
 80076ea:	bd38      	pop	{r3, r4, r5, pc}
 80076ec:	200003ac 	.word	0x200003ac

080076f0 <__sread>:
 80076f0:	b510      	push	{r4, lr}
 80076f2:	460c      	mov	r4, r1
 80076f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076f8:	f000 f922 	bl	8007940 <_read_r>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	bfab      	itete	ge
 8007700:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007702:	89a3      	ldrhlt	r3, [r4, #12]
 8007704:	181b      	addge	r3, r3, r0
 8007706:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800770a:	bfac      	ite	ge
 800770c:	6563      	strge	r3, [r4, #84]	; 0x54
 800770e:	81a3      	strhlt	r3, [r4, #12]
 8007710:	bd10      	pop	{r4, pc}

08007712 <__swrite>:
 8007712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007716:	461f      	mov	r7, r3
 8007718:	898b      	ldrh	r3, [r1, #12]
 800771a:	05db      	lsls	r3, r3, #23
 800771c:	4605      	mov	r5, r0
 800771e:	460c      	mov	r4, r1
 8007720:	4616      	mov	r6, r2
 8007722:	d505      	bpl.n	8007730 <__swrite+0x1e>
 8007724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007728:	2302      	movs	r3, #2
 800772a:	2200      	movs	r2, #0
 800772c:	f000 f898 	bl	8007860 <_lseek_r>
 8007730:	89a3      	ldrh	r3, [r4, #12]
 8007732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007736:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800773a:	81a3      	strh	r3, [r4, #12]
 800773c:	4632      	mov	r2, r6
 800773e:	463b      	mov	r3, r7
 8007740:	4628      	mov	r0, r5
 8007742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007746:	f000 b817 	b.w	8007778 <_write_r>

0800774a <__sseek>:
 800774a:	b510      	push	{r4, lr}
 800774c:	460c      	mov	r4, r1
 800774e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007752:	f000 f885 	bl	8007860 <_lseek_r>
 8007756:	1c43      	adds	r3, r0, #1
 8007758:	89a3      	ldrh	r3, [r4, #12]
 800775a:	bf15      	itete	ne
 800775c:	6560      	strne	r0, [r4, #84]	; 0x54
 800775e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007762:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007766:	81a3      	strheq	r3, [r4, #12]
 8007768:	bf18      	it	ne
 800776a:	81a3      	strhne	r3, [r4, #12]
 800776c:	bd10      	pop	{r4, pc}

0800776e <__sclose>:
 800776e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007772:	f000 b831 	b.w	80077d8 <_close_r>
	...

08007778 <_write_r>:
 8007778:	b538      	push	{r3, r4, r5, lr}
 800777a:	4d07      	ldr	r5, [pc, #28]	; (8007798 <_write_r+0x20>)
 800777c:	4604      	mov	r4, r0
 800777e:	4608      	mov	r0, r1
 8007780:	4611      	mov	r1, r2
 8007782:	2200      	movs	r2, #0
 8007784:	602a      	str	r2, [r5, #0]
 8007786:	461a      	mov	r2, r3
 8007788:	f7fa f8e9 	bl	800195e <_write>
 800778c:	1c43      	adds	r3, r0, #1
 800778e:	d102      	bne.n	8007796 <_write_r+0x1e>
 8007790:	682b      	ldr	r3, [r5, #0]
 8007792:	b103      	cbz	r3, 8007796 <_write_r+0x1e>
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	bd38      	pop	{r3, r4, r5, pc}
 8007798:	200003ac 	.word	0x200003ac

0800779c <__assert_func>:
 800779c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800779e:	4614      	mov	r4, r2
 80077a0:	461a      	mov	r2, r3
 80077a2:	4b09      	ldr	r3, [pc, #36]	; (80077c8 <__assert_func+0x2c>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4605      	mov	r5, r0
 80077a8:	68d8      	ldr	r0, [r3, #12]
 80077aa:	b14c      	cbz	r4, 80077c0 <__assert_func+0x24>
 80077ac:	4b07      	ldr	r3, [pc, #28]	; (80077cc <__assert_func+0x30>)
 80077ae:	9100      	str	r1, [sp, #0]
 80077b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077b4:	4906      	ldr	r1, [pc, #24]	; (80077d0 <__assert_func+0x34>)
 80077b6:	462b      	mov	r3, r5
 80077b8:	f000 f81e 	bl	80077f8 <fiprintf>
 80077bc:	f000 f8df 	bl	800797e <abort>
 80077c0:	4b04      	ldr	r3, [pc, #16]	; (80077d4 <__assert_func+0x38>)
 80077c2:	461c      	mov	r4, r3
 80077c4:	e7f3      	b.n	80077ae <__assert_func+0x12>
 80077c6:	bf00      	nop
 80077c8:	2000000c 	.word	0x2000000c
 80077cc:	08007f05 	.word	0x08007f05
 80077d0:	08007f12 	.word	0x08007f12
 80077d4:	08007f40 	.word	0x08007f40

080077d8 <_close_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	4d06      	ldr	r5, [pc, #24]	; (80077f4 <_close_r+0x1c>)
 80077dc:	2300      	movs	r3, #0
 80077de:	4604      	mov	r4, r0
 80077e0:	4608      	mov	r0, r1
 80077e2:	602b      	str	r3, [r5, #0]
 80077e4:	f7fa f8d7 	bl	8001996 <_close>
 80077e8:	1c43      	adds	r3, r0, #1
 80077ea:	d102      	bne.n	80077f2 <_close_r+0x1a>
 80077ec:	682b      	ldr	r3, [r5, #0]
 80077ee:	b103      	cbz	r3, 80077f2 <_close_r+0x1a>
 80077f0:	6023      	str	r3, [r4, #0]
 80077f2:	bd38      	pop	{r3, r4, r5, pc}
 80077f4:	200003ac 	.word	0x200003ac

080077f8 <fiprintf>:
 80077f8:	b40e      	push	{r1, r2, r3}
 80077fa:	b503      	push	{r0, r1, lr}
 80077fc:	4601      	mov	r1, r0
 80077fe:	ab03      	add	r3, sp, #12
 8007800:	4805      	ldr	r0, [pc, #20]	; (8007818 <fiprintf+0x20>)
 8007802:	f853 2b04 	ldr.w	r2, [r3], #4
 8007806:	6800      	ldr	r0, [r0, #0]
 8007808:	9301      	str	r3, [sp, #4]
 800780a:	f7ff fe31 	bl	8007470 <_vfiprintf_r>
 800780e:	b002      	add	sp, #8
 8007810:	f85d eb04 	ldr.w	lr, [sp], #4
 8007814:	b003      	add	sp, #12
 8007816:	4770      	bx	lr
 8007818:	2000000c 	.word	0x2000000c

0800781c <_fstat_r>:
 800781c:	b538      	push	{r3, r4, r5, lr}
 800781e:	4d07      	ldr	r5, [pc, #28]	; (800783c <_fstat_r+0x20>)
 8007820:	2300      	movs	r3, #0
 8007822:	4604      	mov	r4, r0
 8007824:	4608      	mov	r0, r1
 8007826:	4611      	mov	r1, r2
 8007828:	602b      	str	r3, [r5, #0]
 800782a:	f7fa f8c0 	bl	80019ae <_fstat>
 800782e:	1c43      	adds	r3, r0, #1
 8007830:	d102      	bne.n	8007838 <_fstat_r+0x1c>
 8007832:	682b      	ldr	r3, [r5, #0]
 8007834:	b103      	cbz	r3, 8007838 <_fstat_r+0x1c>
 8007836:	6023      	str	r3, [r4, #0]
 8007838:	bd38      	pop	{r3, r4, r5, pc}
 800783a:	bf00      	nop
 800783c:	200003ac 	.word	0x200003ac

08007840 <_isatty_r>:
 8007840:	b538      	push	{r3, r4, r5, lr}
 8007842:	4d06      	ldr	r5, [pc, #24]	; (800785c <_isatty_r+0x1c>)
 8007844:	2300      	movs	r3, #0
 8007846:	4604      	mov	r4, r0
 8007848:	4608      	mov	r0, r1
 800784a:	602b      	str	r3, [r5, #0]
 800784c:	f7fa f8bf 	bl	80019ce <_isatty>
 8007850:	1c43      	adds	r3, r0, #1
 8007852:	d102      	bne.n	800785a <_isatty_r+0x1a>
 8007854:	682b      	ldr	r3, [r5, #0]
 8007856:	b103      	cbz	r3, 800785a <_isatty_r+0x1a>
 8007858:	6023      	str	r3, [r4, #0]
 800785a:	bd38      	pop	{r3, r4, r5, pc}
 800785c:	200003ac 	.word	0x200003ac

08007860 <_lseek_r>:
 8007860:	b538      	push	{r3, r4, r5, lr}
 8007862:	4d07      	ldr	r5, [pc, #28]	; (8007880 <_lseek_r+0x20>)
 8007864:	4604      	mov	r4, r0
 8007866:	4608      	mov	r0, r1
 8007868:	4611      	mov	r1, r2
 800786a:	2200      	movs	r2, #0
 800786c:	602a      	str	r2, [r5, #0]
 800786e:	461a      	mov	r2, r3
 8007870:	f7fa f8b8 	bl	80019e4 <_lseek>
 8007874:	1c43      	adds	r3, r0, #1
 8007876:	d102      	bne.n	800787e <_lseek_r+0x1e>
 8007878:	682b      	ldr	r3, [r5, #0]
 800787a:	b103      	cbz	r3, 800787e <_lseek_r+0x1e>
 800787c:	6023      	str	r3, [r4, #0]
 800787e:	bd38      	pop	{r3, r4, r5, pc}
 8007880:	200003ac 	.word	0x200003ac

08007884 <__ascii_mbtowc>:
 8007884:	b082      	sub	sp, #8
 8007886:	b901      	cbnz	r1, 800788a <__ascii_mbtowc+0x6>
 8007888:	a901      	add	r1, sp, #4
 800788a:	b142      	cbz	r2, 800789e <__ascii_mbtowc+0x1a>
 800788c:	b14b      	cbz	r3, 80078a2 <__ascii_mbtowc+0x1e>
 800788e:	7813      	ldrb	r3, [r2, #0]
 8007890:	600b      	str	r3, [r1, #0]
 8007892:	7812      	ldrb	r2, [r2, #0]
 8007894:	1e10      	subs	r0, r2, #0
 8007896:	bf18      	it	ne
 8007898:	2001      	movne	r0, #1
 800789a:	b002      	add	sp, #8
 800789c:	4770      	bx	lr
 800789e:	4610      	mov	r0, r2
 80078a0:	e7fb      	b.n	800789a <__ascii_mbtowc+0x16>
 80078a2:	f06f 0001 	mvn.w	r0, #1
 80078a6:	e7f8      	b.n	800789a <__ascii_mbtowc+0x16>

080078a8 <memmove>:
 80078a8:	4288      	cmp	r0, r1
 80078aa:	b510      	push	{r4, lr}
 80078ac:	eb01 0402 	add.w	r4, r1, r2
 80078b0:	d902      	bls.n	80078b8 <memmove+0x10>
 80078b2:	4284      	cmp	r4, r0
 80078b4:	4623      	mov	r3, r4
 80078b6:	d807      	bhi.n	80078c8 <memmove+0x20>
 80078b8:	1e43      	subs	r3, r0, #1
 80078ba:	42a1      	cmp	r1, r4
 80078bc:	d008      	beq.n	80078d0 <memmove+0x28>
 80078be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078c6:	e7f8      	b.n	80078ba <memmove+0x12>
 80078c8:	4402      	add	r2, r0
 80078ca:	4601      	mov	r1, r0
 80078cc:	428a      	cmp	r2, r1
 80078ce:	d100      	bne.n	80078d2 <memmove+0x2a>
 80078d0:	bd10      	pop	{r4, pc}
 80078d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078da:	e7f7      	b.n	80078cc <memmove+0x24>

080078dc <__malloc_lock>:
 80078dc:	4801      	ldr	r0, [pc, #4]	; (80078e4 <__malloc_lock+0x8>)
 80078de:	f7fe bf8c 	b.w	80067fa <__retarget_lock_acquire_recursive>
 80078e2:	bf00      	nop
 80078e4:	200003a4 	.word	0x200003a4

080078e8 <__malloc_unlock>:
 80078e8:	4801      	ldr	r0, [pc, #4]	; (80078f0 <__malloc_unlock+0x8>)
 80078ea:	f7fe bf87 	b.w	80067fc <__retarget_lock_release_recursive>
 80078ee:	bf00      	nop
 80078f0:	200003a4 	.word	0x200003a4

080078f4 <_realloc_r>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	4607      	mov	r7, r0
 80078f8:	4614      	mov	r4, r2
 80078fa:	460e      	mov	r6, r1
 80078fc:	b921      	cbnz	r1, 8007908 <_realloc_r+0x14>
 80078fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007902:	4611      	mov	r1, r2
 8007904:	f7ff bbd4 	b.w	80070b0 <_malloc_r>
 8007908:	b922      	cbnz	r2, 8007914 <_realloc_r+0x20>
 800790a:	f7ff fb81 	bl	8007010 <_free_r>
 800790e:	4625      	mov	r5, r4
 8007910:	4628      	mov	r0, r5
 8007912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007914:	f000 f83a 	bl	800798c <_malloc_usable_size_r>
 8007918:	42a0      	cmp	r0, r4
 800791a:	d20f      	bcs.n	800793c <_realloc_r+0x48>
 800791c:	4621      	mov	r1, r4
 800791e:	4638      	mov	r0, r7
 8007920:	f7ff fbc6 	bl	80070b0 <_malloc_r>
 8007924:	4605      	mov	r5, r0
 8007926:	2800      	cmp	r0, #0
 8007928:	d0f2      	beq.n	8007910 <_realloc_r+0x1c>
 800792a:	4631      	mov	r1, r6
 800792c:	4622      	mov	r2, r4
 800792e:	f7fe ffd3 	bl	80068d8 <memcpy>
 8007932:	4631      	mov	r1, r6
 8007934:	4638      	mov	r0, r7
 8007936:	f7ff fb6b 	bl	8007010 <_free_r>
 800793a:	e7e9      	b.n	8007910 <_realloc_r+0x1c>
 800793c:	4635      	mov	r5, r6
 800793e:	e7e7      	b.n	8007910 <_realloc_r+0x1c>

08007940 <_read_r>:
 8007940:	b538      	push	{r3, r4, r5, lr}
 8007942:	4d07      	ldr	r5, [pc, #28]	; (8007960 <_read_r+0x20>)
 8007944:	4604      	mov	r4, r0
 8007946:	4608      	mov	r0, r1
 8007948:	4611      	mov	r1, r2
 800794a:	2200      	movs	r2, #0
 800794c:	602a      	str	r2, [r5, #0]
 800794e:	461a      	mov	r2, r3
 8007950:	f7f9 ffe8 	bl	8001924 <_read>
 8007954:	1c43      	adds	r3, r0, #1
 8007956:	d102      	bne.n	800795e <_read_r+0x1e>
 8007958:	682b      	ldr	r3, [r5, #0]
 800795a:	b103      	cbz	r3, 800795e <_read_r+0x1e>
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	bd38      	pop	{r3, r4, r5, pc}
 8007960:	200003ac 	.word	0x200003ac

08007964 <__ascii_wctomb>:
 8007964:	b149      	cbz	r1, 800797a <__ascii_wctomb+0x16>
 8007966:	2aff      	cmp	r2, #255	; 0xff
 8007968:	bf85      	ittet	hi
 800796a:	238a      	movhi	r3, #138	; 0x8a
 800796c:	6003      	strhi	r3, [r0, #0]
 800796e:	700a      	strbls	r2, [r1, #0]
 8007970:	f04f 30ff 	movhi.w	r0, #4294967295
 8007974:	bf98      	it	ls
 8007976:	2001      	movls	r0, #1
 8007978:	4770      	bx	lr
 800797a:	4608      	mov	r0, r1
 800797c:	4770      	bx	lr

0800797e <abort>:
 800797e:	b508      	push	{r3, lr}
 8007980:	2006      	movs	r0, #6
 8007982:	f000 f833 	bl	80079ec <raise>
 8007986:	2001      	movs	r0, #1
 8007988:	f7f9 ffc2 	bl	8001910 <_exit>

0800798c <_malloc_usable_size_r>:
 800798c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007990:	1f18      	subs	r0, r3, #4
 8007992:	2b00      	cmp	r3, #0
 8007994:	bfbc      	itt	lt
 8007996:	580b      	ldrlt	r3, [r1, r0]
 8007998:	18c0      	addlt	r0, r0, r3
 800799a:	4770      	bx	lr

0800799c <_raise_r>:
 800799c:	291f      	cmp	r1, #31
 800799e:	b538      	push	{r3, r4, r5, lr}
 80079a0:	4604      	mov	r4, r0
 80079a2:	460d      	mov	r5, r1
 80079a4:	d904      	bls.n	80079b0 <_raise_r+0x14>
 80079a6:	2316      	movs	r3, #22
 80079a8:	6003      	str	r3, [r0, #0]
 80079aa:	f04f 30ff 	mov.w	r0, #4294967295
 80079ae:	bd38      	pop	{r3, r4, r5, pc}
 80079b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80079b2:	b112      	cbz	r2, 80079ba <_raise_r+0x1e>
 80079b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079b8:	b94b      	cbnz	r3, 80079ce <_raise_r+0x32>
 80079ba:	4620      	mov	r0, r4
 80079bc:	f000 f830 	bl	8007a20 <_getpid_r>
 80079c0:	462a      	mov	r2, r5
 80079c2:	4601      	mov	r1, r0
 80079c4:	4620      	mov	r0, r4
 80079c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ca:	f000 b817 	b.w	80079fc <_kill_r>
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d00a      	beq.n	80079e8 <_raise_r+0x4c>
 80079d2:	1c59      	adds	r1, r3, #1
 80079d4:	d103      	bne.n	80079de <_raise_r+0x42>
 80079d6:	2316      	movs	r3, #22
 80079d8:	6003      	str	r3, [r0, #0]
 80079da:	2001      	movs	r0, #1
 80079dc:	e7e7      	b.n	80079ae <_raise_r+0x12>
 80079de:	2400      	movs	r4, #0
 80079e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80079e4:	4628      	mov	r0, r5
 80079e6:	4798      	blx	r3
 80079e8:	2000      	movs	r0, #0
 80079ea:	e7e0      	b.n	80079ae <_raise_r+0x12>

080079ec <raise>:
 80079ec:	4b02      	ldr	r3, [pc, #8]	; (80079f8 <raise+0xc>)
 80079ee:	4601      	mov	r1, r0
 80079f0:	6818      	ldr	r0, [r3, #0]
 80079f2:	f7ff bfd3 	b.w	800799c <_raise_r>
 80079f6:	bf00      	nop
 80079f8:	2000000c 	.word	0x2000000c

080079fc <_kill_r>:
 80079fc:	b538      	push	{r3, r4, r5, lr}
 80079fe:	4d07      	ldr	r5, [pc, #28]	; (8007a1c <_kill_r+0x20>)
 8007a00:	2300      	movs	r3, #0
 8007a02:	4604      	mov	r4, r0
 8007a04:	4608      	mov	r0, r1
 8007a06:	4611      	mov	r1, r2
 8007a08:	602b      	str	r3, [r5, #0]
 8007a0a:	f7f9 ff71 	bl	80018f0 <_kill>
 8007a0e:	1c43      	adds	r3, r0, #1
 8007a10:	d102      	bne.n	8007a18 <_kill_r+0x1c>
 8007a12:	682b      	ldr	r3, [r5, #0]
 8007a14:	b103      	cbz	r3, 8007a18 <_kill_r+0x1c>
 8007a16:	6023      	str	r3, [r4, #0]
 8007a18:	bd38      	pop	{r3, r4, r5, pc}
 8007a1a:	bf00      	nop
 8007a1c:	200003ac 	.word	0x200003ac

08007a20 <_getpid_r>:
 8007a20:	f7f9 bf5e 	b.w	80018e0 <_getpid>

08007a24 <_init>:
 8007a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a26:	bf00      	nop
 8007a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a2a:	bc08      	pop	{r3}
 8007a2c:	469e      	mov	lr, r3
 8007a2e:	4770      	bx	lr

08007a30 <_fini>:
 8007a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a32:	bf00      	nop
 8007a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a36:	bc08      	pop	{r3}
 8007a38:	469e      	mov	lr, r3
 8007a3a:	4770      	bx	lr
