{
  "name": "passthrough",
  "srcdir": "srcdir",
  "rundir": "passthrough",
  "input": {
    "name": "passthrough",
    "changed": false,
    "srcdir": "srcdir",
    "rundir": "passthrough",
    "params": {},
    "inputs": [
      {
        "type": "std.FileSet",
        "filetype": "verilogInclude",
        "basedir": "foo",
        "name": "",
        "src": "producer",
        "seq": 0,
        "files": [],
        "incdirs": [],
        "defines": [],
        "params": {}
      },
      {
        "type": "std.FileSet",
        "filetype": "simLib",
        "basedir": "bar",
        "name": "",
        "src": "producer",
        "seq": 1,
        "files": [],
        "incdirs": [],
        "defines": [],
        "params": {}
      }
    ],
    "memento": null
  },
  "needs": [
    "producer"
  ],
  "commands": [],
  "result": {
    "status": 0,
    "changed": true,
    "memento": null
  },
  "output": {
    "changed": true,
    "output": [],
    "dep_m": {
      "producer": [],
      "passthrough": [
        "producer"
      ]
    }
  },
  "consumes": "ConsumesE.All",
  "passthrough": "True"
}
