
;; Function pci_fixup_unassign (pci_fixup_unassign)[0:1046] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


pci_fixup_unassign

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 32{15d,17u,0e} in 7{7 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 133[10,1] 134[11,1] 135[12,1] 136[13,1] 137[14,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d4(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d8(bb 0 insn -1) }u3(26){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 137
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(5)
10, 11, 12, 13, 14
;; rd  kill	(5)
10, 11, 12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 133 { d10(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 133 { d10(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d11(bb 2 insn 6) }
;;      reg 135 { d12(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 9
;;      reg 133 { d10(bb 2 insn 2) }
;;      reg 136 { d13(bb 2 insn 8) }
;;   UD chains for insn luid 6 uid 11
;;      reg 133 { d10(bb 2 insn 2) }
;;      reg 137 { d14(bb 2 insn 10) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(11){ d4(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(14){ d7(bb 0 insn -1) }u16(25){ d8(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
Processing use of (reg 133 [ dev ]) in insn 9:
  Adding insn 2 to worklist
Processing use of (reg 136) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 134 [ <variable>.end ]) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 135 [ <variable>.start ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 133 [ dev ]) in insn 7:
Processing use of (reg 133 [ dev ]) in insn 6:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ dev ]) in insn 11:
Processing use of (reg 137) in insn 11:
  Adding insn 10 to worklist


pci_fixup_unassign

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 32{15d,17u,0e} in 7{7 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 133[10,1] 134[11,1] 135[12,1] 136[13,1] 137[14,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 137
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(5)
10, 11, 12, 13, 14
;; rd  kill	(5)
10, 11, 12, 13, 14

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:134 (set (reg/v/f:SI 133 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:135 (set (reg:SI 134 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:135 (set (reg:SI 135 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:135 (set (reg:SI 136)
        (minus:SI (reg:SI 134 [ <variable>.end ])
            (reg:SI 135 [ <variable>.start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 134 [ <variable>.end ])
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:135 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:136 (set (reg:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 0 2 arch/arm/kernel/bios32.c:136 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ dev ])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_dec21285 (pci_fixup_dec21285)[0:1047] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 10 (  1.7)


pci_fixup_dec21285

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,5u} r26={1d,4u} r165={2d,4u} r166={2d,3u} r167={1d,4u} r168={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r175={1d,3u} 
;;    total ref usage 64{22d,42u,0e} in 18{18 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,2] 25[10,1] 26[11,1] 165[12,2] 166[14,2] 167[16,1] 168[17,1] 169[18,1] 170[19,1] 171[20,1] 175[21,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d10(25){ }d11(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d4(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d10(bb 0 insn -1) }u3(26){ d11(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 167 168
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 167 168
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  gen 	(3)
9, 16, 17
;; rd  kill	(4)
8, 9, 16, 17
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 16, 17
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 38
;;      reg 167 { d16(bb 2 insn 34) }
;;   UD chains for insn luid 2 uid 39
;;      reg 168 { d17(bb 2 insn 38) }
;;   UD chains for insn luid 3 uid 40
;;      reg 24 { d9(bb 2 insn 39) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ d4(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(25){ d10(bb 0 insn -1) }u11(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 168
;; lr  def 	 165 166 169 170 171 175
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; live  gen 	 165 166 169 170 171 175
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 16, 17
;; rd  gen 	(6)
13, 14, 18, 19, 20, 21
;; rd  kill	(8)
12, 13, 14, 15, 18, 19, 20, 21
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 42
;;      reg 167 { d16(bb 2 insn 34) }
;;   UD chains for insn luid 1 uid 43
;;      reg 170 { d19(bb 3 insn 42) }
;;   UD chains for insn luid 2 uid 44
;;      reg 169 { d18(bb 3 insn 43) }
;;   UD chains for insn luid 3 uid 45
;;      reg 167 { d16(bb 2 insn 34) }
;;      reg 171 { d20(bb 3 insn 44) }
;;   UD chains for insn luid 4 uid 46
;;      reg 167 { d16(bb 2 insn 34) }
;;   UD chains for insn luid 5 uid 47
;;      reg 168 { d17(bb 2 insn 38) }
;;   UD chains for insn luid 6 uid 49
;;      reg 166 { d14(bb 3 insn 47) }

( 4 3 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ d4(bb 0 insn -1) }u21(13){ d6(bb 0 insn -1) }u22(25){ d10(bb 0 insn -1) }u23(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  def 	 24 [cc] 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 165 166
;; live  kill	
;; rd  in  	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(3)
8, 12, 15
;; rd  kill	(6)
8, 9, 12, 13, 14, 15
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 50
;;      reg 165 { d13(bb 3 insn 46) d12(bb 4 insn 56) }
;;      reg 175 { d21(bb 3 insn 49) }
;;   UD chains for insn luid 1 uid 52
;;      reg 165 { d13(bb 3 insn 46) d12(bb 4 insn 56) }
;;      reg 175 { d21(bb 3 insn 49) }
;;   UD chains for insn luid 2 uid 54
;;      reg 165 { d13(bb 3 insn 46) d12(bb 4 insn 56) }
;;      reg 175 { d21(bb 3 insn 49) }
;;   UD chains for insn luid 3 uid 55
;;      reg 166 { d15(bb 4 insn 55) d14(bb 3 insn 47) }
;;   UD chains for insn luid 4 uid 56
;;      reg 165 { d13(bb 3 insn 46) d12(bb 4 insn 56) }
;;   UD chains for insn luid 5 uid 58
;;      reg 166 { d15(bb 4 insn 55) }
;;   UD chains for insn luid 6 uid 59
;;      reg 24 { d8(bb 4 insn 58) }

( 4 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ d4(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(25){ d10(bb 0 insn -1) }u37(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u38(11){ d4(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(14){ d7(bb 0 insn -1) }u41(25){ d10(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 40 to worklist
  Adding insn 45 to worklist
  Adding insn 59 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
Finished finding needed instructions:
Processing use of (reg 165 [ ivtmp.375 ]) in insn 50:
  Adding insn 46 to worklist
  Adding insn 56 to worklist
Processing use of (reg 175) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 166 [ i ]) in insn 49:
  Adding insn 47 to worklist
Processing use of (reg 168 [ <variable>.devfn ]) in insn 47:
  Adding insn 38 to worklist
Processing use of (reg 167 [ dev ]) in insn 38:
  Adding insn 34 to worklist
Processing use of (reg 0 r0) in insn 34:
Processing use of (reg 165 [ ivtmp.375 ]) in insn 56:
Processing use of (reg 167 [ dev ]) in insn 46:
Processing use of (reg 165 [ ivtmp.375 ]) in insn 52:
Processing use of (reg 175) in insn 52:
Processing use of (reg 165 [ ivtmp.375 ]) in insn 54:
Processing use of (reg 175) in insn 54:
Processing use of (reg 24 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 166 [ i ]) in insn 58:
  Adding insn 55 to worklist
Processing use of (reg 166 [ i ]) in insn 55:
Processing use of (reg 167 [ dev ]) in insn 45:
Processing use of (reg 171) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 169) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 170 [ <variable>.class ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 167 [ dev ]) in insn 42:
Processing use of (reg 24 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 168 [ <variable>.devfn ]) in insn 39:


pci_fixup_dec21285

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,5u} r26={1d,4u} r165={2d,4u} r166={2d,3u} r167={1d,4u} r168={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r175={1d,3u} 
;;    total ref usage 64{22d,42u,0e} in 18{18 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,2] 25[10,1] 26[11,1] 165[12,2] 166[14,2] 167[16,1] 168[17,1] 169[18,1] 170[19,1] 171[20,1] 175[21,1] 
(note 33 0 36 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 167 168
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 167 168
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  gen 	(3)
9, 16, 17
;; rd  kill	(4)
8, 9, 16, 17

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 33 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 34 36 35 2 arch/arm/kernel/bios32.c:146 (set (reg/v/f:SI 167 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 35 34 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 35 39 2 arch/arm/kernel/bios32.c:149 (set (reg:SI 168 [ <variable>.devfn ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/kernel/bios32.c:149 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ <variable>.devfn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 2 arch/arm/kernel/bios32.c:149 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 16, 17


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 168
;; lr  def 	 165 166 169 170 171 175
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; live  gen 	 165 166 169 170 171 175
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 16, 17
;; rd  gen 	(6)
13, 14, 18, 19, 20, 21
;; rd  kill	(8)
12, 13, 14, 15, 18, 19, 20, 21

;; Pred edge  2 [61.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 170 [ <variable>.class ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 169)
        (and:SI (reg:SI 170 [ <variable>.class ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 170 [ <variable>.class ])
        (nil)))

(insn 44 43 45 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 171)
        (ior:SI (reg:SI 169)
            (const_int 393216 [0x60000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 45 44 46 3 arch/arm/kernel/bios32.c:151 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 46 45 47 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 165 [ ivtmp.375 ])
        (reg/v/f:SI 167 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 167 [ dev ])
        (nil)))

(insn 47 46 49 3 arch/arm/kernel/bios32.c:152 (set (reg/v:SI 166 [ i ])
        (reg:SI 168 [ <variable>.devfn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ <variable>.devfn ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 49 47 57 3 arch/arm/kernel/bios32.c:153 (set (reg:SI 175)
        (reg/v:SI 166 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  def 	 24 [cc] 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 165 166
;; live  kill	
;; rd  in  	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(3)
8, 12, 15
;; rd  kill	(6)
8, 9, 12, 13, 14, 15

;; Pred edge  4 [90.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 57 49 48 4 5 "" [1 uses])

(note 48 57 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 50 48 52 4 arch/arm/kernel/bios32.c:153 (set (mem/s/j:SI (plus:SI (reg:SI 165 [ ivtmp.375 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 52 50 54 4 arch/arm/kernel/bios32.c:154 (set (mem/s/j:SI (plus:SI (reg:SI 165 [ ivtmp.375 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 54 52 55 4 arch/arm/kernel/bios32.c:155 (set (mem/s/j:SI (plus:SI (reg:SI 165 [ ivtmp.375 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 55 54 56 4 arch/arm/kernel/bios32.c:152 discrim 2 (set (reg/v:SI 166 [ i ])
        (plus:SI (reg/v:SI 166 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 56 55 58 4 arch/arm/kernel/bios32.c:152 discrim 2 (set (reg:SI 165 [ ivtmp.375 ])
        (plus:SI (reg:SI 165 [ ivtmp.375 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 58 56 59 4 arch/arm/kernel/bios32.c:152 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 166 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 65 4 arch/arm/kernel/bios32.c:152 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9091 [0x2383])
            (nil))))
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21


;; Succ edge  4 [90.9%]  (dfs_back)
;; Succ edge  5 [9.1%]  (fallthru,loop_exit)

;; Start of basic block ( 4 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [9.1%]  (fallthru,loop_exit)
;; Pred edge  2 [39.0%] 
(code_label 65 59 68 5 6 "" [1 uses])

(note 68 65 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_ide_bases (pci_fixup_ide_bases)[0:1048] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 16 (    2)


pci_fixup_ide_bases

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={3d,3u} r25={1d,7u} r26={1d,6u} r133={2d,4u} r134={2d,2u} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 73{24d,48u,1e} in 19{19 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9, 10
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,3] 25[11,1] 26[12,1] 133[13,2] 134[15,2] 135[17,1] 136[18,1] 137[19,1] 138[20,1] 139[21,1] 140[22,1] 141[23,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d11(25){ }d12(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d4(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d11(bb 0 insn -1) }u3(26){ d12(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138 139 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138 139 140
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12
;; rd  gen 	(5)
10, 19, 20, 21, 22
;; rd  kill	(7)
8, 9, 10, 19, 20, 21, 22
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 19, 20, 21, 22
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 137 { d19(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 139 { d21(bb 2 insn 6) }
;;   UD chains for insn luid 4 uid 9
;;      reg 138 { d20(bb 2 insn 7) }
;;      reg 140 { d22(bb 2 insn 8) }
;;   eq_note reg 138 { }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { d10(bb 2 insn 9) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ d4(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(25){ d11(bb 0 insn -1) }u14(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 133 134
;; live  kill	
;; rd  in  	(15)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 19, 20, 21, 22
;; rd  gen 	(2)
14, 16
;; rd  kill	(4)
13, 14, 15, 16
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(17)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 14, 16, 19, 20, 21, 22
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 12
;;      reg 137 { d19(bb 2 insn 2) }

( 6 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ d4(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(25){ d11(bb 0 insn -1) }u19(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 136 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 136 141
;; live  kill	
;; rd  in  	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(3)
9, 18, 23
;; rd  kill	(5)
8, 9, 10, 18, 23
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; rd  out 	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 15
;;      reg 133 { d14(bb 3 insn 12) d13(bb 6 insn 26) }
;;   UD chains for insn luid 1 uid 16
;;      reg 136 { d18(bb 4 insn 15) }
;;   UD chains for insn luid 2 uid 17
;;      reg 141 { d23(bb 4 insn 16) }
;;   UD chains for insn luid 3 uid 18
;;      reg 24 { d9(bb 4 insn 17) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ d4(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(25){ d11(bb 0 insn -1) }u27(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; live  gen 	 135
;; live  kill	
;; rd  in  	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(1)
17
;; rd  kill	(1)
17
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 20
;;      reg 136 { d18(bb 4 insn 15) }
;;   UD chains for insn luid 1 uid 21
;;      reg 133 { d14(bb 3 insn 12) d13(bb 6 insn 26) }
;;      reg 135 { d17(bb 5 insn 20) }
;;   UD chains for insn luid 2 uid 22
;;      reg 133 { d14(bb 3 insn 12) d13(bb 6 insn 26) }
;;      reg 135 { d17(bb 5 insn 20) }

( 4 5 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ d4(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(25){ d11(bb 0 insn -1) }u36(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc] 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 133 134
;; live  kill	
;; rd  in  	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(3)
8, 13, 15
;; rd  kill	(7)
8, 9, 10, 13, 14, 15, 16
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 134 { d16(bb 3 insn 13) d15(bb 6 insn 25) }
;;   UD chains for insn luid 1 uid 26
;;      reg 133 { d14(bb 3 insn 12) d13(bb 6 insn 26) }
;;   UD chains for insn luid 2 uid 28
;;      reg 134 { d15(bb 6 insn 25) }
;;   UD chains for insn luid 3 uid 29
;;      reg 24 { d8(bb 6 insn 28) }

( 6 2 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ d4(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(25){ d11(bb 0 insn -1) }u44(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u45(11){ d4(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(14){ d7(bb 0 insn -1) }u48(25){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 18 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
Finished finding needed instructions:
Processing use of (reg 24 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 134 [ i ]) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 134 [ i ]) in insn 25:
  Adding insn 13 to worklist
Processing use of (reg 133 [ ivtmp.413 ]) in insn 21:
  Adding insn 12 to worklist
  Adding insn 26 to worklist
Processing use of (reg 135 [ D.18479 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 136 [ D.18475 ]) in insn 20:
  Adding insn 15 to worklist
Processing use of (reg 133 [ ivtmp.413 ]) in insn 15:
Processing use of (reg 133 [ ivtmp.413 ]) in insn 26:
Processing use of (reg 137 [ dev ]) in insn 12:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ ivtmp.413 ]) in insn 22:
Processing use of (reg 135 [ D.18479 ]) in insn 22:
Processing use of (reg 24 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 141) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 136 [ D.18475 ]) in insn 16:
Processing use of (reg 24 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 138) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 140) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 139 [ <variable>.class ]) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 137 [ dev ]) in insn 6:


pci_fixup_ide_bases

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={3d,3u} r25={1d,7u} r26={1d,6u} r133={2d,4u} r134={2d,2u} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 73{24d,48u,1e} in 19{19 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9, 10
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,3] 25[11,1] 26[12,1] 133[13,2] 134[15,2] 135[17,1] 136[18,1] 137[19,1] 138[20,1] 139[21,1] 140[22,1] 141[23,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138 139 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138 139 140
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12
;; rd  gen 	(5)
10, 19, 20, 21, 22
;; rd  kill	(7)
8, 9, 10, 19, 20, 21, 22

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:165 (set (reg/v/f:SI 137 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:169 (set (reg:SI 139 [ <variable>.class ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:169 (set (reg:SI 138)
        (lshiftrt:SI (reg:SI 139 [ <variable>.class ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 139 [ <variable>.class ])
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:169 (set (reg:SI 140)
        (const_int 257 [0x101])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:169 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (reg:SI 140))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 138)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 138)
                    (const_int 257 [0x101]))
                (nil)))))

(jump_insn 10 9 11 2 arch/arm/kernel/bios32.c:169 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil))))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 19, 20, 21, 22


;; Succ edge  7 [62.2%] 
;; Succ edge  3 [37.8%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 133 134
;; live  kill	
;; rd  in  	(15)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 19, 20, 21, 22
;; rd  gen 	(2)
14, 16
;; rd  kill	(4)
13, 14, 15, 16

;; Pred edge  2 [37.8%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/bios32.c:169 (set (reg:SI 133 [ ivtmp.413 ])
        (reg/v/f:SI 137 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
        (nil)))

(insn 13 12 27 3 arch/arm/kernel/bios32.c:169 (set (reg/v:SI 134 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(17)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 14, 16, 19, 20, 21, 22


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 6 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 136 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 136 141
;; live  kill	
;; rd  in  	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(3)
9, 18, 23
;; rd  kill	(5)
8, 9, 10, 18, 23

;; Pred edge  6 [90.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 27 13 14 4 12 "" [1 uses])

(note 14 27 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/bios32.c:174 (set (reg:SI 136 [ D.18475 ])
        (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 arch/arm/kernel/bios32.c:174 (set (reg:SI 141)
        (and:SI (reg:SI 136 [ D.18475 ])
            (const_int -129 [0xffffffffffffff7f]))) 67 {*arm_andsi3_insn} (nil))

(insn 17 16 18 4 arch/arm/kernel/bios32.c:174 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 884 [0x374]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(jump_insn 18 17 19 4 arch/arm/kernel/bios32.c:174 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; rd  out 	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; live  gen 	 135
;; live  kill	
;; rd  in  	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(1)
17
;; rd  kill	(1)
17

;; Pred edge  4 [28.0%]  (fallthru)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 5 arch/arm/kernel/bios32.c:175 (set (reg:SI 135 [ D.18479 ])
        (ior:SI (reg:SI 136 [ D.18475 ])
            (const_int 2 [0x2]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 136 [ D.18475 ])
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/bios32.c:175 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 135 [ D.18479 ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/bios32.c:176 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 135 [ D.18479 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18479 ])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc] 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 133 134
;; live  kill	
;; rd  in  	(22)
0, 1, 2, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(3)
8, 13, 15
;; rd  kill	(7)
8, 9, 10, 13, 14, 15, 16

;; Pred edge  4 [72.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 23 22 24 6 11 "" [1 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/kernel/bios32.c:172 (set (reg/v:SI 134 [ i ])
        (plus:SI (reg/v:SI 134 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 26 25 28 6 arch/arm/kernel/bios32.c:172 (set (reg:SI 133 [ ivtmp.413 ])
        (plus:SI (reg:SI 133 [ ivtmp.413 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 28 26 29 6 arch/arm/kernel/bios32.c:172 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 29 28 35 6 arch/arm/kernel/bios32.c:172 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9091 [0x2383])
            (nil))))
;; End of basic block 6 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  4 [90.9%]  (dfs_back)
;; Succ edge  7 [9.1%]  (fallthru,loop_exit)

;; Start of basic block ( 6 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [9.1%]  (fallthru,loop_exit)
;; Pred edge  2 [62.2%] 
(code_label 35 29 38 7 13 "" [1 uses])

(note 38 35 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_it8152 (pci_fixup_it8152)[0:1051] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 16 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 16 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 16 (  1.8)


pci_fixup_it8152

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,8u} r12={1d} r13={1d,8u} r14={1d,1u} r24={4d,4u} r25={1d,8u} r26={1d,7u} r133={2d,4u} r134={2d,3u} r135={1d,3u,1d} r136={1d,2u} r137={1d,1u} r138={1d,1u} r142={1d,3u} 
;;    total ref usage 78{23d,54u,1e} in 22{22 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9, 10, 11
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,4] 25[12,1] 26[13,1] 133[14,2] 134[16,2] 135[18,1] 136[19,1] 137[20,1] 138[21,1] 142[22,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d12(25){ }d13(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 12, 13
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 12, 13
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 12, 13

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d4(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d12(bb 0 insn -1) }u3(26){ d13(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 137
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 12, 13
;; rd  gen 	(4)
11, 18, 19, 20
;; rd  kill	(7)
8, 9, 10, 11, 18, 19, 20
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; rd  out 	(14)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 13, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 136 { d19(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 135 { d18(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 137 { d20(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 9
;;      reg 24 { d11(bb 2 insn 8) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ d4(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(25){ d12(bb 0 insn -1) }u12(26){ d13(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(14)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 13, 18, 19, 20
;; rd  gen 	(1)
10
;; rd  kill	(4)
8, 9, 10, 11
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; rd  out 	(14)
0, 1, 2, 3, 4, 5, 6, 7, 10, 12, 13, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 11
;;      reg 135 { d18(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 12
;;      reg 24 { d10(bb 3 insn 11) }

( 3 2 6 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ d4(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(25){ d12(bb 0 insn -1) }u18(26){ d13(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 133 134 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	 133 134 142
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 18, 19, 20, 21
;; rd  gen 	(3)
15, 17, 22
;; rd  kill	(5)
14, 15, 16, 17, 22
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 15
;;      reg 136 { d19(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 29
;;      reg 134 { d17(bb 4 insn 16) }

( 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ d4(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(25){ d12(bb 0 insn -1) }u24(26){ d13(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(14)
0, 1, 2, 3, 4, 5, 6, 7, 10, 12, 13, 18, 19, 20
;; rd  gen 	(2)
9, 21
;; rd  kill	(5)
8, 9, 10, 11, 21
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 22
;;      reg 135 { d18(bb 2 insn 6) }
;;      reg 138 { d21(bb 5 insn 21) }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 2 uid 23
;;      reg 24 { d9(bb 5 insn 22) }

( 5 )->[6]->( 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ d4(bb 0 insn -1) }u-1(13){ d6(bb 0 insn -1) }u-1(25){ d12(bb 0 insn -1) }u-1(26){ d13(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	
;; live  kill	
;; rd  in  	(15)
0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 18, 19, 20, 21
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }

( 7 4 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(11){ d4(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(25){ d12(bb 0 insn -1) }u32(26){ d13(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142
;; lr  def 	 24 [cc] 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  gen 	 24 [cc] 133 134
;; live  kill	
;; rd  in  	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;; rd  gen 	(3)
8, 14, 16
;; rd  kill	(8)
8, 9, 10, 11, 14, 15, 16, 17
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 12, 13, 14, 16, 18, 19, 20, 21, 22
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 30
;;      reg 133 { d15(bb 4 insn 15) d14(bb 7 insn 36) }
;;      reg 142 { d22(bb 4 insn 29) }
;;   UD chains for insn luid 1 uid 32
;;      reg 133 { d15(bb 4 insn 15) d14(bb 7 insn 36) }
;;      reg 142 { d22(bb 4 insn 29) }
;;   UD chains for insn luid 2 uid 34
;;      reg 133 { d15(bb 4 insn 15) d14(bb 7 insn 36) }
;;      reg 142 { d22(bb 4 insn 29) }
;;   UD chains for insn luid 3 uid 35
;;      reg 134 { d17(bb 4 insn 16) d16(bb 7 insn 35) }
;;   UD chains for insn luid 4 uid 36
;;      reg 133 { d15(bb 4 insn 15) d14(bb 7 insn 36) }
;;   UD chains for insn luid 5 uid 37
;;      reg 134 { d16(bb 7 insn 35) }
;;   UD chains for insn luid 6 uid 38
;;      reg 24 { d8(bb 7 insn 37) }

( 7 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(11){ d4(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(25){ d12(bb 0 insn -1) }u46(26){ d13(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20, 21, 22
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20, 21, 22
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }
;;   reg 26 { d13(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u47(11){ d4(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(14){ d7(bb 0 insn -1) }u50(25){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20, 21, 22
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20, 21, 22
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d12(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 51 to worklist
  Adding insn 23 to worklist
  Adding insn 54 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
Processing use of (reg 133 [ ivtmp.446 ]) in insn 30:
  Adding insn 15 to worklist
  Adding insn 36 to worklist
Processing use of (reg 142) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 134 [ i ]) in insn 29:
  Adding insn 16 to worklist
Processing use of (reg 133 [ ivtmp.446 ]) in insn 36:
Processing use of (reg 136 [ dev ]) in insn 15:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ ivtmp.446 ]) in insn 32:
Processing use of (reg 142) in insn 32:
Processing use of (reg 133 [ ivtmp.446 ]) in insn 34:
Processing use of (reg 142) in insn 34:
Processing use of (reg 24 cc) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 134 [ i ]) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 134 [ i ]) in insn 35:
Processing use of (reg 24 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 135 [ D.18514 ]) in insn 22:
  Adding insn 6 to worklist
Processing use of (reg 138) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 136 [ dev ]) in insn 6:
Processing use of (reg 24 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 135 [ D.18514 ]) in insn 11:
Processing use of (reg 24 cc) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 137) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 135 [ D.18514 ]) in insn 7:


pci_fixup_it8152

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,8u} r12={1d} r13={1d,8u} r14={1d,1u} r24={4d,4u} r25={1d,8u} r26={1d,7u} r133={2d,4u} r134={2d,3u} r135={1d,3u,1d} r136={1d,2u} r137={1d,1u} r138={1d,1u} r142={1d,3u} 
;;    total ref usage 78{23d,54u,1e} in 22{22 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9, 10, 11
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,4] 25[12,1] 26[13,1] 133[14,2] 134[16,2] 135[18,1] 136[19,1] 137[20,1] 138[21,1] 142[22,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 137
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 12, 13
;; rd  gen 	(4)
11, 18, 19, 20
;; rd  kill	(7)
8, 9, 10, 11, 18, 19, 20

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:258 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:262 (set (reg:SI 135 [ D.18514 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:262 (set (reg:SI 137)
        (lshiftrt:SI (reg:SI 135 [ D.18514 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 1536 [0x600]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(jump_insn 9 8 10 2 arch/arm/kernel/bios32.c:262 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; rd  out 	(14)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 13, 18, 19, 20


;; Succ edge  4 [28.0%] 
;; Succ edge  3 [72.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(14)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 13, 18, 19, 20
;; rd  gen 	(1)
10
;; rd  kill	(4)
8, 9, 10, 11

;; Pred edge  2 [72.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/bios32.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.18514 ])
            (const_int 425984 [0x68000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 3 arch/arm/kernel/bios32.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; rd  out 	(14)
0, 1, 2, 3, 4, 5, 6, 7, 10, 12, 13, 18, 19, 20


;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 3 2 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 133 134 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	 133 134 142
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 18, 19, 20, 21
;; rd  gen 	(3)
15, 17, 22
;; rd  kill	(5)
14, 15, 16, 17, 22

;; Pred edge  3 [28.0%]  (fallthru)
;; Pred edge  2 [28.0%] 
;; Pred edge  6 [100.0%] 
(code_label 13 12 14 4 16 "" [2 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/bios32.c:262 discrim 1 (set (reg:SI 133 [ ivtmp.446 ])
        (reg/v/f:SI 136 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ dev ])
        (nil)))

(insn 16 15 29 4 arch/arm/kernel/bios32.c:262 discrim 1 (set (reg/v:SI 134 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 29 16 51 4 arch/arm/kernel/bios32.c:266 (set (reg:SI 142)
        (reg/v:SI 134 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 51 29 52 4 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22


;; Succ edge  7 [100.0%] 

(barrier 52 51 19)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(14)
0, 1, 2, 3, 4, 5, 6, 7, 10, 12, 13, 18, 19, 20
;; rd  gen 	(2)
9, 21
;; rd  kill	(5)
8, 9, 10, 11, 21

;; Pred edge  3 [72.0%] 
(code_label 19 52 20 5 17 "" [1 uses])

(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 arch/arm/kernel/bios32.c:262 discrim 2 (set (reg:SI 138)
        (const_int 524547 [0x80103])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/bios32.c:262 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.18514 ])
            (reg:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 135 [ D.18514 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 135 [ D.18514 ])
                    (const_int 524547 [0x80103]))
                (nil)))))

(jump_insn 23 22 53 5 arch/arm/kernel/bios32.c:262 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 18, 19, 20, 21


;; Succ edge  6 [37.8%]  (fallthru)
;; Succ edge  8 [62.2%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	
;; live  kill	
;; rd  in  	(15)
0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 18, 19, 20, 21
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  5 [37.8%]  (fallthru)
(note 53 23 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 54 53 55 6 (set (pc)
        (label_ref 13)) -1 (nil))
;; End of basic block 6 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 18, 19, 20, 21


;; Succ edge  4 [100.0%] 

(barrier 55 54 27)

;; Start of basic block ( 7 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142
;; lr  def 	 24 [cc] 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  gen 	 24 [cc] 133 134
;; live  kill	
;; rd  in  	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;; rd  gen 	(3)
8, 14, 16
;; rd  kill	(8)
8, 9, 10, 11, 14, 15, 16, 17

;; Pred edge  7 [91.7%]  (dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 27 55 28 7 18 "" [2 uses])

(note 28 27 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 28 32 7 arch/arm/kernel/bios32.c:266 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.446 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 32 30 34 7 arch/arm/kernel/bios32.c:267 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.446 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 34 32 35 7 arch/arm/kernel/bios32.c:268 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.446 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 35 34 36 7 arch/arm/kernel/bios32.c:265 discrim 2 (set (reg/v:SI 134 [ i ])
        (plus:SI (reg/v:SI 134 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 7 arch/arm/kernel/bios32.c:265 discrim 2 (set (reg:SI 133 [ ivtmp.446 ])
        (plus:SI (reg:SI 133 [ ivtmp.446 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 37 36 38 7 arch/arm/kernel/bios32.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 44 7 arch/arm/kernel/bios32.c:265 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 7 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 12, 13, 14, 16, 18, 19, 20, 21, 22


;; Succ edge  7 [91.7%]  (dfs_back)
;; Succ edge  8 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 7 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20, 21, 22
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  7 [8.3%]  (fallthru,loop_exit)
;; Pred edge  5 [62.2%] 
(code_label 44 38 47 8 20 "" [1 uses])

(note 47 44 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20, 21, 22


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_resource_to_bus (pcibios_resource_to_bus)[0:1057]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)


pcibios_resource_to_bus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r133={3d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,2u} r138={1d,3u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 78{26d,52u,0e} in 21{21 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,2] 25[10,1] 26[11,1] 133[12,3] 134[15,1] 135[16,1] 136[17,1] 137[18,1] 138[19,1] 139[20,1] 140[21,1] 141[22,1] 142[23,1] 143[24,1] 144[25,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d10(25){ }d11(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d4(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d10(bb 0 insn -1) }u3(26){ d11(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  gen 	(7)
9, 15, 16, 17, 18, 19, 20
;; rd  kill	(8)
8, 9, 15, 16, 17, 18, 19, 20
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; rd  out 	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 136 { d17(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 9
;;      reg 138 { d19(bb 2 insn 4) }
;;   UD chains for insn luid 5 uid 10
;;      reg 135 { d16(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 139 { d20(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 24 { d9(bb 2 insn 11) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ d4(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(25){ d10(bb 0 insn -1) }u15(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
12
;; rd  kill	(3)
12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 14
;;      reg 139 { d20(bb 2 insn 10) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ d4(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(25){ d10(bb 0 insn -1) }u20(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
14
;; rd  kill	(3)
12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 19
;;      reg 134 { d15(bb 2 insn 8) }

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ d4(bb 0 insn -1) }u23(13){ d6(bb 0 insn -1) }u24(25){ d10(bb 0 insn -1) }u25(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(2)
8, 21
;; rd  kill	(3)
8, 9, 21
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 22
;;      reg 135 { d16(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 23
;;      reg 140 { d21(bb 5 insn 22) }
;;   UD chains for insn luid 2 uid 24
;;      reg 24 { d8(bb 5 insn 23) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ d4(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(25){ d10(bb 0 insn -1) }u32(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(1)
13
;; rd  kill	(3)
12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 26
;;      reg 134 { d15(bb 2 insn 8) }

( 5 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ d4(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(25){ d10(bb 0 insn -1) }u37(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138
;; lr  def 	 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 141 142 143 144
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(4)
22, 23, 24, 25
;; rd  kill	(4)
22, 23, 24, 25
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 29
;;      reg 138 { d19(bb 2 insn 4) }
;;   UD chains for insn luid 1 uid 30
;;      reg 133 { d14(bb 4 insn 19) d13(bb 6 insn 26) d12(bb 3 insn 14) }
;;      reg 141 { d22(bb 7 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 137 { d18(bb 2 insn 3) }
;;      reg 142 { d23(bb 7 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 138 { d19(bb 2 insn 4) }
;;   UD chains for insn luid 4 uid 33
;;      reg 133 { d14(bb 4 insn 19) d13(bb 6 insn 26) d12(bb 3 insn 14) }
;;      reg 143 { d24(bb 7 insn 32) }
;;   UD chains for insn luid 5 uid 34
;;      reg 137 { d18(bb 2 insn 3) }
;;      reg 144 { d25(bb 7 insn 33) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u48(11){ d4(bb 0 insn -1) }u49(13){ d6(bb 0 insn -1) }u50(14){ d7(bb 0 insn -1) }u51(25){ d10(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 42 to worklist
  Adding insn 24 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
Processing use of (reg 137 [ region ]) in insn 31:
  Adding insn 3 to worklist
Processing use of (reg 142) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 133 [ offset ]) in insn 30:
  Adding insn 19 to worklist
  Adding insn 26 to worklist
  Adding insn 14 to worklist
Processing use of (reg 141 [ <variable>.start ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 138 [ res ]) in insn 29:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 139) in insn 14:
  Adding insn 10 to worklist
Processing use of (reg 135 [ D.18655 ]) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 138 [ res ]) in insn 9:
Processing use of (reg 134 [ root ]) in insn 26:
  Adding insn 8 to worklist
Processing use of (reg 136 [ dev ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134 [ root ]) in insn 19:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 137 [ region ]) in insn 34:
Processing use of (reg 144) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 133 [ offset ]) in insn 33:
Processing use of (reg 143 [ <variable>.end ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 138 [ res ]) in insn 32:
Processing use of (reg 24 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 140) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 135 [ D.18655 ]) in insn 22:
Processing use of (reg 24 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 139) in insn 11:


pcibios_resource_to_bus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r133={3d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,2u} r138={1d,3u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 78{26d,52u,0e} in 21{21 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,2] 25[10,1] 26[11,1] 133[12,3] 134[15,1] 135[16,1] 136[17,1] 137[18,1] 138[19,1] 139[20,1] 140[21,1] 141[22,1] 142[23,1] 143[24,1] 144[25,1] 
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  gen 	(7)
9, 15, 16, 17, 18, 19, 20
;; rd  kill	(8)
8, 9, 15, 16, 17, 18, 19, 20

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/bios32.c:422 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:422 (set (reg/v/f:SI 137 [ region ])
        (reg:SI 1 r1 [ region ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ region ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:422 (set (reg/v/f:SI 138 [ res ])
        (reg:SI 2 r2 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ res ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/bios32.c:423 (set (reg/v/f:SI 134 [ root ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ dev ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:426 (set (reg:SI 135 [ D.18655 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:426 (set (reg:SI 139)
        (and:SI (reg:SI 135 [ D.18655 ])
            (const_int 256 [0x100]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/bios32.c:426 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/bios32.c:426 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; rd  out 	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
12
;; rd  kill	(3)
12, 13, 14

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 42 3 arch/arm/kernel/bios32.c:424 (set (reg/v:SI 133 [ offset ])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 42 14 43 3 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20


;; Succ edge  5 [100.0%] 

(barrier 43 42 17)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
14
;; rd  kill	(3)
12, 13, 14

;; Pred edge  2 [50.0%] 
(code_label 17 43 18 4 25 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/bios32.c:427 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 24 [0x18])) [0 <variable>.io_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(2)
8, 21
;; rd  kill	(3)
8, 9, 21

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 20 19 21 5 26 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/kernel/bios32.c:428 (set (reg:SI 140)
        (and:SI (reg:SI 135 [ D.18655 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18655 ])
        (nil)))

(insn 23 22 24 5 arch/arm/kernel/bios32.c:428 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(jump_insn 24 23 25 5 arch/arm/kernel/bios32.c:428 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(1)
13
;; rd  kill	(3)
12, 13, 14

;; Pred edge  5 [61.0%]  (fallthru)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 arch/arm/kernel/bios32.c:429 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ root ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 15, 16, 17, 18, 19, 20, 21


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138
;; lr  def 	 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 141 142 143 144
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(4)
22, 23, 24, 25
;; rd  kill	(4)
22, 23, 24, 25

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 27 26 28 7 27 "" [1 uses])

(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/bios32.c:431 (set (reg:SI 141 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 7 arch/arm/kernel/bios32.c:431 (set (reg:SI 142)
        (minus:SI (reg:SI 141 [ <variable>.start ])
            (reg/v:SI 133 [ offset ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.start ])
        (nil)))

(insn 31 30 32 7 arch/arm/kernel/bios32.c:431 (set (mem/s/j:SI (reg/v/f:SI 137 [ region ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 32 31 33 7 arch/arm/kernel/bios32.c:432 (set (reg:SI 143 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ res ])
        (nil)))

(insn 33 32 34 7 arch/arm/kernel/bios32.c:432 (set (reg:SI 144)
        (minus:SI (reg:SI 143 [ <variable>.end ])
            (reg/v:SI 133 [ offset ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.end ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ offset ])
            (nil))))

(insn 34 33 0 7 arch/arm/kernel/bios32.c:432 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ region ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ region ])
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_bus_to_resource (pcibios_bus_to_resource)[0:1058] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)


pcibios_bus_to_resource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r133={3d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,3u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 78{26d,52u,0e} in 21{21 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,2] 25[10,1] 26[11,1] 133[12,3] 134[15,1] 135[16,1] 136[17,1] 137[18,1] 138[19,1] 139[20,1] 140[21,1] 141[22,1] 142[23,1] 143[24,1] 144[25,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d10(25){ }d11(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d4(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d10(bb 0 insn -1) }u3(26){ d11(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  gen 	(7)
9, 15, 16, 17, 18, 19, 20
;; rd  kill	(8)
8, 9, 15, 16, 17, 18, 19, 20
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; rd  out 	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 136 { d17(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 9
;;      reg 137 { d18(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 10
;;      reg 135 { d16(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 139 { d20(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 24 { d9(bb 2 insn 11) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ d4(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(25){ d10(bb 0 insn -1) }u15(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
12
;; rd  kill	(3)
12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 14
;;      reg 139 { d20(bb 2 insn 10) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ d4(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(25){ d10(bb 0 insn -1) }u20(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
14
;; rd  kill	(3)
12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 19
;;      reg 134 { d15(bb 2 insn 8) }

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ d4(bb 0 insn -1) }u23(13){ d6(bb 0 insn -1) }u24(25){ d10(bb 0 insn -1) }u25(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(2)
8, 21
;; rd  kill	(3)
8, 9, 21
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 22
;;      reg 135 { d16(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 23
;;      reg 140 { d21(bb 5 insn 22) }
;;   UD chains for insn luid 2 uid 24
;;      reg 24 { d8(bb 5 insn 23) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ d4(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(25){ d10(bb 0 insn -1) }u32(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(1)
13
;; rd  kill	(3)
12, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 15, 16, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 26
;;      reg 134 { d15(bb 2 insn 8) }

( 5 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ d4(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(25){ d10(bb 0 insn -1) }u37(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138
;; lr  def 	 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 141 142 143 144
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(4)
22, 23, 24, 25
;; rd  kill	(4)
22, 23, 24, 25
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 29
;;      reg 138 { d19(bb 2 insn 4) }
;;   UD chains for insn luid 1 uid 30
;;      reg 133 { d14(bb 4 insn 19) d13(bb 6 insn 26) d12(bb 3 insn 14) }
;;      reg 141 { d22(bb 7 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 137 { d18(bb 2 insn 3) }
;;      reg 142 { d23(bb 7 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 138 { d19(bb 2 insn 4) }
;;   UD chains for insn luid 4 uid 33
;;      reg 133 { d14(bb 4 insn 19) d13(bb 6 insn 26) d12(bb 3 insn 14) }
;;      reg 143 { d24(bb 7 insn 32) }
;;   UD chains for insn luid 5 uid 34
;;      reg 137 { d18(bb 2 insn 3) }
;;      reg 144 { d25(bb 7 insn 33) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u48(11){ d4(bb 0 insn -1) }u49(13){ d6(bb 0 insn -1) }u50(14){ d7(bb 0 insn -1) }u51(25){ d10(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  UD chains for artificial uses
;;   reg 11 { d4(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 42 to worklist
  Adding insn 24 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
Processing use of (reg 137 [ res ]) in insn 31:
  Adding insn 3 to worklist
Processing use of (reg 142) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 133 [ offset ]) in insn 30:
  Adding insn 19 to worklist
  Adding insn 26 to worklist
  Adding insn 14 to worklist
Processing use of (reg 141 [ <variable>.start ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 138 [ region ]) in insn 29:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 139) in insn 14:
  Adding insn 10 to worklist
Processing use of (reg 135 [ D.18675 ]) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 137 [ res ]) in insn 9:
Processing use of (reg 134 [ root ]) in insn 26:
  Adding insn 8 to worklist
Processing use of (reg 136 [ dev ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134 [ root ]) in insn 19:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 137 [ res ]) in insn 34:
Processing use of (reg 144) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 133 [ offset ]) in insn 33:
Processing use of (reg 143 [ <variable>.end ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 138 [ region ]) in insn 32:
Processing use of (reg 24 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 140) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 135 [ D.18675 ]) in insn 22:
Processing use of (reg 24 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 139) in insn 11:


pcibios_bus_to_resource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r133={3d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,3u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 78{26d,52u,0e} in 21{21 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8, 9
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,2] 25[10,1] 26[11,1] 133[12,3] 134[15,1] 135[16,1] 136[17,1] 137[18,1] 138[19,1] 139[20,1] 140[21,1] 141[22,1] 142[23,1] 143[24,1] 144[25,1] 
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 10, 11
;; rd  gen 	(7)
9, 15, 16, 17, 18, 19, 20
;; rd  kill	(8)
8, 9, 15, 16, 17, 18, 19, 20

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/bios32.c:438 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:438 (set (reg/v/f:SI 137 [ res ])
        (reg:SI 1 r1 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ res ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:438 (set (reg/v/f:SI 138 [ region ])
        (reg:SI 2 r2 [ region ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ region ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/bios32.c:439 (set (reg/v/f:SI 134 [ root ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ dev ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:442 (set (reg:SI 135 [ D.18675 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:442 (set (reg:SI 139)
        (and:SI (reg:SI 135 [ D.18675 ])
            (const_int 256 [0x100]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/bios32.c:442 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/bios32.c:442 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; rd  out 	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
12
;; rd  kill	(3)
12, 13, 14

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 42 3 arch/arm/kernel/bios32.c:440 (set (reg/v:SI 133 [ offset ])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 42 14 43 3 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20


;; Succ edge  5 [100.0%] 

(barrier 43 42 17)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(17)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
14
;; rd  kill	(3)
12, 13, 14

;; Pred edge  2 [50.0%] 
(code_label 17 43 18 4 30 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/bios32.c:443 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 24 [0x18])) [0 <variable>.io_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(2)
8, 21
;; rd  kill	(3)
8, 9, 21

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 20 19 21 5 31 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/kernel/bios32.c:444 (set (reg:SI 140)
        (and:SI (reg:SI 135 [ D.18675 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18675 ])
        (nil)))

(insn 23 22 24 5 arch/arm/kernel/bios32.c:444 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(jump_insn 24 23 25 5 arch/arm/kernel/bios32.c:444 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; rd  out 	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; live  gen 	 133
;; live  kill	
;; rd  in  	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(1)
13
;; rd  kill	(3)
12, 13, 14

;; Pred edge  5 [61.0%]  (fallthru)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 arch/arm/kernel/bios32.c:445 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ root ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 15, 16, 17, 18, 19, 20, 21


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138
;; lr  def 	 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 141 142 143 144
;; live  kill	
;; rd  in  	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
;; rd  gen 	(4)
22, 23, 24, 25
;; rd  kill	(4)
22, 23, 24, 25

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 27 26 28 7 32 "" [1 uses])

(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/bios32.c:447 (set (reg:SI 141 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 138 [ region ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 7 arch/arm/kernel/bios32.c:447 (set (reg:SI 142)
        (plus:SI (reg/v:SI 133 [ offset ])
            (reg:SI 141 [ <variable>.start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.start ])
        (nil)))

(insn 31 30 32 7 arch/arm/kernel/bios32.c:447 (set (mem/s/j:SI (reg/v/f:SI 137 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 32 31 33 7 arch/arm/kernel/bios32.c:448 (set (reg:SI 143 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ region ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ region ])
        (nil)))

(insn 33 32 34 7 arch/arm/kernel/bios32.c:448 (set (reg:SI 144)
        (plus:SI (reg/v:SI 133 [ offset ])
            (reg:SI 143 [ <variable>.end ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.end ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ offset ])
            (nil))))

(insn 34 33 0 7 arch/arm/kernel/bios32.c:448 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ res ])
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_align_resource (pcibios_align_resource)[0:1064]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 10 (  1.7)


pcibios_align_resource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d} r3={1d,1u} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,5u} r26={1d,4u} r133={2d,3u,1d} r134={1d,1u} r135={1d,1u,1d} r138={1d,2u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 72{27d,43u,2e} in 20{20 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9, 10
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,2] 25[11,1] 26[12,1] 133[13,2] 134[15,1] 135[16,1] 138[17,1] 140[18,1] 141[19,1] 142[20,1] 143[21,1] 144[22,1] 145[23,1] 146[24,1] 147[25,1] 148[26,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(11){ }d6(12){ }d7(13){ }d8(14){ }d11(25){ }d12(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 11, 12
;; lr  out 	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d5(bb 0 insn -1) }u1(13){ d7(bb 0 insn -1) }u2(25){ d11(bb 0 insn -1) }u3(26){ d12(bb 0 insn -1) }}
;; lr  in  	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 138 140 141 142
;; live  in  	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 138 140 141 142
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12
;; rd  gen 	(6)
10, 14, 17, 18, 19, 20
;; rd  kill	(8)
9, 10, 13, 14, 17, 18, 19, 20
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; rd  out 	(16)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 3
;;      reg 1 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 5
;;      reg 3 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 9
;;      reg 138 { d17(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 10
;;      reg 138 { d17(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 11
;;      reg 142 { d20(bb 2 insn 10) }
;;   UD chains for insn luid 5 uid 12
;;      reg 141 { d19(bb 2 insn 11) }
;;   UD chains for insn luid 6 uid 13
;;      reg 24 { d10(bb 2 insn 12) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ d5(bb 0 insn -1) }u12(13){ d7(bb 0 insn -1) }u13(25){ d11(bb 0 insn -1) }u14(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 24 [cc] 143
;; live  kill	
;; rd  in  	(16)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 17, 18, 19, 20
;; rd  gen 	(2)
9, 21
;; rd  kill	(3)
9, 10, 21
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; rd  out 	(17)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 17, 18, 19, 20, 21
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 15
;;      reg 133 { d14(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 16
;;      reg 143 { d21(bb 3 insn 15) }
;;   UD chains for insn luid 2 uid 17
;;      reg 24 { d9(bb 3 insn 16) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ d5(bb 0 insn -1) }u19(13){ d7(bb 0 insn -1) }u20(25){ d11(bb 0 insn -1) }u21(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133 135 144 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 133 135 144 145
;; live  kill	
;; rd  in  	(17)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 17, 18, 19, 20, 21
;; rd  gen 	(4)
13, 16, 22, 23
;; rd  kill	(5)
13, 14, 16, 22, 23
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 16, 17, 18, 19, 20, 21, 22, 23
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 19
;;      reg 133 { d14(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 20
;;      reg 144 { d22(bb 4 insn 19) }
;;   eq_note reg 133 { }
;;   UD chains for insn luid 2 uid 21
;;      reg 135 { d16(bb 4 insn 20) }
;;   UD chains for insn luid 3 uid 22
;;      reg 145 { d23(bb 4 insn 21) }
;;   eq_note reg 135 { }

( 2 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ d5(bb 0 insn -1) }u29(13){ d7(bb 0 insn -1) }u30(25){ d11(bb 0 insn -1) }u31(26){ d12(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 0 [r0] 134 146 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 0 [r0] 134 146 147 148
;; live  kill	
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(5)
0, 15, 24, 25, 26
;; rd  kill	(6)
0, 1, 15, 24, 25, 26
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(26)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }
;;   reg 26 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 140 { d18(bb 2 insn 5) }
;;   UD chains for insn luid 1 uid 26
;;      reg 133 { d14(bb 2 insn 9) d13(bb 4 insn 22) }
;;      reg 146 { d24(bb 5 insn 25) }
;;   UD chains for insn luid 2 uid 27
;;      reg 140 { d18(bb 2 insn 5) }
;;   UD chains for insn luid 3 uid 28
;;      reg 134 { d15(bb 5 insn 26) }
;;      reg 148 { d26(bb 5 insn 27) }
;;   UD chains for insn luid 4 uid 33
;;      reg 147 { d25(bb 5 insn 28) }
;;   UD chains for insn luid 5 uid 39
;;      reg 0 { d0(bb 5 insn 33) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u40(0){ d0(bb 5 insn 33) }u41(11){ d5(bb 0 insn -1) }u42(13){ d7(bb 0 insn -1) }u43(14){ d8(bb 0 insn -1) }u44(25){ d11(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(26)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(26)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 5 insn 33) }
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 14 { d8(bb 0 insn -1) }
;;   reg 25 { d11(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 17 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
  Adding insn 33 to worklist
Processing use of (reg 147) in insn 33:
  Adding insn 28 to worklist
Processing use of (reg 134 [ D.18813 ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 148) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 140 [ align ]) in insn 27:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 133 [ start ]) in insn 26:
  Adding insn 9 to worklist
  Adding insn 22 to worklist
Processing use of (reg 146) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 140 [ align ]) in insn 25:
Processing use of (reg 145) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 135 [ D.18811 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 144) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 133 [ start ]) in insn 19:
Processing use of (reg 138 [ res ]) in insn 9:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 39:
Processing use of (reg 24 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 143) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 133 [ start ]) in insn 15:
Processing use of (reg 24 cc) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 141) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 142 [ <variable>.flags ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 138 [ res ]) in insn 10:


pcibios_align_resource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d} r3={1d,1u} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,5u} r26={1d,4u} r133={2d,3u,1d} r134={1d,1u} r135={1d,1u,1d} r138={1d,2u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 72{27d,43u,2e} in 20{20 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9, 10
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,2] 25[11,1] 26[12,1] 133[13,2] 134[15,1] 135[16,1] 138[17,1] 140[18,1] 141[19,1] 142[20,1] 143[21,1] 144[22,1] 145[23,1] 146[24,1] 147[25,1] 148[26,1] 
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 138 140 141 142
;; live  in  	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 138 140 141 142
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12
;; rd  gen 	(6)
10, 14, 17, 18, 19, 20
;; rd  kill	(8)
9, 10, 13, 14, 17, 18, 19, 20

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 7 5 2 arch/arm/kernel/bios32.c:604 (set (reg/v/f:SI 138 [ res ])
        (reg:SI 1 r1 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ res ])
        (nil)))

(insn 5 3 6 2 arch/arm/kernel/bios32.c:604 (set (reg/v:SI 140 [ align ])
        (reg:SI 3 r3 [ align ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ align ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/kernel/bios32.c:605 (set (reg/v:SI 133 [ start ])
        (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:607 (set (reg:SI 142 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ res ])
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/bios32.c:607 (set (reg:SI 141)
        (and:SI (reg:SI 142 [ <variable>.flags ])
            (const_int 256 [0x100]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.flags ])
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/bios32.c:607 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(jump_insn 13 12 14 2 arch/arm/kernel/bios32.c:607 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; rd  out 	(16)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 17, 18, 19, 20


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 24 [cc] 143
;; live  kill	
;; rd  in  	(16)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 17, 18, 19, 20
;; rd  gen 	(2)
9, 21
;; rd  kill	(3)
9, 10, 21

;; Pred edge  2 [61.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/kernel/bios32.c:607 discrim 1 (set (reg:SI 143)
        (and:SI (reg/v:SI 133 [ start ])
            (const_int 768 [0x300]))) 67 {*arm_andsi3_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:607 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(jump_insn 17 16 18 3 arch/arm/kernel/bios32.c:607 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; rd  out 	(17)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 17, 18, 19, 20, 21


;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133 135 144 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 133 135 144 145
;; live  kill	
;; rd  in  	(17)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 17, 18, 19, 20, 21
;; rd  gen 	(4)
13, 16, 22, 23
;; rd  kill	(5)
13, 14, 16, 22, 23

;; Pred edge  3 [61.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/bios32.c:608 (set (reg:SI 144)
        (plus:SI (reg/v:SI 133 [ start ])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ start ])
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/bios32.c:608 (set (reg:SI 135 [ D.18811 ])
        (plus:SI (reg:SI 144)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 133 [ start ])
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 21 20 22 4 arch/arm/kernel/bios32.c:608 (set (reg:SI 145)
        (and:SI (reg:SI 135 [ D.18811 ])
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18811 ])
        (nil)))

(insn 22 21 23 4 arch/arm/kernel/bios32.c:608 (set (reg/v:SI 133 [ start ])
        (and:SI (reg:SI 145)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ D.18811 ])
                (const_int -1024 [0xfffffffffffffc00]))
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 16, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 0 [r0] 134 146 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 0 [r0] 134 146 147 148
;; live  kill	
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(5)
0, 15, 24, 25, 26
;; rd  kill	(6)
0, 1, 15, 24, 25, 26

;; Pred edge  2 [39.0%] 
;; Pred edge  3 [39.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 22 24 5 35 "" [2 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/bios32.c:610 (set (reg:SI 146)
        (plus:SI (reg/v:SI 140 [ align ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 5 arch/arm/kernel/bios32.c:610 (set (reg:SI 134 [ D.18813 ])
        (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 133 [ start ])
            (nil))))

(insn 27 26 28 5 arch/arm/kernel/bios32.c:613 (set (reg:SI 148)
        (neg:SI (reg/v:SI 140 [ align ]))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg/v:SI 140 [ align ])
        (nil)))

(insn 28 27 33 5 arch/arm/kernel/bios32.c:613 (set (reg:SI 147)
        (and:SI (reg:SI 134 [ D.18813 ])
            (reg:SI 148))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 134 [ D.18813 ])
            (nil))))

(insn 33 28 39 5 arch/arm/kernel/bios32.c:613 (set (reg/i:SI 0 r0)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 39 33 0 5 arch/arm/kernel/bios32.c:613 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(26)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_dec21142 (pci_fixup_dec21142)[0:1049] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


pci_fixup_dec21142

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} 
;;    total ref usage 147{131d,16u,0e} in 6{5 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,3] 11[12,1] 12[13,2] 13[15,1] 14[16,1] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(3){ }d12(11){ }d14(12){ }d15(13){ }d16(14){ }d27(25){ }d28(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
2, 5, 8, 11, 12, 14, 15, 16, 27, 28
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 27, 28
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
2, 5, 8, 11, 12, 14, 15, 16, 27, 28

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(25){ d27(bb 0 insn -1) }u3(26){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133
;; live  kill	
;; rd  in  	(10)
2, 5, 8, 11, 12, 14, 15, 16, 27, 28
;; rd  gen 	(2)
0, 130
;; rd  kill	(4)
0, 1, 2, 130
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 5, 8, 11, 12, 14, 15, 16, 27, 28, 130
;;  UD chains for artificial uses
;;   reg 11 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 25 { d27(bb 0 insn -1) }
;;   reg 26 { d28(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 133 { d130(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 133 { d130(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 10
;;      reg 13 { d15(bb 0 insn -1) }
;;      reg 0 { d1(bb 2 insn 6) }
;;      reg 1 { d4(bb 2 insn 7) }
;;      reg 2 { d7(bb 2 insn 8) }
;;      reg 3 { d10(bb 2 insn 9) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(11){ d12(bb 0 insn -1) }u13(13){ d15(bb 0 insn -1) }u14(14){ d16(bb 0 insn -1) }u15(25){ d27(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(11)
0, 5, 8, 11, 12, 14, 15, 16, 27, 28, 130
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(11)
0, 5, 8, 11, 12, 14, 15, 16, 27, 28, 130
;;  UD chains for artificial uses
;;   reg 11 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 14 { d16(bb 0 insn -1) }
;;   reg 25 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 10:
Processing use of (reg 0 r0) in insn 10:
  Adding insn 6 to worklist
Processing use of (reg 1 r1) in insn 10:
  Adding insn 7 to worklist
Processing use of (reg 2 r2) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 3 r3) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 133 [ dev ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ dev ]) in insn 6:


pci_fixup_dec21142

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} 
;;    total ref usage 147{131d,16u,0e} in 6{5 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,3] 11[12,1] 12[13,2] 13[15,1] 14[16,1] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133
;; live  kill	
;; rd  in  	(10)
2, 5, 8, 11, 12, 14, 15, 16, 27, 28
;; rd  gen 	(2)
0, 130
;; rd  kill	(4)
0, 1, 2, 130

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:186 (set (reg/v/f:SI 133 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ dev ])
        (nil)))

(insn 8 7 9 2 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 10 9 11 2 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 5, 8, 11, 12, 14, 15, 16, 27, 28, 130


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 11 10 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_cy82c693 (pci_fixup_cy82c693)[0:1050] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 11 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


pci_fixup_cy82c693

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,8u} r1={15d,7u} r2={15d,7u} r3={15d,7u} r11={1d,6u} r12={8d} r13={1d,13u} r14={7d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={10d,4u} r25={1d,6u} r26={1d,5u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,2u} r137={1d,21u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,6u} r149={1d,1u} 
;;    total ref usage 975{871d,103u,1e} in 59{52 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858
0[0,15] 1[15,15] 2[30,15] 3[45,15] 11[60,1] 12[61,8] 13[69,1] 14[70,7] 15[77,7] 16[84,7] 17[91,7] 18[98,7] 19[105,7] 20[112,7] 21[119,7] 22[126,7] 23[133,7] 24[140,10] 25[150,1] 26[151,1] 27[152,7] 28[159,7] 29[166,7] 30[173,7] 31[180,7] 32[187,7] 33[194,7] 34[201,7] 35[208,7] 36[215,7] 37[222,7] 38[229,7] 39[236,7] 40[243,7] 41[250,7] 42[257,7] 43[264,7] 44[271,7] 45[278,7] 46[285,7] 47[292,7] 48[299,7] 49[306,7] 50[313,7] 51[320,7] 52[327,7] 53[334,7] 54[341,7] 55[348,7] 56[355,7] 57[362,7] 58[369,7] 59[376,7] 60[383,7] 61[390,7] 62[397,7] 63[404,7] 64[411,7] 65[418,7] 66[425,7] 67[432,7] 68[439,7] 69[446,7] 70[453,7] 71[460,7] 72[467,7] 73[474,7] 74[481,7] 75[488,7] 76[495,7] 77[502,7] 78[509,7] 79[516,7] 80[523,7] 81[530,7] 82[537,7] 83[544,7] 84[551,7] 85[558,7] 86[565,7] 87[572,7] 88[579,7] 89[586,7] 90[593,7] 91[600,7] 92[607,7] 93[614,7] 94[621,7] 95[628,7] 96[635,7] 97[642,7] 98[649,7] 99[656,7] 100[663,7] 101[670,7] 102[677,7] 103[684,7] 104[691,7] 105[698,7] 106[705,7] 107[712,7] 108[719,7] 109[726,7] 110[733,7] 111[740,7] 112[747,7] 113[754,7] 114[761,7] 115[768,7] 116[775,7] 117[782,7] 118[789,7] 119[796,7] 120[803,7] 121[810,7] 122[817,7] 123[824,7] 124[831,7] 125[838,7] 126[845,7] 127[852,7] 133[859,1] 134[860,1] 135[861,1] 136[862,1] 137[863,1] 138[864,1] 139[865,1] 140[866,1] 141[867,1] 142[868,1] 143[869,1] 149[870,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d14(0){ }d29(1){ }d44(2){ }d59(3){ }d60(11){ }d68(12){ }d69(13){ }d76(14){ }d150(25){ }d151(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
14, 29, 44, 59, 60, 68, 69, 76, 150, 151
;; rd  kill	(79)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 150, 151
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
14, 29, 44, 59, 60, 68, 69, 76, 150, 151

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d60(bb 0 insn -1) }u1(13){ d69(bb 0 insn -1) }u2(25){ d150(bb 0 insn -1) }u3(26){ d151(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138 139
;; live  kill	
;; rd  in  	(10)
14, 29, 44, 59, 60, 68, 69, 76, 150, 151
;; rd  gen 	(5)
149, 862, 863, 864, 865
;; rd  kill	(14)
140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 862, 863, 864, 865
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; rd  out 	(15)
14, 29, 44, 59, 60, 68, 69, 76, 149, 150, 151, 862, 863, 864, 865
;;  UD chains for artificial uses
;;   reg 11 { d60(bb 0 insn -1) }
;;   reg 13 { d69(bb 0 insn -1) }
;;   reg 25 { d150(bb 0 insn -1) }
;;   reg 26 { d151(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d14(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 136 { d862(bb 2 insn 6) }
;;   UD chains for insn luid 4 uid 9
;;      reg 138 { d864(bb 2 insn 7) }
;;      reg 139 { d865(bb 2 insn 8) }
;;   eq_note reg 138 { }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { d149(bb 2 insn 9) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ d60(bb 0 insn -1) }u12(13){ d69(bb 0 insn -1) }u13(25){ d150(bb 0 insn -1) }u14(26){ d151(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 140 141 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 140 141 142 143
;; live  kill	 14 [lr]
;; rd  in  	(15)
14, 29, 44, 59, 60, 68, 69, 76, 149, 150, 151, 862, 863, 864, 865
;; rd  gen 	(7)
10, 859, 860, 866, 867, 868, 869
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 70, 71, 72, 73, 74, 75, 76, 859, 860, 866, 867, 868, 869
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
10, 29, 44, 59, 60, 68, 69, 149, 150, 151, 859, 860, 862, 863, 864, 865, 866, 867, 868, 869
;;  UD chains for artificial uses
;;   reg 11 { d60(bb 0 insn -1) }
;;   reg 13 { d69(bb 0 insn -1) }
;;   reg 25 { d150(bb 0 insn -1) }
;;   reg 26 { d151(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 12
;;      reg 136 { d862(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 13
;;      reg 140 { d866(bb 3 insn 12) }
;;   UD chains for insn luid 2 uid 95
;;      reg 24 { d148(bb 3 insn 13) }
;;   UD chains for insn luid 3 uid 97
;;      reg 24 { d148(bb 3 insn 13) }
;;   UD chains for insn luid 4 uid 26
;;      reg 134 { d860(bb 3 insn 97) }
;;   UD chains for insn luid 5 uid 27
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 6 uid 28
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 8 uid 30
;;      reg 141 { d867(bb 3 insn 26) }
;;   UD chains for insn luid 9 uid 31
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d13(bb 3 insn 27) }
;;      reg 1 { d28(bb 3 insn 28) }
;;      reg 2 { d43(bb 3 insn 29) }
;;      reg 3 { d58(bb 3 insn 30) }
;;   UD chains for insn luid 10 uid 32
;;      reg 133 { d859(bb 3 insn 95) }
;;   UD chains for insn luid 11 uid 33
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 12 uid 34
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 14 uid 36
;;      reg 142 { d868(bb 3 insn 32) }
;;   UD chains for insn luid 15 uid 37
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d11(bb 3 insn 33) }
;;      reg 1 { d26(bb 3 insn 34) }
;;      reg 2 { d41(bb 3 insn 35) }
;;      reg 3 { d56(bb 3 insn 36) }
;;   UD chains for insn luid 17 uid 39
;;      reg 137 { d863(bb 2 insn 2) }
;;      reg 143 { d869(bb 3 insn 38) }
;;   UD chains for insn luid 18 uid 41
;;      reg 137 { d863(bb 2 insn 2) }
;;      reg 143 { d869(bb 3 insn 38) }
;;   UD chains for insn luid 19 uid 43
;;      reg 137 { d863(bb 2 insn 2) }
;;      reg 143 { d869(bb 3 insn 38) }
;;   UD chains for insn luid 20 uid 45
;;      reg 137 { d863(bb 2 insn 2) }
;;      reg 143 { d869(bb 3 insn 38) }
;;   UD chains for insn luid 21 uid 47
;;      reg 137 { d863(bb 2 insn 2) }
;;      reg 143 { d869(bb 3 insn 38) }
;;   UD chains for insn luid 22 uid 49
;;      reg 137 { d863(bb 2 insn 2) }
;;      reg 143 { d869(bb 3 insn 38) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ d60(bb 0 insn -1) }u50(13){ d69(bb 0 insn -1) }u51(25){ d150(bb 0 insn -1) }u52(26){ d151(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 135 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 24 [cc] 135 149
;; live  kill	
;; rd  in  	(15)
14, 29, 44, 59, 60, 68, 69, 76, 149, 150, 151, 862, 863, 864, 865
;; rd  gen 	(3)
145, 861, 870
;; rd  kill	(12)
140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 861, 870
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; rd  out 	(17)
14, 29, 44, 59, 60, 68, 69, 76, 145, 150, 151, 861, 862, 863, 864, 865, 870
;;  UD chains for artificial uses
;;   reg 11 { d60(bb 0 insn -1) }
;;   reg 13 { d69(bb 0 insn -1) }
;;   reg 25 { d150(bb 0 insn -1) }
;;   reg 26 { d151(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 54
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 55
;;      reg 135 { d861(bb 4 insn 54) }
;;   UD chains for insn luid 2 uid 56
;;      reg 149 { d870(bb 4 insn 55) }
;;   UD chains for insn luid 3 uid 57
;;      reg 24 { d145(bb 4 insn 56) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u57(11){ d60(bb 0 insn -1) }u58(13){ d69(bb 0 insn -1) }u59(25){ d150(bb 0 insn -1) }u60(26){ d151(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; rd  in  	(17)
14, 29, 44, 59, 60, 68, 69, 76, 145, 150, 151, 861, 862, 863, 864, 865, 870
;; rd  gen 	(1)
0
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 70, 71, 72, 73, 74, 75, 76
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 29, 44, 59, 60, 68, 69, 145, 150, 151, 861, 862, 863, 864, 865, 870
;;  UD chains for artificial uses
;;   reg 11 { d60(bb 0 insn -1) }
;;   reg 13 { d69(bb 0 insn -1) }
;;   reg 25 { d150(bb 0 insn -1) }
;;   reg 26 { d151(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 59
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 60
;;      reg 135 { d861(bb 4 insn 54) }
;;   UD chains for insn luid 4 uid 63
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d9(bb 5 insn 59) }
;;      reg 1 { d24(bb 5 insn 60) }
;;      reg 2 { d39(bb 5 insn 61) }
;;      reg 3 { d54(bb 5 insn 62) }
;;   UD chains for insn luid 5 uid 64
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 6 uid 65
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 9 uid 68
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d7(bb 5 insn 64) }
;;      reg 1 { d22(bb 5 insn 65) }
;;      reg 2 { d37(bb 5 insn 66) }
;;      reg 3 { d52(bb 5 insn 67) }
;;   UD chains for insn luid 10 uid 69
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 11 uid 70
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 14 uid 73
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d5(bb 5 insn 69) }
;;      reg 1 { d20(bb 5 insn 70) }
;;      reg 2 { d35(bb 5 insn 71) }
;;      reg 3 { d50(bb 5 insn 72) }
;;   UD chains for insn luid 15 uid 74
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 16 uid 75
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 19 uid 78
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d3(bb 5 insn 74) }
;;      reg 1 { d18(bb 5 insn 75) }
;;      reg 2 { d33(bb 5 insn 76) }
;;      reg 3 { d48(bb 5 insn 77) }
;;   UD chains for insn luid 20 uid 79
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 21 uid 80
;;      reg 137 { d863(bb 2 insn 2) }
;;   UD chains for insn luid 24 uid 83
;;      reg 13 { d69(bb 0 insn -1) }
;;      reg 0 { d1(bb 5 insn 79) }
;;      reg 1 { d16(bb 5 insn 80) }
;;      reg 2 { d31(bb 5 insn 81) }
;;      reg 3 { d46(bb 5 insn 82) }

( 4 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ d60(bb 0 insn -1) }u97(13){ d69(bb 0 insn -1) }u98(25){ d150(bb 0 insn -1) }u99(26){ d151(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(25)
10, 14, 29, 44, 59, 60, 68, 69, 76, 145, 149, 150, 151, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
10, 14, 29, 44, 59, 60, 68, 69, 76, 145, 149, 150, 151, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870
;;  UD chains for artificial uses
;;   reg 11 { d60(bb 0 insn -1) }
;;   reg 13 { d69(bb 0 insn -1) }
;;   reg 25 { d150(bb 0 insn -1) }
;;   reg 26 { d151(bb 0 insn -1) }

( 5 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u100(11){ d60(bb 0 insn -1) }u101(13){ d69(bb 0 insn -1) }u102(14){ d76(bb 0 insn -1) }u103(25){ d150(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(26)
0, 10, 14, 29, 44, 59, 60, 68, 69, 76, 145, 149, 150, 151, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(26)
0, 10, 14, 29, 44, 59, 60, 68, 69, 76, 145, 149, 150, 151, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870
;;  UD chains for artificial uses
;;   reg 11 { d60(bb 0 insn -1) }
;;   reg 13 { d69(bb 0 insn -1) }
;;   reg 14 { d76(bb 0 insn -1) }
;;   reg 25 { d150(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 98 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 57 to worklist
  Adding insn 83 to worklist
  Adding insn 78 to worklist
  Adding insn 73 to worklist
  Adding insn 68 to worklist
  Adding insn 63 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 63:
Processing use of (reg 0 r0) in insn 63:
  Adding insn 59 to worklist
Processing use of (reg 1 r1) in insn 63:
  Adding insn 60 to worklist
Processing use of (reg 2 r2) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 3 r3) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 135 [ D.18501 ]) in insn 60:
  Adding insn 54 to worklist
Processing use of (reg 137 [ dev ]) in insn 54:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 137 [ dev ]) in insn 59:
Processing use of (reg 13 sp) in insn 68:
Processing use of (reg 0 r0) in insn 68:
  Adding insn 64 to worklist
Processing use of (reg 1 r1) in insn 68:
  Adding insn 65 to worklist
Processing use of (reg 2 r2) in insn 68:
  Adding insn 66 to worklist
Processing use of (reg 3 r3) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 137 [ dev ]) in insn 65:
Processing use of (reg 137 [ dev ]) in insn 64:
Processing use of (reg 13 sp) in insn 73:
Processing use of (reg 0 r0) in insn 73:
  Adding insn 69 to worklist
Processing use of (reg 1 r1) in insn 73:
  Adding insn 70 to worklist
Processing use of (reg 2 r2) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 3 r3) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 137 [ dev ]) in insn 70:
Processing use of (reg 137 [ dev ]) in insn 69:
Processing use of (reg 13 sp) in insn 78:
Processing use of (reg 0 r0) in insn 78:
  Adding insn 74 to worklist
Processing use of (reg 1 r1) in insn 78:
  Adding insn 75 to worklist
Processing use of (reg 2 r2) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 3 r3) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 137 [ dev ]) in insn 75:
Processing use of (reg 137 [ dev ]) in insn 74:
Processing use of (reg 13 sp) in insn 83:
Processing use of (reg 0 r0) in insn 83:
  Adding insn 79 to worklist
Processing use of (reg 1 r1) in insn 83:
  Adding insn 80 to worklist
Processing use of (reg 2 r2) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 3 r3) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 137 [ dev ]) in insn 80:
Processing use of (reg 137 [ dev ]) in insn 79:
Processing use of (reg 24 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 149) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 135 [ D.18501 ]) in insn 55:
Processing use of (reg 13 sp) in insn 31:
Processing use of (reg 0 r0) in insn 31:
  Adding insn 27 to worklist
Processing use of (reg 1 r1) in insn 31:
  Adding insn 28 to worklist
Processing use of (reg 2 r2) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 3 r3) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 141) in insn 30:
  Adding insn 26 to worklist
Processing use of (reg 134 [ base0 ]) in insn 26:
  Adding insn 97 to worklist
Processing use of (reg 24 cc) in insn 97:
  Adding insn 13 to worklist
Processing use of (reg 140) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 136 [ D.18490 ]) in insn 12:
  Adding insn 6 to worklist
Processing use of (reg 137 [ dev ]) in insn 6:
Processing use of (reg 137 [ dev ]) in insn 28:
Processing use of (reg 137 [ dev ]) in insn 27:
Processing use of (reg 13 sp) in insn 37:
Processing use of (reg 0 r0) in insn 37:
  Adding insn 33 to worklist
Processing use of (reg 1 r1) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 2 r2) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 3 r3) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 142) in insn 36:
  Adding insn 32 to worklist
Processing use of (reg 133 [ base1 ]) in insn 32:
  Adding insn 95 to worklist
Processing use of (reg 24 cc) in insn 95:
Processing use of (reg 137 [ dev ]) in insn 34:
Processing use of (reg 137 [ dev ]) in insn 33:
Processing use of (reg 137 [ dev ]) in insn 39:
Processing use of (reg 143) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 137 [ dev ]) in insn 41:
Processing use of (reg 143) in insn 41:
Processing use of (reg 137 [ dev ]) in insn 43:
Processing use of (reg 143) in insn 43:
Processing use of (reg 137 [ dev ]) in insn 45:
Processing use of (reg 143) in insn 45:
Processing use of (reg 137 [ dev ]) in insn 47:
Processing use of (reg 143) in insn 47:
Processing use of (reg 137 [ dev ]) in insn 49:
Processing use of (reg 143) in insn 49:
Processing use of (reg 24 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 138) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 139) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 136 [ D.18490 ]) in insn 7:


pci_fixup_cy82c693

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,8u} r1={15d,7u} r2={15d,7u} r3={15d,7u} r11={1d,6u} r12={8d} r13={1d,13u} r14={7d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={10d,4u} r25={1d,6u} r26={1d,5u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,2u} r137={1d,21u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,6u} r149={1d,1u} 
;;    total ref usage 975{871d,103u,1e} in 59{52 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858
0[0,15] 1[15,15] 2[30,15] 3[45,15] 11[60,1] 12[61,8] 13[69,1] 14[70,7] 15[77,7] 16[84,7] 17[91,7] 18[98,7] 19[105,7] 20[112,7] 21[119,7] 22[126,7] 23[133,7] 24[140,10] 25[150,1] 26[151,1] 27[152,7] 28[159,7] 29[166,7] 30[173,7] 31[180,7] 32[187,7] 33[194,7] 34[201,7] 35[208,7] 36[215,7] 37[222,7] 38[229,7] 39[236,7] 40[243,7] 41[250,7] 42[257,7] 43[264,7] 44[271,7] 45[278,7] 46[285,7] 47[292,7] 48[299,7] 49[306,7] 50[313,7] 51[320,7] 52[327,7] 53[334,7] 54[341,7] 55[348,7] 56[355,7] 57[362,7] 58[369,7] 59[376,7] 60[383,7] 61[390,7] 62[397,7] 63[404,7] 64[411,7] 65[418,7] 66[425,7] 67[432,7] 68[439,7] 69[446,7] 70[453,7] 71[460,7] 72[467,7] 73[474,7] 74[481,7] 75[488,7] 76[495,7] 77[502,7] 78[509,7] 79[516,7] 80[523,7] 81[530,7] 82[537,7] 83[544,7] 84[551,7] 85[558,7] 86[565,7] 87[572,7] 88[579,7] 89[586,7] 90[593,7] 91[600,7] 92[607,7] 93[614,7] 94[621,7] 95[628,7] 96[635,7] 97[642,7] 98[649,7] 99[656,7] 100[663,7] 101[670,7] 102[677,7] 103[684,7] 104[691,7] 105[698,7] 106[705,7] 107[712,7] 108[719,7] 109[726,7] 110[733,7] 111[740,7] 112[747,7] 113[754,7] 114[761,7] 115[768,7] 116[775,7] 117[782,7] 118[789,7] 119[796,7] 120[803,7] 121[810,7] 122[817,7] 123[824,7] 124[831,7] 125[838,7] 126[845,7] 127[852,7] 133[859,1] 134[860,1] 135[861,1] 136[862,1] 137[863,1] 138[864,1] 139[865,1] 140[866,1] 141[867,1] 142[868,1] 143[869,1] 149[870,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138 139
;; live  kill	
;; rd  in  	(10)
14, 29, 44, 59, 60, 68, 69, 76, 150, 151
;; rd  gen 	(5)
149, 862, 863, 864, 865
;; rd  kill	(14)
140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 862, 863, 864, 865

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:208 (set (reg/v/f:SI 137 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:209 (set (reg:SI 136 [ D.18490 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:209 (set (reg:SI 138)
        (lshiftrt:SI (reg:SI 136 [ D.18490 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:209 (set (reg:SI 139)
        (const_int 257 [0x101])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:209 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (reg:SI 139))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 138)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 138)
                    (const_int 257 [0x101]))
                (nil)))))

(jump_insn 10 9 11 2 arch/arm/kernel/bios32.c:209 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; rd  out 	(15)
14, 29, 44, 59, 60, 68, 69, 76, 149, 150, 151, 862, 863, 864, 865


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 140 141 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 140 141 142 143
;; live  kill	 14 [lr]
;; rd  in  	(15)
14, 29, 44, 59, 60, 68, 69, 76, 149, 150, 151, 862, 863, 864, 865
;; rd  gen 	(7)
10, 859, 860, 866, 867, 868, 869
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 70, 71, 72, 73, 74, 75, 76, 859, 860, 866, 867, 868, 869

;; Pred edge  2 [28.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/bios32.c:212 (set (reg:SI 140)
        (and:SI (reg:SI 136 [ D.18490 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.18490 ])
        (nil)))

(insn 13 12 95 3 arch/arm/kernel/bios32.c:212 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(insn 95 13 97 3 arch/arm/kernel/bios32.c:217 (set (reg/v:SI 133 [ base1 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 1012 [0x3f4])
            (const_int 884 [0x374]))) 240 {*movsicc_insn} (nil))

(insn 97 95 26 3 arch/arm/kernel/bios32.c:217 (set (reg/v:SI 134 [ base0 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 496 [0x1f0])
            (const_int 368 [0x170]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 26 97 27 3 include/linux/pci.h:773 (set (reg:SI 141)
        (ior:SI (reg/v:SI 134 [ base0 ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 134 [ base0 ])
        (nil)))

(insn 27 26 28 3 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 3 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 3 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(call_insn 31 30 32 3 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 32 31 33 3 include/linux/pci.h:773 (set (reg:SI 142)
        (ior:SI (reg/v:SI 133 [ base1 ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ base1 ])
        (nil)))

(insn 33 32 34 3 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 3 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 3 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(call_insn 37 36 38 3 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 38 37 39 3 arch/arm/kernel/bios32.c:225 (set (reg:SI 143)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 41 3 arch/arm/kernel/bios32.c:225 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 41 39 43 3 arch/arm/kernel/bios32.c:226 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 43 41 45 3 arch/arm/kernel/bios32.c:227 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 45 43 47 3 arch/arm/kernel/bios32.c:229 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 492 [0x1ec])) [0 <variable>.start+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 47 45 49 3 arch/arm/kernel/bios32.c:230 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 496 [0x1f0])) [0 <variable>.end+0 S4 A64])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 49 47 98 3 arch/arm/kernel/bios32.c:231 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 504 [0x1f8])) [0 <variable>.flags+0 S4 A64])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 98 49 99 3 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
10, 29, 44, 59, 60, 68, 69, 149, 150, 151, 859, 860, 862, 863, 864, 865, 866, 867, 868, 869


;; Succ edge  6 [100.0%] 

(barrier 99 98 52)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 135 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 24 [cc] 135 149
;; live  kill	
;; rd  in  	(15)
14, 29, 44, 59, 60, 68, 69, 76, 149, 150, 151, 862, 863, 864, 865
;; rd  gen 	(3)
145, 861, 870
;; rd  kill	(12)
140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 861, 870

;; Pred edge  2 [72.0%] 
(code_label 52 99 53 4 40 "" [1 uses])

(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 4 arch/arm/kernel/bios32.c:232 (set (reg:SI 135 [ D.18501 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 4 arch/arm/kernel/bios32.c:232 (set (reg:SI 149)
        (and:SI (reg:SI 135 [ D.18501 ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 56 55 57 4 arch/arm/kernel/bios32.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(jump_insn 57 56 58 4 arch/arm/kernel/bios32.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; rd  out 	(17)
14, 29, 44, 59, 60, 68, 69, 76, 145, 150, 151, 861, 862, 863, 864, 865, 870


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; rd  in  	(17)
14, 29, 44, 59, 60, 68, 69, 76, 145, 150, 151, 861, 862, 863, 864, 865, 870
;; rd  gen 	(1)
0
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 70, 71, 72, 73, 74, 75, 76

;; Pred edge  4 [39.0%]  (fallthru)
(note 58 57 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (reg:SI 135 [ D.18501 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18501 ])
        (nil)))

(insn 61 60 62 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 75 [0x4b])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 14 [0xe])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 64 63 65 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 76 [0x4c])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(call_insn 68 67 69 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 69 68 70 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 77 [0x4d])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 65 [0x41])) 167 {*arm_movsi_insn} (nil))

(call_insn 73 72 74 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 74 73 75 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 68 [0x44])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 23 [0x17])) 167 {*arm_movsi_insn} (nil))

(call_insn 78 77 79 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 79 78 80 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
        (nil)))

(insn 81 80 82 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 69 [0x45])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 83 82 84 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 29, 44, 59, 60, 68, 69, 145, 150, 151, 861, 862, 863, 864, 865, 870


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 84 83 90)

;; Start of basic block ( 4 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(25)
10, 14, 29, 44, 59, 60, 68, 69, 76, 145, 149, 150, 151, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [61.0%] 
;; Pred edge  3 [100.0%] 
(code_label 90 84 93 6 44 "" [2 uses])

(note 93 90 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
10, 14, 29, 44, 59, 60, 68, 69, 76, 145, 149, 150, 151, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_83c553 (pci_fixup_83c553)[0:1045] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)


pci_fixup_83c553

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,10u} r1={20d,9u} r2={20d,9u} r3={20d,9u} r11={1d,4u} r12={11d} r13={1d,14u} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={11d,1u} r25={1d,4u} r26={1d,3u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r133={1d,2u} r136={1d,22u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r148={1d} 
;;    total ref usage 1326{1228d,98u,0e} in 63{53 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216
0[0,20] 1[20,20] 2[40,20] 3[60,20] 11[80,1] 12[81,11] 13[92,1] 14[93,11] 15[104,10] 16[114,10] 17[124,10] 18[134,10] 19[144,10] 20[154,10] 21[164,10] 22[174,10] 23[184,10] 24[194,11] 25[205,1] 26[206,1] 27[207,10] 28[217,10] 29[227,10] 30[237,10] 31[247,10] 32[257,10] 33[267,10] 34[277,10] 35[287,10] 36[297,10] 37[307,10] 38[317,10] 39[327,10] 40[337,10] 41[347,10] 42[357,10] 43[367,10] 44[377,10] 45[387,10] 46[397,10] 47[407,10] 48[417,10] 49[427,10] 50[437,10] 51[447,10] 52[457,10] 53[467,10] 54[477,10] 55[487,10] 56[497,10] 57[507,10] 58[517,10] 59[527,10] 60[537,10] 61[547,10] 62[557,10] 63[567,10] 64[577,10] 65[587,10] 66[597,10] 67[607,10] 68[617,10] 69[627,10] 70[637,10] 71[647,10] 72[657,10] 73[667,10] 74[677,10] 75[687,10] 76[697,10] 77[707,10] 78[717,10] 79[727,10] 80[737,10] 81[747,10] 82[757,10] 83[767,10] 84[777,10] 85[787,10] 86[797,10] 87[807,10] 88[817,10] 89[827,10] 90[837,10] 91[847,10] 92[857,10] 93[867,10] 94[877,10] 95[887,10] 96[897,10] 97[907,10] 98[917,10] 99[927,10] 100[937,10] 101[947,10] 102[957,10] 103[967,10] 104[977,10] 105[987,10] 106[997,10] 107[1007,10] 108[1017,10] 109[1027,10] 110[1037,10] 111[1047,10] 112[1057,10] 113[1067,10] 114[1077,10] 115[1087,10] 116[1097,10] 117[1107,10] 118[1117,10] 119[1127,10] 120[1137,10] 121[1147,10] 122[1157,10] 123[1167,10] 124[1177,10] 125[1187,10] 126[1197,10] 127[1207,10] 133[1217,1] 136[1218,1] 137[1219,1] 138[1220,1] 139[1221,1] 140[1222,1] 141[1223,1] 142[1224,1] 143[1225,1] 145[1226,1] 148[1227,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d19(0){ }d39(1){ }d59(2){ }d79(3){ }d80(11){ }d91(12){ }d92(13){ }d103(14){ }d205(25){ }d206(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
19, 39, 59, 79, 80, 91, 92, 103, 205, 206
;; rd  kill	(106)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 205, 206
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
19, 39, 59, 79, 80, 91, 92, 103, 205, 206

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d80(bb 0 insn -1) }u1(13){ d92(bb 0 insn -1) }u2(25){ d205(bb 0 insn -1) }u3(26){ d206(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 136 137 138 139 140 141
;; live  kill	 14 [lr]
;; rd  in  	(10)
19, 39, 59, 79, 80, 91, 92, 103, 205, 206
;; rd  gen 	(9)
1, 195, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; rd  kill	(49)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; rd  out 	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;;  UD chains for artificial uses
;;   reg 11 { d80(bb 0 insn -1) }
;;   reg 13 { d92(bb 0 insn -1) }
;;   reg 25 { d205(bb 0 insn -1) }
;;   reg 26 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 10
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d18(bb 2 insn 6) }
;;      reg 1 { d38(bb 2 insn 7) }
;;      reg 2 { d58(bb 2 insn 8) }
;;      reg 3 { d78(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 7 uid 12
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 10 uid 15
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d16(bb 2 insn 11) }
;;      reg 1 { d36(bb 2 insn 12) }
;;      reg 2 { d56(bb 2 insn 13) }
;;      reg 3 { d76(bb 2 insn 14) }
;;   UD chains for insn luid 11 uid 16
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 12 uid 17
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 13 uid 18
;;      reg 137 { d1219(bb 2 insn 16) }
;;      reg 138 { d1220(bb 2 insn 17) }
;;   UD chains for insn luid 14 uid 19
;;      reg 136 { d1218(bb 2 insn 2) }
;;      reg 139 { d1221(bb 2 insn 18) }
;;   UD chains for insn luid 16 uid 21
;;      reg 136 { d1218(bb 2 insn 2) }
;;      reg 140 { d1222(bb 2 insn 20) }
;;   UD chains for insn luid 17 uid 22
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 18 uid 23
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 21 uid 26
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d14(bb 2 insn 22) }
;;      reg 1 { d34(bb 2 insn 23) }
;;      reg 2 { d54(bb 2 insn 24) }
;;      reg 3 { d74(bb 2 insn 25) }
;;   UD chains for insn luid 22 uid 27
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 23 uid 28
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 26 uid 31
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d12(bb 2 insn 27) }
;;      reg 1 { d32(bb 2 insn 28) }
;;      reg 2 { d52(bb 2 insn 29) }
;;      reg 3 { d72(bb 2 insn 30) }
;;   UD chains for insn luid 27 uid 32
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 28 uid 33
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 31 uid 36
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d10(bb 2 insn 32) }
;;      reg 1 { d30(bb 2 insn 33) }
;;      reg 2 { d50(bb 2 insn 34) }
;;      reg 3 { d70(bb 2 insn 35) }
;;   UD chains for insn luid 32 uid 37
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 33 uid 38
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 36 uid 41
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d8(bb 2 insn 37) }
;;      reg 1 { d28(bb 2 insn 38) }
;;      reg 2 { d48(bb 2 insn 39) }
;;      reg 3 { d68(bb 2 insn 40) }
;;   UD chains for insn luid 37 uid 42
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 38 uid 43
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 41 uid 46
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d6(bb 2 insn 42) }
;;      reg 1 { d26(bb 2 insn 43) }
;;      reg 2 { d46(bb 2 insn 44) }
;;      reg 3 { d66(bb 2 insn 45) }
;;   UD chains for insn luid 42 uid 47
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 43 uid 48
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 45 uid 50
;;      reg 140 { d1222(bb 2 insn 20) }
;;   UD chains for insn luid 46 uid 51
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d4(bb 2 insn 47) }
;;      reg 1 { d24(bb 2 insn 48) }
;;      reg 2 { d44(bb 2 insn 49) }
;;      reg 3 { d60(bb 2 insn 50) }
;;   UD chains for insn luid 47 uid 52
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 48 uid 53
;;      reg 136 { d1218(bb 2 insn 2) }
;;   UD chains for insn luid 51 uid 56
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 0 { d2(bb 2 insn 52) }
;;      reg 1 { d22(bb 2 insn 53) }
;;      reg 2 { d42(bb 2 insn 54) }
;;      reg 3 { d63(bb 2 insn 55) }
;;   UD chains for insn luid 54 uid 59
;;      reg 141 { d1223(bb 2 insn 58) }
;;   UD chains for insn luid 55 uid 60
;;      reg 133 { d1217(bb 2 insn 59) }
;;   UD chains for insn luid 56 uid 61
;;      reg 24 { d195(bb 2 insn 60) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u80(11){ d80(bb 0 insn -1) }u81(13){ d92(bb 0 insn -1) }u82(25){ d205(bb 0 insn -1) }u83(26){ d206(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; rd  gen 	(0)

;; rd  kill	(11)
93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;;  UD chains for artificial uses
;;   reg 11 { d80(bb 0 insn -1) }
;;   reg 13 { d92(bb 0 insn -1) }
;;   reg 25 { d205(bb 0 insn -1) }
;;   reg 26 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 63
;;      reg 13 { d92(bb 0 insn -1) }
;;      reg 133 { d1217(bb 2 insn 59) }

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u86(11){ d80(bb 0 insn -1) }u87(13){ d92(bb 0 insn -1) }u88(25){ d205(bb 0 insn -1) }u89(26){ d206(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142 143 145 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 142 143 145 148
;; live  kill	
;; rd  in  	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; rd  gen 	(4)
1224, 1225, 1226, 1227
;; rd  kill	(4)
1224, 1225, 1226, 1227
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(21)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227
;;  UD chains for artificial uses
;;   reg 11 { d80(bb 0 insn -1) }
;;   reg 13 { d92(bb 0 insn -1) }
;;   reg 25 { d205(bb 0 insn -1) }
;;   reg 26 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 67
;;      reg 142 { d1224(bb 4 insn 66) }
;;   UD chains for insn luid 3 uid 72
;;      reg 143 { d1225(bb 4 insn 67) }
;;      reg 145 { d1226(bb 4 insn 70) }
;;   UD chains for insn luid 4 uid 73
;;      reg 143 { d1225(bb 4 insn 67) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u94(11){ d80(bb 0 insn -1) }u95(13){ d92(bb 0 insn -1) }u96(14){ }u97(25){ d205(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(21)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(21)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227
;;  UD chains for artificial uses
;;   reg 11 { d80(bb 0 insn -1) }
;;   reg 13 { d92(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d205(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 51 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 36 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 63 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
Processing use of (reg 143 [ tegra_pcie_io_base ]) in insn 72:
  Adding insn 67 to worklist
Processing use of (subreg (reg 145) 0) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 142) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 143 [ tegra_pcie_io_base ]) in insn 73:
Processing use of (reg 13 sp) in insn 63:
Processing use of (reg 133 [ D.19037 ]) in insn 63:
  Adding insn 59 to worklist
Processing use of (reg 141) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 13 sp) in insn 10:
Processing use of (reg 0 r0) in insn 10:
  Adding insn 6 to worklist
Processing use of (reg 1 r1) in insn 10:
  Adding insn 7 to worklist
Processing use of (reg 2 r2) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 3 r3) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 136 [ dev ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 136 [ dev ]) in insn 6:
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 15:
  Adding insn 12 to worklist
Processing use of (reg 2 r2) in insn 15:
  Adding insn 13 to worklist
Processing use of (reg 3 r3) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 136 [ dev ]) in insn 12:
Processing use of (reg 136 [ dev ]) in insn 11:
Processing use of (reg 136 [ dev ]) in insn 19:
Processing use of (reg 139) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 137 [ <variable>.end ]) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 138 [ <variable>.start ]) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 136 [ dev ]) in insn 17:
Processing use of (reg 136 [ dev ]) in insn 16:
Processing use of (reg 136 [ dev ]) in insn 21:
Processing use of (reg 140) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 22 to worklist
Processing use of (reg 1 r1) in insn 26:
  Adding insn 23 to worklist
Processing use of (reg 2 r2) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 3 r3) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 136 [ dev ]) in insn 23:
Processing use of (reg 136 [ dev ]) in insn 22:
Processing use of (reg 13 sp) in insn 31:
Processing use of (reg 0 r0) in insn 31:
  Adding insn 27 to worklist
Processing use of (reg 1 r1) in insn 31:
  Adding insn 28 to worklist
Processing use of (reg 2 r2) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 3 r3) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 136 [ dev ]) in insn 28:
Processing use of (reg 136 [ dev ]) in insn 27:
Processing use of (reg 13 sp) in insn 36:
Processing use of (reg 0 r0) in insn 36:
  Adding insn 32 to worklist
Processing use of (reg 1 r1) in insn 36:
  Adding insn 33 to worklist
Processing use of (reg 2 r2) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 3 r3) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 136 [ dev ]) in insn 33:
Processing use of (reg 136 [ dev ]) in insn 32:
Processing use of (reg 13 sp) in insn 41:
Processing use of (reg 0 r0) in insn 41:
  Adding insn 37 to worklist
Processing use of (reg 1 r1) in insn 41:
  Adding insn 38 to worklist
Processing use of (reg 2 r2) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 3 r3) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 136 [ dev ]) in insn 38:
Processing use of (reg 136 [ dev ]) in insn 37:
Processing use of (reg 13 sp) in insn 46:
Processing use of (reg 0 r0) in insn 46:
  Adding insn 42 to worklist
Processing use of (reg 1 r1) in insn 46:
  Adding insn 43 to worklist
Processing use of (reg 2 r2) in insn 46:
  Adding insn 44 to worklist
Processing use of (reg 3 r3) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 136 [ dev ]) in insn 43:
Processing use of (reg 136 [ dev ]) in insn 42:
Processing use of (reg 13 sp) in insn 51:
Processing use of (reg 0 r0) in insn 51:
  Adding insn 47 to worklist
Processing use of (reg 1 r1) in insn 51:
  Adding insn 48 to worklist
Processing use of (reg 2 r2) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 3 r3) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 140) in insn 50:
Processing use of (reg 136 [ dev ]) in insn 48:
Processing use of (reg 136 [ dev ]) in insn 47:
Processing use of (reg 13 sp) in insn 56:
Processing use of (reg 0 r0) in insn 56:
  Adding insn 52 to worklist
Processing use of (reg 1 r1) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 2 r2) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 3 r3) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 136 [ dev ]) in insn 53:
Processing use of (reg 136 [ dev ]) in insn 52:
Processing use of (reg 24 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 133 [ D.19037 ]) in insn 60:


pci_fixup_83c553

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,10u} r1={20d,9u} r2={20d,9u} r3={20d,9u} r11={1d,4u} r12={11d} r13={1d,14u} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={11d,1u} r25={1d,4u} r26={1d,3u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r133={1d,2u} r136={1d,22u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r148={1d} 
;;    total ref usage 1326{1228d,98u,0e} in 63{53 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216
0[0,20] 1[20,20] 2[40,20] 3[60,20] 11[80,1] 12[81,11] 13[92,1] 14[93,11] 15[104,10] 16[114,10] 17[124,10] 18[134,10] 19[144,10] 20[154,10] 21[164,10] 22[174,10] 23[184,10] 24[194,11] 25[205,1] 26[206,1] 27[207,10] 28[217,10] 29[227,10] 30[237,10] 31[247,10] 32[257,10] 33[267,10] 34[277,10] 35[287,10] 36[297,10] 37[307,10] 38[317,10] 39[327,10] 40[337,10] 41[347,10] 42[357,10] 43[367,10] 44[377,10] 45[387,10] 46[397,10] 47[407,10] 48[417,10] 49[427,10] 50[437,10] 51[447,10] 52[457,10] 53[467,10] 54[477,10] 55[487,10] 56[497,10] 57[507,10] 58[517,10] 59[527,10] 60[537,10] 61[547,10] 62[557,10] 63[567,10] 64[577,10] 65[587,10] 66[597,10] 67[607,10] 68[617,10] 69[627,10] 70[637,10] 71[647,10] 72[657,10] 73[667,10] 74[677,10] 75[687,10] 76[697,10] 77[707,10] 78[717,10] 79[727,10] 80[737,10] 81[747,10] 82[757,10] 83[767,10] 84[777,10] 85[787,10] 86[797,10] 87[807,10] 88[817,10] 89[827,10] 90[837,10] 91[847,10] 92[857,10] 93[867,10] 94[877,10] 95[887,10] 96[897,10] 97[907,10] 98[917,10] 99[927,10] 100[937,10] 101[947,10] 102[957,10] 103[967,10] 104[977,10] 105[987,10] 106[997,10] 107[1007,10] 108[1017,10] 109[1027,10] 110[1037,10] 111[1047,10] 112[1057,10] 113[1067,10] 114[1077,10] 115[1087,10] 116[1097,10] 117[1107,10] 118[1117,10] 119[1127,10] 120[1137,10] 121[1147,10] 122[1157,10] 123[1167,10] 124[1177,10] 125[1187,10] 126[1197,10] 127[1207,10] 133[1217,1] 136[1218,1] 137[1219,1] 138[1220,1] 139[1221,1] 140[1222,1] 141[1223,1] 142[1224,1] 143[1225,1] 145[1226,1] 148[1227,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 136 137 138 139 140 141
;; live  kill	 14 [lr]
;; rd  in  	(10)
19, 39, 59, 79, 80, 91, 92, 103, 205, 206
;; rd  gen 	(9)
1, 195, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; rd  kill	(49)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 1217, 1218, 1219, 1220, 1221, 1222, 1223

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:82 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 11 10 12 2 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 2 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 16 15 17 2 arch/arm/kernel/bios32.c:89 (set (reg:SI 137 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/bios32.c:89 (set (reg:SI 138 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/bios32.c:89 (set (reg:SI 139)
        (minus:SI (reg:SI 137 [ <variable>.end ])
            (reg:SI 138 [ <variable>.start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 137 [ <variable>.end ])
            (nil))))

(insn 19 18 20 2 arch/arm/kernel/bios32.c:89 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(insn 20 19 21 2 arch/arm/kernel/bios32.c:90 (set (reg:SI 140)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/bios32.c:90 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 21 23 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 72 [0x48])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 255 [0xff])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 27 26 28 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 66 [0x42])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 32 31 33 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 34 [0x22])) 167 {*arm_movsi_insn} (nil))

(call_insn 36 35 37 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 37 36 38 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 131 [0x83])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 42 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 42 41 43 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 128 [0x80])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 17 [0x11])) 167 {*arm_movsi_insn} (nil))

(call_insn 46 45 47 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 47 46 48 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 129 [0x81])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 51 50 52 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 52 51 53 2 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 2 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ dev ])
        (nil)))

(insn 54 53 55 2 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 68 [0x44])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (const_int 45056 [0xb000])) 167 {*arm_movsi_insn} (nil))

(call_insn 56 55 57 2 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 57 56 58 2 arch/arm/kernel/bios32.c:129 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8785836)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 58 57 59 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 141)
        (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 133 [ D.19037 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                        (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32])
            (nil))))

(insn 60 59 61 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19037 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; rd  out 	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223


;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; rd  gen 	(0)

;; rd  kill	(11)
93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103

;; Pred edge  2 [78.3%]  (fallthru)
(note 62 61 63 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 63 62 64 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:95 (parallel [
            (call (mem:SI (reg/f:SI 133 [ D.19037 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19037 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142 143 145 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 142 143 145 148
;; live  kill	
;; rd  in  	(17)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223
;; rd  gen 	(4)
1224, 1225, 1226, 1227
;; rd  kill	(4)
1224, 1225, 1226, 1227

;; Pred edge  2 [21.6%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 64 63 65 4 46 "" [1 uses])

(note 65 64 66 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 4 arch/arm/kernel/bios32.c:129 (set (reg/f:SI 142)
        (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>)) 167 {*arm_movsi_insn} (nil))

(insn 67 66 70 4 arch/arm/kernel/bios32.c:129 (set (reg/f:SI 143 [ tegra_pcie_io_base ])
        (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32])
            (nil))))

(insn 70 67 72 4 arch/arm/kernel/bios32.c:129 (set (reg:SI 145)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn 72 70 73 4 arch/arm/kernel/bios32.c:129 (set (mem/v:QI (plus:SI (reg/f:SI 143 [ tegra_pcie_io_base ])
                (const_int 1233 [0x4d1])) [0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (const_int 8 [0x8])
            (nil))))

(insn 73 72 0 4 arch/arm/kernel/bios32.c:129 (set (reg:SI 148)
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 143 [ tegra_pcie_io_base ])
                    (const_int 1233 [0x4d1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 143 [ tegra_pcie_io_base ])
        (expr_list:REG_UNUSED (reg:SI 148)
            (nil))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(21)
1, 39, 59, 79, 80, 91, 92, 195, 205, 206, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_mmap_page_range (pci_mmap_page_range)[0:1066]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)


pci_mmap_page_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,5u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,2u} r137={2d,1u} r138={1d,2u} r140={1d,1u} r141={1d,6u} r142={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={2d,2u} 
;;    total ref usage 214{153d,61u,0e} in 32{31 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
0[0,4] 1[4,3] 2[7,3] 3[10,3] 11[13,1] 12[14,2] 13[16,1] 14[17,2] 15[19,1] 16[20,1] 17[21,1] 18[22,1] 19[23,1] 20[24,1] 21[25,1] 22[26,1] 23[27,1] 24[28,3] 25[31,1] 26[32,1] 27[33,1] 28[34,1] 29[35,1] 30[36,1] 31[37,1] 32[38,1] 33[39,1] 34[40,1] 35[41,1] 36[42,1] 37[43,1] 38[44,1] 39[45,1] 40[46,1] 41[47,1] 42[48,1] 43[49,1] 44[50,1] 45[51,1] 46[52,1] 47[53,1] 48[54,1] 49[55,1] 50[56,1] 51[57,1] 52[58,1] 53[59,1] 54[60,1] 55[61,1] 56[62,1] 57[63,1] 58[64,1] 59[65,1] 60[66,1] 61[67,1] 62[68,1] 63[69,1] 64[70,1] 65[71,1] 66[72,1] 67[73,1] 68[74,1] 69[75,1] 70[76,1] 71[77,1] 72[78,1] 73[79,1] 74[80,1] 75[81,1] 76[82,1] 77[83,1] 78[84,1] 79[85,1] 80[86,1] 81[87,1] 82[88,1] 83[89,1] 84[90,1] 85[91,1] 86[92,1] 87[93,1] 88[94,1] 89[95,1] 90[96,1] 91[97,1] 92[98,1] 93[99,1] 94[100,1] 95[101,1] 96[102,1] 97[103,1] 98[104,1] 99[105,1] 100[106,1] 101[107,1] 102[108,1] 103[109,1] 104[110,1] 105[111,1] 106[112,1] 107[113,1] 108[114,1] 109[115,1] 110[116,1] 111[117,1] 112[118,1] 113[119,1] 114[120,1] 115[121,1] 116[122,1] 117[123,1] 118[124,1] 119[125,1] 120[126,1] 121[127,1] 122[128,1] 123[129,1] 124[130,1] 125[131,1] 126[132,1] 127[133,1] 133[134,1] 134[135,1] 135[136,1] 136[137,1] 137[138,2] 138[140,1] 140[141,1] 141[142,1] 142[143,1] 147[144,1] 148[145,1] 149[146,1] 151[147,1] 152[148,1] 153[149,1] 154[150,1] 156[151,2] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(11){ }d15(12){ }d16(13){ }d18(14){ }d31(25){ }d32(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
3, 6, 9, 12, 13, 15, 16, 18, 31, 32
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 31, 32
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
3, 6, 9, 12, 13, 15, 16, 18, 31, 32

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d13(bb 0 insn -1) }u1(13){ d16(bb 0 insn -1) }u2(25){ d31(bb 0 insn -1) }u3(26){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 140 141 142
;; live  kill	
;; rd  in  	(10)
3, 6, 9, 12, 13, 15, 16, 18, 31, 32
;; rd  gen 	(5)
30, 140, 141, 142, 143
;; rd  kill	(7)
28, 29, 30, 140, 141, 142, 143
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141
;; rd  out 	(15)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 140, 141, 142, 143
;;  UD chains for artificial uses
;;   reg 11 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 25 { d31(bb 0 insn -1) }
;;   reg 26 { d32(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d3(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d6(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 9
;;      reg 140 { d141(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 10
;;      reg 142 { d143(bb 2 insn 4) }
;;   UD chains for insn luid 5 uid 11
;;      reg 24 { d30(bb 2 insn 10) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ d13(bb 0 insn -1) }u11(13){ d16(bb 0 insn -1) }u12(25){ d31(bb 0 insn -1) }u13(26){ d32(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	
;; rd  in  	(15)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 140, 141, 142, 143
;; rd  gen 	(1)
139
;; rd  kill	(2)
138, 139
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; rd  out 	(16)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 139, 140, 141, 142, 143
;;  UD chains for artificial uses
;;   reg 11 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 25 { d31(bb 0 insn -1) }
;;   reg 26 { d32(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ d13(bb 0 insn -1) }u15(13){ d16(bb 0 insn -1) }u16(25){ d31(bb 0 insn -1) }u17(26){ d32(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 147 148 149 151 152 153 154 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 135 136 137 147 148 149 151 152 153 154 156
;; live  kill	 14 [lr]
;; rd  in  	(15)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 140, 141, 142, 143
;; rd  gen 	(15)
1, 28, 134, 135, 136, 137, 138, 144, 145, 146, 147, 148, 149, 150, 151
;; rd  kill	(24)
0, 1, 2, 3, 17, 18, 28, 29, 30, 134, 135, 136, 137, 138, 139, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; rd  out 	(27)
1, 6, 9, 12, 13, 15, 16, 28, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151
;;  UD chains for artificial uses
;;   reg 11 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 25 { d31(bb 0 insn -1) }
;;   reg 26 { d32(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 19
;;      reg 138 { d140(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 20
;;      reg 148 { d145(bb 4 insn 19) }
;;   UD chains for insn luid 2 uid 21
;;      reg 138 { d140(bb 2 insn 9) }
;;   UD chains for insn luid 3 uid 22
;;      reg 149 { d146(bb 4 insn 21) }
;;   UD chains for insn luid 4 uid 23
;;      reg 147 { d144(bb 4 insn 20) }
;;      reg 156 { d152(bb 4 insn 22) }
;;   UD chains for insn luid 5 uid 26
;;      reg 141 { d142(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 27
;;      reg 151 { d147(bb 4 insn 26) }
;;      reg 156 { d151(bb 4 insn 23) }
;;   UD chains for insn luid 7 uid 28
;;      reg 141 { d142(bb 2 insn 3) }
;;   UD chains for insn luid 8 uid 29
;;      reg 152 { d148(bb 4 insn 28) }
;;   UD chains for insn luid 9 uid 30
;;      reg 136 { d137(bb 4 insn 29) }
;;      reg 141 { d142(bb 2 insn 3) }
;;   UD chains for insn luid 10 uid 31
;;      reg 141 { d142(bb 2 insn 3) }
;;   UD chains for insn luid 11 uid 32
;;      reg 141 { d142(bb 2 insn 3) }
;;   UD chains for insn luid 12 uid 33
;;      reg 135 { d136(bb 4 insn 31) }
;;      reg 154 { d150(bb 4 insn 32) }
;;   UD chains for insn luid 13 uid 34
;;      reg 13 { d16(bb 0 insn -1) }
;;      reg 136 { d137(bb 4 insn 29) }
;;   UD chains for insn luid 14 uid 35
;;      reg 141 { d142(bb 2 insn 3) }
;;   UD chains for insn luid 15 uid 36
;;      reg 135 { d136(bb 4 insn 31) }
;;   UD chains for insn luid 16 uid 37
;;      reg 133 { d134(bb 4 insn 27) }
;;   UD chains for insn luid 17 uid 38
;;      reg 153 { d149(bb 4 insn 33) }
;;   UD chains for insn luid 18 uid 39
;;      reg 13 { d16(bb 0 insn -1) }
;;      reg 0 { d2(bb 4 insn 35) }
;;      reg 1 { d5(bb 4 insn 36) }
;;      reg 2 { d8(bb 4 insn 37) }
;;      reg 3 { d11(bb 4 insn 38) }
;;   UD chains for insn luid 19 uid 40
;;      reg 0 { d1(bb 4 insn 39) }
;;   UD chains for insn luid 20 uid 41
;;      reg 134 { d135(bb 4 insn 40) }
;;   UD chains for insn luid 21 uid 67
;;      reg 24 { d28(bb 4 insn 41) }
;;      reg 134 { d135(bb 4 insn 40) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(11){ d13(bb 0 insn -1) }u51(13){ d16(bb 0 insn -1) }u52(25){ d31(bb 0 insn -1) }u53(26){ d32(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(31)
1, 3, 6, 9, 12, 13, 15, 16, 18, 28, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151
;; rd  gen 	(1)
0
;; rd  kill	(4)
0, 1, 2, 3
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(30)
0, 6, 9, 12, 13, 15, 16, 18, 28, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151
;;  UD chains for artificial uses
;;   reg 11 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 25 { d31(bb 0 insn -1) }
;;   reg 26 { d32(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 56
;;      reg 137 { d139(bb 3 insn 13) d138(bb 4 insn 67) }
;;   UD chains for insn luid 1 uid 62
;;      reg 0 { d0(bb 5 insn 56) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u56(0){ d0(bb 5 insn 56) }u57(11){ d13(bb 0 insn -1) }u58(13){ d16(bb 0 insn -1) }u59(14){ d18(bb 0 insn -1) }u60(25){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(30)
0, 6, 9, 12, 13, 15, 16, 18, 28, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(30)
0, 6, 9, 12, 13, 15, 16, 18, 28, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 5 insn 56) }
;;   reg 11 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 14 { d18(bb 0 insn -1) }
;;   reg 25 { d31(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 68 to worklist
  Adding insn 39 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
  Adding insn 56 to worklist
Processing use of (reg 137 [ D.18874 ]) in insn 56:
  Adding insn 13 to worklist
  Adding insn 67 to worklist
Processing use of (reg 24 cc) in insn 67:
  Adding insn 41 to worklist
Processing use of (reg 134 [ D.18884 ]) in insn 67:
  Adding insn 40 to worklist
Processing use of (reg 0 r0) in insn 40:
Processing use of (reg 134 [ D.18884 ]) in insn 41:
Processing use of (reg 0 r0) in insn 62:
Processing use of (reg 136 [ D.18880 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 141 [ vma ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 152 [ <variable>.vm_page_prot ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 141 [ vma ]) in insn 28:
Processing use of (reg 13 sp) in insn 34:
Processing use of (reg 136 [ D.18880 ]) in insn 34:
Processing use of (reg 13 sp) in insn 39:
Processing use of (reg 0 r0) in insn 39:
  Adding insn 35 to worklist
Processing use of (reg 1 r1) in insn 39:
  Adding insn 36 to worklist
Processing use of (reg 2 r2) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 3 r3) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 153) in insn 38:
  Adding insn 33 to worklist
Processing use of (reg 135 [ D.18881 ]) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 154 [ <variable>.vm_end ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 141 [ vma ]) in insn 32:
Processing use of (reg 141 [ vma ]) in insn 31:
Processing use of (reg 133 [ phys ]) in insn 37:
  Adding insn 27 to worklist
Processing use of (reg 151 [ <variable>.vm_pgoff ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 156) in insn 27:
  Adding insn 23 to worklist
Processing use of (reg 147) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 156) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 149 [ <variable>.mem_offset ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 138 [ D.18871 ]) in insn 21:
  Adding insn 9 to worklist
Processing use of (reg 140 [ dev ]) in insn 9:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 148 [ <variable>.mem_offset+4 ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 138 [ D.18871 ]) in insn 19:
Processing use of (reg 141 [ vma ]) in insn 26:
Processing use of (reg 135 [ D.18881 ]) in insn 36:
Processing use of (reg 141 [ vma ]) in insn 35:
Processing use of (reg 24 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 142 [ mmap_state ]) in insn 10:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:


pci_mmap_page_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,5u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,2u} r137={2d,1u} r138={1d,2u} r140={1d,1u} r141={1d,6u} r142={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={2d,2u} 
;;    total ref usage 214{153d,61u,0e} in 32{31 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
0[0,4] 1[4,3] 2[7,3] 3[10,3] 11[13,1] 12[14,2] 13[16,1] 14[17,2] 15[19,1] 16[20,1] 17[21,1] 18[22,1] 19[23,1] 20[24,1] 21[25,1] 22[26,1] 23[27,1] 24[28,3] 25[31,1] 26[32,1] 27[33,1] 28[34,1] 29[35,1] 30[36,1] 31[37,1] 32[38,1] 33[39,1] 34[40,1] 35[41,1] 36[42,1] 37[43,1] 38[44,1] 39[45,1] 40[46,1] 41[47,1] 42[48,1] 43[49,1] 44[50,1] 45[51,1] 46[52,1] 47[53,1] 48[54,1] 49[55,1] 50[56,1] 51[57,1] 52[58,1] 53[59,1] 54[60,1] 55[61,1] 56[62,1] 57[63,1] 58[64,1] 59[65,1] 60[66,1] 61[67,1] 62[68,1] 63[69,1] 64[70,1] 65[71,1] 66[72,1] 67[73,1] 68[74,1] 69[75,1] 70[76,1] 71[77,1] 72[78,1] 73[79,1] 74[80,1] 75[81,1] 76[82,1] 77[83,1] 78[84,1] 79[85,1] 80[86,1] 81[87,1] 82[88,1] 83[89,1] 84[90,1] 85[91,1] 86[92,1] 87[93,1] 88[94,1] 89[95,1] 90[96,1] 91[97,1] 92[98,1] 93[99,1] 94[100,1] 95[101,1] 96[102,1] 97[103,1] 98[104,1] 99[105,1] 100[106,1] 101[107,1] 102[108,1] 103[109,1] 104[110,1] 105[111,1] 106[112,1] 107[113,1] 108[114,1] 109[115,1] 110[116,1] 111[117,1] 112[118,1] 113[119,1] 114[120,1] 115[121,1] 116[122,1] 117[123,1] 118[124,1] 119[125,1] 120[126,1] 121[127,1] 122[128,1] 123[129,1] 124[130,1] 125[131,1] 126[132,1] 127[133,1] 133[134,1] 134[135,1] 135[136,1] 136[137,1] 137[138,2] 138[140,1] 140[141,1] 141[142,1] 142[143,1] 147[144,1] 148[145,1] 149[146,1] 151[147,1] 152[148,1] 153[149,1] 154[150,1] 156[151,2] 
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 140 141 142
;; live  kill	
;; rd  in  	(10)
3, 6, 9, 12, 13, 15, 16, 18, 31, 32
;; rd  gen 	(5)
30, 140, 141, 142, 143
;; rd  kill	(7)
28, 29, 30, 140, 141, 142, 143

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/bios32.c:660 (set (reg/v/f:SI 140 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:660 (set (reg/v/f:SI 141 [ vma ])
        (reg:SI 1 r1 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vma ])
        (nil)))

(insn 4 3 6 2 arch/arm/kernel/bios32.c:660 (set (reg/v:SI 142 [ mmap_state ])
        (reg:SI 2 r2 [ mmap_state ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ mmap_state ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/kernel/bios32.c:661 (set (reg/f:SI 138 [ D.18871 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ dev ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:664 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ mmap_state ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ mmap_state ])
        (nil)))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:664 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 167 [0xa7])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141
;; rd  out 	(15)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 140, 141, 142, 143


;; Succ edge  3 [98.3%]  (fallthru)
;; Succ edge  4 [1.7%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	
;; rd  in  	(15)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 140, 141, 142, 143
;; rd  gen 	(1)
139
;; rd  kill	(2)
138, 139

;; Pred edge  2 [98.3%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 68 3 arch/arm/kernel/bios32.c:665 (set (reg:SI 137 [ D.18874 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(jump_insn 68 13 69 3 (set (pc)
        (label_ref 50)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; rd  out 	(16)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 139, 140, 141, 142, 143


;; Succ edge  5 [100.0%] 

(barrier 69 68 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 147 148 149 151 152 153 154 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 135 136 137 147 148 149 151 152 153 154 156
;; live  kill	 14 [lr]
;; rd  in  	(15)
3, 6, 9, 12, 13, 15, 16, 18, 30, 31, 32, 140, 141, 142, 143
;; rd  gen 	(15)
1, 28, 134, 135, 136, 137, 138, 144, 145, 146, 147, 148, 149, 150, 151
;; rd  kill	(24)
0, 1, 2, 3, 17, 18, 28, 29, 30, 134, 135, 136, 137, 138, 139, 144, 145, 146, 147, 148, 149, 150, 151, 152

;; Pred edge  2 [1.7%] 
(code_label 16 69 17 4 51 "" [1 uses])

(note 17 16 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 17 20 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 148 [ <variable>.mem_offset+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 147)
        (ashift:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.mem_offset+4 ])
        (nil)))

(insn 21 20 22 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 149 [ <variable>.mem_offset ])
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ D.18871 ])
        (nil)))

(insn 22 21 23 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.mem_offset ])
        (nil)))

(insn 23 22 26 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 156)
        (ior:SI (reg:SI 147)
            (reg:SI 156))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 26 23 27 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 151 [ <variable>.vm_pgoff ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 72 [0x48])) [0 <variable>.vm_pgoff+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 4 arch/arm/kernel/bios32.c:667 (set (reg/v:SI 133 [ phys ])
        (plus:SI (reg:SI 151 [ <variable>.vm_pgoff ])
            (reg:SI 156))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 151 [ <variable>.vm_pgoff ])
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/bios32.c:673 (set (reg:SI 152 [ <variable>.vm_page_prot ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/bios32.c:673 (set (reg:SI 136 [ D.18880 ])
        (and:SI (reg:SI 152 [ <variable>.vm_page_prot ])
            (const_int -61 [0xffffffffffffffc3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152 [ <variable>.vm_page_prot ])
        (nil)))

(insn 30 29 31 4 arch/arm/kernel/bios32.c:673 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
        (reg:SI 136 [ D.18880 ])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 135 [ D.18881 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 154 [ <variable>.vm_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 153)
        (minus:SI (reg:SI 154 [ <variable>.vm_end ])
            (reg:SI 135 [ D.18881 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.vm_end ])
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/bios32.c:675 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 136 [ D.18880 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.18880 ])
        (nil)))

(insn 35 34 36 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ vma ])
        (nil)))

(insn 36 35 37 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 1 r1)
        (reg:SI 135 [ D.18881 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18881 ])
        (nil)))

(insn 37 36 38 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 2 r2)
        (reg/v:SI 133 [ phys ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ phys ])
        (nil)))

(insn 38 37 39 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 3 r3)
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(call_insn 39 38 40 4 arch/arm/kernel/bios32.c:675 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("remap_pfn_range") [flags 0x41] <function_decl 0x1112fe80 remap_pfn_range>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 40 39 41 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 134 [ D.18884 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 41 40 67 4 arch/arm/kernel/bios32.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.18884 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 67 41 50 4 arch/arm/kernel/bios32.c:680 (set (reg:SI 137 [ D.18874 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 134 [ D.18884 ])
            (const_int -11 [0xfffffffffffffff5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.18884 ])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; rd  out 	(27)
1, 6, 9, 12, 13, 15, 16, 28, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(31)
1, 3, 6, 9, 12, 13, 15, 16, 18, 28, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151
;; rd  gen 	(1)
0
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 50 67 51 5 52 "" [1 uses])

(note 51 50 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 51 62 5 arch/arm/kernel/bios32.c:681 (set (reg/i:SI 0 r0)
        (reg:SI 137 [ D.18874 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.18874 ])
        (nil)))

(insn 62 56 0 5 arch/arm/kernel/bios32.c:681 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(30)
0, 6, 9, 12, 13, 15, 16, 18, 28, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_map_irq (pcibios_map_irq)[0:1060]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 17 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)


pcibios_map_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,3u} r2={4d,3u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,9u} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={2d,2u} r135={1d,2u} r137={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 332{263d,69u,0e} in 27{25 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251
0[0,5] 1[5,4] 2[9,4] 3[13,4] 11[17,1] 12[18,3] 13[21,1] 14[22,3] 15[25,2] 16[27,2] 17[29,2] 18[31,2] 19[33,2] 20[35,2] 21[37,2] 22[39,2] 23[41,2] 24[43,5] 25[48,1] 26[49,1] 27[50,2] 28[52,2] 29[54,2] 30[56,2] 31[58,2] 32[60,2] 33[62,2] 34[64,2] 35[66,2] 36[68,2] 37[70,2] 38[72,2] 39[74,2] 40[76,2] 41[78,2] 42[80,2] 43[82,2] 44[84,2] 45[86,2] 46[88,2] 47[90,2] 48[92,2] 49[94,2] 50[96,2] 51[98,2] 52[100,2] 53[102,2] 54[104,2] 55[106,2] 56[108,2] 57[110,2] 58[112,2] 59[114,2] 60[116,2] 61[118,2] 62[120,2] 63[122,2] 64[124,2] 65[126,2] 66[128,2] 67[130,2] 68[132,2] 69[134,2] 70[136,2] 71[138,2] 72[140,2] 73[142,2] 74[144,2] 75[146,2] 76[148,2] 77[150,2] 78[152,2] 79[154,2] 80[156,2] 81[158,2] 82[160,2] 83[162,2] 84[164,2] 85[166,2] 86[168,2] 87[170,2] 88[172,2] 89[174,2] 90[176,2] 91[178,2] 92[180,2] 93[182,2] 94[184,2] 95[186,2] 96[188,2] 97[190,2] 98[192,2] 99[194,2] 100[196,2] 101[198,2] 102[200,2] 103[202,2] 104[204,2] 105[206,2] 106[208,2] 107[210,2] 108[212,2] 109[214,2] 110[216,2] 111[218,2] 112[220,2] 113[222,2] 114[224,2] 115[226,2] 116[228,2] 117[230,2] 118[232,2] 119[234,2] 120[236,2] 121[238,2] 122[240,2] 123[242,2] 124[244,2] 125[246,2] 126[248,2] 127[250,2] 133[252,2] 134[254,2] 135[256,1] 137[257,1] 138[258,1] 139[259,1] 140[260,1] 141[261,1] 142[262,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(3){ }d17(11){ }d20(12){ }d21(13){ }d24(14){ }d48(25){ }d49(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49
;; rd  kill	(27)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 48, 49
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d17(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(25){ d48(bb 0 insn -1) }u3(26){ d49(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 137 138 139 140
;; live  kill	
;; rd  in  	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49
;; rd  gen 	(6)
47, 256, 257, 258, 259, 260
;; rd  kill	(10)
43, 44, 45, 46, 47, 256, 257, 258, 259, 260
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 139
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 139
;; rd  out 	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d12(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 137 { d257(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 9
;;      reg 140 { d260(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 135 { d256(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 24 { d47(bb 2 insn 10) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ d17(bb 0 insn -1) }u12(13){ d21(bb 0 insn -1) }u13(25){ d48(bb 0 insn -1) }u14(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	 134
;; live  kill	
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(1)
255
;; rd  kill	(2)
254, 255
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(17)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 255, 256, 257, 258, 259, 260
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ d17(bb 0 insn -1) }u16(13){ d21(bb 0 insn -1) }u17(25){ d48(bb 0 insn -1) }u18(26){ d49(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139
;; live  gen 	 0 [r0] 134
;; live  kill	 14 [lr]
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(2)
3, 254
;; rd  kill	(10)
0, 1, 2, 3, 4, 22, 23, 24, 254, 255
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(16)
3, 8, 12, 16, 17, 20, 21, 47, 48, 49, 254, 256, 257, 258, 259, 260
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 21
;;      reg 13 { d21(bb 0 insn -1) }
;;      reg 0 { d4(bb 0 insn -1) }
;;      reg 1 { d8(bb 0 insn -1) }
;;      reg 2 { d12(bb 0 insn -1) }
;;      reg 135 { d256(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 22
;;      reg 0 { d3(bb 4 insn 21) }

( 4 3 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ d17(bb 0 insn -1) }u26(13){ d21(bb 0 insn -1) }u27(25){ d48(bb 0 insn -1) }u28(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 24 [cc] 141 142
;; live  kill	
;; rd  in  	(19)
3, 4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 254, 255, 256, 257, 258, 259, 260
;; rd  gen 	(3)
45, 261, 262
;; rd  kill	(7)
43, 44, 45, 46, 47, 261, 262
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 26
;;      reg 141 { d261(bb 5 insn 25) }
;;   UD chains for insn luid 2 uid 27
;;      reg 142 { d262(bb 5 insn 26) }
;;   UD chains for insn luid 3 uid 28
;;      reg 24 { d45(bb 5 insn 27) }

( 5 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ d17(bb 0 insn -1) }u33(13){ d21(bb 0 insn -1) }u34(25){ d48(bb 0 insn -1) }u35(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(2)
44, 253
;; rd  kill	(7)
43, 44, 45, 46, 47, 252, 253
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 138 139
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 30
;;      reg 137 { d257(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 31
;;      reg 133 { d253(bb 6 insn 30) }
;;   UD chains for insn luid 2 uid 32
;;      reg 24 { d44(bb 6 insn 31) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ d17(bb 0 insn -1) }u40(13){ d21(bb 0 insn -1) }u41(25){ d48(bb 0 insn -1) }u42(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 133
;; live  kill	
;; rd  in  	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
252
;; rd  kill	(2)
252, 253
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 137 { d257(bb 2 insn 2) }

( 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(11){ d17(bb 0 insn -1) }u45(13){ d21(bb 0 insn -1) }u46(25){ d48(bb 0 insn -1) }u47(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; rd  in  	(23)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
2
;; rd  kill	(8)
0, 1, 2, 3, 4, 22, 23, 24
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; rd  out 	(21)
2, 8, 12, 16, 17, 20, 21, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 38
;;      reg 13 { d21(bb 0 insn -1) }
;;      reg 134 { d255(bb 3 insn 13) d254(bb 4 insn 22) }
;;   UD chains for insn luid 2 uid 40
;;      reg 133 { d253(bb 6 insn 30) d252(bb 7 insn 34) }
;;   UD chains for insn luid 3 uid 41
;;      reg 138 { d258(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 42
;;      reg 139 { d259(bb 2 insn 4) }
;;   UD chains for insn luid 5 uid 43
;;      reg 13 { d21(bb 0 insn -1) }
;;      reg 0 { d0(bb 8 insn 39) }
;;      reg 1 { d6(bb 8 insn 40) }
;;      reg 2 { d10(bb 8 insn 41) }
;;      reg 3 { d14(bb 8 insn 42) }

( 5 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ d17(bb 0 insn -1) }u59(13){ d21(bb 0 insn -1) }u60(25){ d48(bb 0 insn -1) }u61(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(25)
2, 3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
1
;; rd  kill	(5)
0, 1, 2, 3, 4
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(23)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 50
;;      reg 134 { d255(bb 3 insn 13) d254(bb 4 insn 22) }
;;   UD chains for insn luid 1 uid 56
;;      reg 0 { d1(bb 9 insn 50) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u64(0){ d1(bb 9 insn 50) }u65(11){ d17(bb 0 insn -1) }u66(13){ d21(bb 0 insn -1) }u67(14){ d24(bb 0 insn -1) }u68(25){ d48(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(23)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(23)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 0 { d1(bb 9 insn 50) }
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 14 { d24(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 60 to worklist
  Adding insn 21 to worklist
  Adding insn 28 to worklist
  Adding insn 32 to worklist
  Adding insn 43 to worklist
  Adding insn 38 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
  Adding insn 50 to worklist
Processing use of (reg 134 [ irq ]) in insn 50:
  Adding insn 13 to worklist
  Adding insn 22 to worklist
Processing use of (reg 0 r0) in insn 22:
Processing use of (reg 0 r0) in insn 56:
Processing use of (reg 13 sp) in insn 38:
Processing use of (reg 134 [ irq ]) in insn 38:
Processing use of (reg 13 sp) in insn 43:
Processing use of (reg 0 r0) in insn 43:
  Adding insn 39 to worklist
Processing use of (reg 1 r1) in insn 43:
  Adding insn 40 to worklist
Processing use of (reg 2 r2) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 3 r3) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 139 [ pin ]) in insn 42:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 138 [ slot ]) in insn 41:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 133 [ D.19046 ]) in insn 40:
  Adding insn 30 to worklist
  Adding insn 34 to worklist
Processing use of (reg 137 [ dev ]) in insn 34:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 137 [ dev ]) in insn 30:
Processing use of (reg 24 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 133 [ D.19046 ]) in insn 31:
Processing use of (reg 24 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 142 [ debug_pci ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 141) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 13 sp) in insn 21:
Processing use of (reg 0 r0) in insn 21:
Processing use of (reg 1 r1) in insn 21:
Processing use of (reg 2 r2) in insn 21:
Processing use of (reg 135 [ D.18723 ]) in insn 21:
  Adding insn 9 to worklist
Processing use of (reg 140 [ <variable>.sysdata ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 137 [ dev ]) in insn 8:
Processing use of (reg 24 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 135 [ D.18723 ]) in insn 10:


pcibios_map_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,3u} r2={4d,3u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,9u} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={2d,2u} r135={1d,2u} r137={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 332{263d,69u,0e} in 27{25 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251
0[0,5] 1[5,4] 2[9,4] 3[13,4] 11[17,1] 12[18,3] 13[21,1] 14[22,3] 15[25,2] 16[27,2] 17[29,2] 18[31,2] 19[33,2] 20[35,2] 21[37,2] 22[39,2] 23[41,2] 24[43,5] 25[48,1] 26[49,1] 27[50,2] 28[52,2] 29[54,2] 30[56,2] 31[58,2] 32[60,2] 33[62,2] 34[64,2] 35[66,2] 36[68,2] 37[70,2] 38[72,2] 39[74,2] 40[76,2] 41[78,2] 42[80,2] 43[82,2] 44[84,2] 45[86,2] 46[88,2] 47[90,2] 48[92,2] 49[94,2] 50[96,2] 51[98,2] 52[100,2] 53[102,2] 54[104,2] 55[106,2] 56[108,2] 57[110,2] 58[112,2] 59[114,2] 60[116,2] 61[118,2] 62[120,2] 63[122,2] 64[124,2] 65[126,2] 66[128,2] 67[130,2] 68[132,2] 69[134,2] 70[136,2] 71[138,2] 72[140,2] 73[142,2] 74[144,2] 75[146,2] 76[148,2] 77[150,2] 78[152,2] 79[154,2] 80[156,2] 81[158,2] 82[160,2] 83[162,2] 84[164,2] 85[166,2] 86[168,2] 87[170,2] 88[172,2] 89[174,2] 90[176,2] 91[178,2] 92[180,2] 93[182,2] 94[184,2] 95[186,2] 96[188,2] 97[190,2] 98[192,2] 99[194,2] 100[196,2] 101[198,2] 102[200,2] 103[202,2] 104[204,2] 105[206,2] 106[208,2] 107[210,2] 108[212,2] 109[214,2] 110[216,2] 111[218,2] 112[220,2] 113[222,2] 114[224,2] 115[226,2] 116[228,2] 117[230,2] 118[232,2] 119[234,2] 120[236,2] 121[238,2] 122[240,2] 123[242,2] 124[244,2] 125[246,2] 126[248,2] 127[250,2] 133[252,2] 134[254,2] 135[256,1] 137[257,1] 138[258,1] 139[259,1] 140[260,1] 141[261,1] 142[262,1] 
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 137 138 139 140
;; live  kill	
;; rd  in  	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49
;; rd  gen 	(6)
47, 256, 257, 258, 259, 260
;; rd  kill	(10)
43, 44, 45, 46, 47, 256, 257, 258, 259, 260

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/bios32.c:480 (set (reg/v/f:SI 137 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:480 (set (reg/v:SI 138 [ slot ])
        (reg:SI 1 r1 [ slot ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:480 (set (reg/v:SI 139 [ pin ])
        (reg:SI 2 r2 [ pin ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/bios32.c:484 (set (reg/f:SI 140 [ <variable>.sysdata ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:484 (set (reg/f:SI 135 [ D.18723 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ <variable>.sysdata ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ D.18723 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:484 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 139
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 139
;; rd  out 	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260


;; Succ edge  4 [69.8%] 
;; Succ edge  3 [30.2%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	 134
;; live  kill	
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(1)
255
;; rd  kill	(2)
254, 255

;; Pred edge  2 [30.2%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 60 3 arch/arm/kernel/bios32.c:482 (set (reg/v:SI 134 [ irq ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 60 13 61 3 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(17)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 255, 256, 257, 258, 259, 260


;; Succ edge  5 [100.0%] 

(barrier 61 60 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139
;; live  gen 	 0 [r0] 134
;; live  kill	 14 [lr]
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(2)
3, 254
;; rd  kill	(10)
0, 1, 2, 3, 4, 22, 23, 24, 254, 255

;; Pred edge  2 [69.8%] 
(code_label 16 61 17 4 56 "" [1 uses])

(note 17 16 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 21 17 22 4 arch/arm/kernel/bios32.c:485 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 135 [ D.18723 ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 135 [ D.18723 ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 22 21 23 4 arch/arm/kernel/bios32.c:485 (set (reg/v:SI 134 [ irq ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(16)
3, 8, 12, 16, 17, 20, 21, 47, 48, 49, 254, 256, 257, 258, 259, 260


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 24 [cc] 141 142
;; live  kill	
;; rd  in  	(19)
3, 4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 254, 255, 256, 257, 258, 259, 260
;; rd  gen 	(3)
45, 261, 262
;; rd  kill	(7)
43, 44, 45, 46, 47, 261, 262

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 23 22 24 5 57 "" [1 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/bios32.c:487 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/bios32.c:487 (set (reg:SI 142 [ debug_pci ])
        (mem/c/i:SI (reg/f:SI 141) [0 debug_pci+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
            (nil))))

(insn 27 26 28 5 arch/arm/kernel/bios32.c:487 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ debug_pci ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ debug_pci ])
        (nil)))

(jump_insn 28 27 29 5 arch/arm/kernel/bios32.c:487 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(2)
44, 253
;; rd  kill	(7)
43, 44, 45, 46, 47, 252, 253

;; Pred edge  5 [0.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 include/linux/device.h:620 (set (reg/f:SI 133 [ D.19046 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 6 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19046 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 32 31 33 6 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 138 139
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  8 [85.0%] 
;; Succ edge  7 [15.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 133
;; live  kill	
;; rd  in  	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
252
;; rd  kill	(2)
252, 253

;; Pred edge  6 [15.0%]  (fallthru)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 include/linux/kobject.h:82 (set (reg/f:SI 133 [ D.19046 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; rd  in  	(23)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
2
;; rd  kill	(8)
0, 1, 2, 3, 4, 22, 23, 24

;; Pred edge  6 [85.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 35 34 36 8 59 "" [1 uses])

(note 36 35 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 8 arch/arm/kernel/bios32.c:488 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 134 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1138f690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1138f690>)
        (nil)))

(insn 40 39 41 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ D.19046 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19046 ])
        (nil)))

(insn 41 40 42 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ slot ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ slot ])
        (nil)))

(insn 42 41 43 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 3 r3)
        (reg/v:SI 139 [ pin ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ pin ])
        (nil)))

(call_insn 43 42 44 8 arch/arm/kernel/bios32.c:488 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; rd  out 	(21)
2, 8, 12, 16, 17, 20, 21, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(25)
2, 3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
1
;; rd  kill	(5)
0, 1, 2, 3, 4

;; Pred edge  5 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 44 43 45 9 58 "" [1 uses])

(note 45 44 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 45 56 9 arch/arm/kernel/bios32.c:492 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ irq ])
        (nil)))

(insn 56 50 0 9 arch/arm/kernel/bios32.c:492 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(23)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_swizzle (pcibios_swizzle)[0:1059] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 17 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)


pcibios_swizzle

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,3u} r2={4d,1u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,9u} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={2d,2u} r136={1d,3u} r137={1d,1u} r139={1d,3u} r140={1d,2u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 338{266d,72u,0e} in 30{28 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251
0[0,5] 1[5,4] 2[9,4] 3[13,4] 11[17,1] 12[18,3] 13[21,1] 14[22,3] 15[25,2] 16[27,2] 17[29,2] 18[31,2] 19[33,2] 20[35,2] 21[37,2] 22[39,2] 23[41,2] 24[43,5] 25[48,1] 26[49,1] 27[50,2] 28[52,2] 29[54,2] 30[56,2] 31[58,2] 32[60,2] 33[62,2] 34[64,2] 35[66,2] 36[68,2] 37[70,2] 38[72,2] 39[74,2] 40[76,2] 41[78,2] 42[80,2] 43[82,2] 44[84,2] 45[86,2] 46[88,2] 47[90,2] 48[92,2] 49[94,2] 50[96,2] 51[98,2] 52[100,2] 53[102,2] 54[104,2] 55[106,2] 56[108,2] 57[110,2] 58[112,2] 59[114,2] 60[116,2] 61[118,2] 62[120,2] 63[122,2] 64[124,2] 65[126,2] 66[128,2] 67[130,2] 68[132,2] 69[134,2] 70[136,2] 71[138,2] 72[140,2] 73[142,2] 74[144,2] 75[146,2] 76[148,2] 77[150,2] 78[152,2] 79[154,2] 80[156,2] 81[158,2] 82[160,2] 83[162,2] 84[164,2] 85[166,2] 86[168,2] 87[170,2] 88[172,2] 89[174,2] 90[176,2] 91[178,2] 92[180,2] 93[182,2] 94[184,2] 95[186,2] 96[188,2] 97[190,2] 98[192,2] 99[194,2] 100[196,2] 101[198,2] 102[200,2] 103[202,2] 104[204,2] 105[206,2] 106[208,2] 107[210,2] 108[212,2] 109[214,2] 110[216,2] 111[218,2] 112[220,2] 113[222,2] 114[224,2] 115[226,2] 116[228,2] 117[230,2] 118[232,2] 119[234,2] 120[236,2] 121[238,2] 122[240,2] 123[242,2] 124[244,2] 125[246,2] 126[248,2] 127[250,2] 133[252,2] 134[254,2] 136[256,1] 137[257,1] 139[258,1] 140[259,1] 141[260,1] 143[261,1] 144[262,1] 146[263,1] 147[264,1] 148[265,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(3){ }d17(11){ }d20(12){ }d21(13){ }d24(14){ }d48(25){ }d49(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49
;; rd  kill	(27)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 48, 49
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d17(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(25){ d48(bb 0 insn -1) }u3(26){ d49(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 139 140 141
;; live  kill	
;; rd  in  	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49
;; rd  gen 	(6)
47, 256, 257, 258, 259, 260
;; rd  kill	(10)
43, 44, 45, 46, 47, 256, 257, 258, 259, 260
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; rd  out 	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 140 { d259(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 8
;;      reg 139 { d258(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 9
;;      reg 141 { d260(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 136 { d256(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 24 { d47(bb 2 insn 10) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ d17(bb 0 insn -1) }u12(13){ d21(bb 0 insn -1) }u13(25){ d48(bb 0 insn -1) }u14(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; live  gen 	 134
;; live  kill	
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(1)
255
;; rd  kill	(2)
254, 255
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; rd  out 	(17)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 255, 256, 257, 258, 259, 260
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 13
;;      reg 136 { d256(bb 2 insn 9) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ d17(bb 0 insn -1) }u17(13){ d21(bb 0 insn -1) }u18(25){ d48(bb 0 insn -1) }u19(26){ d49(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139 140
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139 140
;; live  gen 	 0 [r0] 134
;; live  kill	 14 [lr]
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(2)
3, 254
;; rd  kill	(10)
0, 1, 2, 3, 4, 22, 23, 24, 254, 255
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; rd  out 	(16)
3, 8, 12, 16, 17, 20, 21, 47, 48, 49, 254, 256, 257, 258, 259, 260
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 20
;;      reg 13 { d21(bb 0 insn -1) }
;;      reg 0 { d4(bb 0 insn -1) }
;;      reg 1 { d8(bb 0 insn -1) }
;;      reg 136 { d256(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 21
;;      reg 0 { d3(bb 4 insn 20) }

( 4 3 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ d17(bb 0 insn -1) }u26(13){ d21(bb 0 insn -1) }u27(25){ d48(bb 0 insn -1) }u28(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 24 [cc] 143 144
;; live  kill	
;; rd  in  	(19)
3, 4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 254, 255, 256, 257, 258, 259, 260
;; rd  gen 	(3)
45, 261, 262
;; rd  kill	(7)
43, 44, 45, 46, 47, 261, 262
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; rd  out 	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 27
;;      reg 143 { d261(bb 5 insn 26) }
;;   UD chains for insn luid 2 uid 28
;;      reg 144 { d262(bb 5 insn 27) }
;;   UD chains for insn luid 3 uid 29
;;      reg 24 { d45(bb 5 insn 28) }

( 5 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ d17(bb 0 insn -1) }u33(13){ d21(bb 0 insn -1) }u34(25){ d48(bb 0 insn -1) }u35(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(2)
44, 253
;; rd  kill	(7)
43, 44, 45, 46, 47, 252, 253
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 139 140
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 31
;;      reg 139 { d258(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 32
;;      reg 133 { d253(bb 6 insn 31) }
;;   UD chains for insn luid 2 uid 33
;;      reg 24 { d44(bb 6 insn 32) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ d17(bb 0 insn -1) }u40(13){ d21(bb 0 insn -1) }u41(25){ d48(bb 0 insn -1) }u42(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 133
;; live  kill	
;; rd  in  	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
252
;; rd  kill	(2)
252, 253
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 254, 255, 256, 257, 258, 259, 260, 261, 262
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 35
;;      reg 139 { d258(bb 2 insn 2) }

( 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(11){ d17(bb 0 insn -1) }u45(13){ d21(bb 0 insn -1) }u46(25){ d48(bb 0 insn -1) }u47(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146
;; live  kill	 14 [lr]
;; rd  in  	(23)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(2)
2, 263
;; rd  kill	(9)
0, 1, 2, 3, 4, 22, 23, 24, 263
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; rd  out 	(22)
2, 8, 12, 16, 17, 20, 21, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 39
;;      reg 140 { d259(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 40
;;      reg 13 { d21(bb 0 insn -1) }
;;      reg 134 { d255(bb 3 insn 13) d254(bb 4 insn 21) }
;;   UD chains for insn luid 3 uid 42
;;      reg 133 { d253(bb 6 insn 31) d252(bb 7 insn 35) }
;;   UD chains for insn luid 4 uid 43
;;      reg 137 { d257(bb 2 insn 7) }
;;   UD chains for insn luid 5 uid 44
;;      reg 146 { d263(bb 8 insn 39) }
;;   UD chains for insn luid 6 uid 45
;;      reg 13 { d21(bb 0 insn -1) }
;;      reg 0 { d0(bb 8 insn 41) }
;;      reg 1 { d6(bb 8 insn 42) }
;;      reg 2 { d10(bb 8 insn 43) }
;;      reg 3 { d14(bb 8 insn 44) }

( 5 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(11){ d17(bb 0 insn -1) }u60(13){ d21(bb 0 insn -1) }u61(25){ d48(bb 0 insn -1) }u62(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 147 148
;; live  kill	
;; rd  in  	(26)
2, 3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;; rd  gen 	(3)
1, 264, 265
;; rd  kill	(7)
0, 1, 2, 3, 4, 264, 265
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(26)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
;;  UD chains for artificial uses
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 48
;;      reg 134 { d255(bb 3 insn 13) d254(bb 4 insn 21) }
;;   UD chains for insn luid 1 uid 49
;;      reg 147 { d264(bb 9 insn 48) }
;;   UD chains for insn luid 2 uid 54
;;      reg 148 { d265(bb 9 insn 49) }
;;   UD chains for insn luid 3 uid 60
;;      reg 0 { d1(bb 9 insn 54) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u67(0){ d1(bb 9 insn 54) }u68(11){ d17(bb 0 insn -1) }u69(13){ d21(bb 0 insn -1) }u70(14){ d24(bb 0 insn -1) }u71(25){ d48(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(26)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(26)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
;;  UD chains for artificial uses
;;   reg 0 { d1(bb 9 insn 54) }
;;   reg 11 { d17(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 14 { d24(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 64 to worklist
  Adding insn 20 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 45 to worklist
  Adding insn 40 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
  Adding insn 54 to worklist
Processing use of (reg 148 [ slot ]) in insn 54:
  Adding insn 49 to worklist
Processing use of (reg 147 [ slot ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (subreg (reg 134 [ slot ]) 0) in insn 48:
  Adding insn 13 to worklist
  Adding insn 21 to worklist
Processing use of (reg 0 r0) in insn 21:
Processing use of (reg 136 [ D.18705 ]) in insn 13:
  Adding insn 9 to worklist
Processing use of (reg 141 [ <variable>.sysdata ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 139 [ dev ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 60:
Processing use of (reg 13 sp) in insn 40:
Processing use of (reg 134 [ slot ]) in insn 40:
Processing use of (reg 13 sp) in insn 45:
Processing use of (reg 0 r0) in insn 45:
  Adding insn 41 to worklist
Processing use of (reg 1 r1) in insn 45:
  Adding insn 42 to worklist
Processing use of (reg 2 r2) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 3 r3) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 146) in insn 44:
  Adding insn 39 to worklist
Processing use of (reg 140 [ pin ]) in insn 39:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 137 [ D.18704 ]) in insn 43:
  Adding insn 7 to worklist
Processing use of (reg 140 [ pin ]) in insn 7:
Processing use of (reg 133 [ D.19052 ]) in insn 42:
  Adding insn 31 to worklist
  Adding insn 35 to worklist
Processing use of (reg 139 [ dev ]) in insn 35:
Processing use of (reg 139 [ dev ]) in insn 31:
Processing use of (reg 24 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 133 [ D.19052 ]) in insn 32:
Processing use of (reg 24 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 144 [ debug_pci ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 143) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
Processing use of (reg 1 r1) in insn 20:
Processing use of (reg 136 [ D.18705 ]) in insn 20:
Processing use of (reg 24 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 136 [ D.18705 ]) in insn 10:


pcibios_swizzle

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,3u} r2={4d,1u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,9u} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={2d,2u} r136={1d,3u} r137={1d,1u} r139={1d,3u} r140={1d,2u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 338{266d,72u,0e} in 30{28 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251
0[0,5] 1[5,4] 2[9,4] 3[13,4] 11[17,1] 12[18,3] 13[21,1] 14[22,3] 15[25,2] 16[27,2] 17[29,2] 18[31,2] 19[33,2] 20[35,2] 21[37,2] 22[39,2] 23[41,2] 24[43,5] 25[48,1] 26[49,1] 27[50,2] 28[52,2] 29[54,2] 30[56,2] 31[58,2] 32[60,2] 33[62,2] 34[64,2] 35[66,2] 36[68,2] 37[70,2] 38[72,2] 39[74,2] 40[76,2] 41[78,2] 42[80,2] 43[82,2] 44[84,2] 45[86,2] 46[88,2] 47[90,2] 48[92,2] 49[94,2] 50[96,2] 51[98,2] 52[100,2] 53[102,2] 54[104,2] 55[106,2] 56[108,2] 57[110,2] 58[112,2] 59[114,2] 60[116,2] 61[118,2] 62[120,2] 63[122,2] 64[124,2] 65[126,2] 66[128,2] 67[130,2] 68[132,2] 69[134,2] 70[136,2] 71[138,2] 72[140,2] 73[142,2] 74[144,2] 75[146,2] 76[148,2] 77[150,2] 78[152,2] 79[154,2] 80[156,2] 81[158,2] 82[160,2] 83[162,2] 84[164,2] 85[166,2] 86[168,2] 87[170,2] 88[172,2] 89[174,2] 90[176,2] 91[178,2] 92[180,2] 93[182,2] 94[184,2] 95[186,2] 96[188,2] 97[190,2] 98[192,2] 99[194,2] 100[196,2] 101[198,2] 102[200,2] 103[202,2] 104[204,2] 105[206,2] 106[208,2] 107[210,2] 108[212,2] 109[214,2] 110[216,2] 111[218,2] 112[220,2] 113[222,2] 114[224,2] 115[226,2] 116[228,2] 117[230,2] 118[232,2] 119[234,2] 120[236,2] 121[238,2] 122[240,2] 123[242,2] 124[244,2] 125[246,2] 126[248,2] 127[250,2] 133[252,2] 134[254,2] 136[256,1] 137[257,1] 139[258,1] 140[259,1] 141[260,1] 143[261,1] 144[262,1] 146[263,1] 147[264,1] 148[265,1] 
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 139 140 141
;; live  kill	
;; rd  in  	(10)
4, 8, 12, 16, 17, 20, 21, 24, 48, 49
;; rd  gen 	(6)
47, 256, 257, 258, 259, 260
;; rd  kill	(10)
43, 44, 45, 46, 47, 256, 257, 258, 259, 260

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/bios32.c:462 (set (reg/v/f:SI 139 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:462 (set (reg/v/f:SI 140 [ pin ])
        (reg:SI 1 r1 [ pin ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/bios32.c:464 (set (reg:SI 137 [ D.18704 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 140 [ pin ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:466 (set (reg/f:SI 141 [ <variable>.sysdata ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:466 (set (reg/f:SI 136 [ D.18705 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ <variable>.sysdata ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:466 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 136 [ D.18705 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:466 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; rd  out 	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260


;; Succ edge  4 [69.8%] 
;; Succ edge  3 [30.2%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; live  gen 	 134
;; live  kill	
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(1)
255
;; rd  kill	(2)
254, 255

;; Pred edge  2 [30.2%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 64 3 arch/arm/kernel/bios32.c:464 (set (reg/v:SI 134 [ slot ])
        (reg/f:SI 136 [ D.18705 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ D.18705 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 64 13 65 3 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; rd  out 	(17)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 255, 256, 257, 258, 259, 260


;; Succ edge  5 [100.0%] 

(barrier 65 64 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139 140
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139 140
;; live  gen 	 0 [r0] 134
;; live  kill	 14 [lr]
;; rd  in  	(16)
4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 256, 257, 258, 259, 260
;; rd  gen 	(2)
3, 254
;; rd  kill	(10)
0, 1, 2, 3, 4, 22, 23, 24, 254, 255

;; Pred edge  2 [69.8%] 
(code_label 16 65 17 4 64 "" [1 uses])

(note 17 16 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 20 17 21 4 arch/arm/kernel/bios32.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 136 [ D.18705 ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 136 [ D.18705 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 20 24 4 arch/arm/kernel/bios32.c:467 (set (reg/v:SI 134 [ slot ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; rd  out 	(16)
3, 8, 12, 16, 17, 20, 21, 47, 48, 49, 254, 256, 257, 258, 259, 260


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 24 [cc] 143 144
;; live  kill	
;; rd  in  	(19)
3, 4, 8, 12, 16, 17, 20, 21, 24, 47, 48, 49, 254, 255, 256, 257, 258, 259, 260
;; rd  gen 	(3)
45, 261, 262
;; rd  kill	(7)
43, 44, 45, 46, 47, 261, 262

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 24 21 25 5 65 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/bios32.c:469 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/bios32.c:469 (set (reg:SI 144 [ debug_pci ])
        (mem/c/i:SI (reg/f:SI 143) [0 debug_pci+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
            (nil))))

(insn 28 27 29 5 arch/arm/kernel/bios32.c:469 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144 [ debug_pci ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ debug_pci ])
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/bios32.c:469 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; rd  out 	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(21)
3, 4, 8, 12, 16, 17, 20, 21, 24, 45, 48, 49, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(2)
44, 253
;; rd  kill	(7)
43, 44, 45, 46, 47, 252, 253

;; Pred edge  5 [0.0%]  (fallthru)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 include/linux/device.h:620 (set (reg/f:SI 133 [ D.19052 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19052 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 139 140
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  8 [85.0%] 
;; Succ edge  7 [15.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 133
;; live  kill	
;; rd  in  	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(1)
252
;; rd  kill	(2)
252, 253

;; Pred edge  6 [15.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 include/linux/kobject.h:82 (set (reg/f:SI 133 [ D.19052 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ dev ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; rd  out 	(22)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146
;; live  kill	 14 [lr]
;; rd  in  	(23)
3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262
;; rd  gen 	(2)
2, 263
;; rd  kill	(9)
0, 1, 2, 3, 4, 22, 23, 24, 263

;; Pred edge  6 [85.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 36 35 37 8 67 "" [1 uses])

(note 37 36 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 146)
        (zero_extend:SI (mem:QI (reg/v/f:SI 140 [ pin ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 140 [ pin ])
        (nil)))

(insn 40 39 41 8 arch/arm/kernel/bios32.c:470 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 134 [ slot ])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1138f820>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1138f820>)
        (nil)))

(insn 42 41 43 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ D.19052 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19052 ])
        (nil)))

(insn 43 42 44 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 2 r2)
        (reg:SI 137 [ D.18704 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.18704 ])
        (nil)))

(insn 44 43 45 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 3 r3)
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(call_insn 45 44 46 8 arch/arm/kernel/bios32.c:470 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; rd  out 	(22)
2, 8, 12, 16, 17, 20, 21, 44, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 147 148
;; live  kill	
;; rd  in  	(26)
2, 3, 4, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;; rd  gen 	(3)
1, 264, 265
;; rd  kill	(7)
0, 1, 2, 3, 4, 264, 265

;; Pred edge  5 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 46 45 47 9 66 "" [1 uses])

(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 9 arch/arm/kernel/bios32.c:474 (set (reg:QI 147 [ slot ])
        (subreg:QI (reg/v:SI 134 [ slot ]) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ slot ])
        (nil)))

(insn 49 48 54 9 arch/arm/kernel/bios32.c:474 (set (reg:SI 148 [ slot ])
        (zero_extend:SI (reg:QI 147 [ slot ]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 147 [ slot ])
        (nil)))

(insn 54 49 60 9 arch/arm/kernel/bios32.c:474 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ slot ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ slot ])
        (nil)))

(insn 60 54 0 9 arch/arm/kernel/bios32.c:474 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(26)
1, 8, 12, 16, 17, 20, 21, 24, 44, 45, 48, 49, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_update_irq (pcibios_update_irq)[0:1052] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


pcibios_update_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={4d,1u} r11={1d,6u} r12={3d} r13={1d,8u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={1d,4u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} 
;;    total ref usage 307{259d,48u,0e} in 20{18 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251
0[0,5] 1[5,5] 2[10,5] 3[15,4] 11[19,1] 12[20,3] 13[23,1] 14[24,2] 15[26,2] 16[28,2] 17[30,2] 18[32,2] 19[34,2] 20[36,2] 21[38,2] 22[40,2] 23[42,2] 24[44,4] 25[48,1] 26[49,1] 27[50,2] 28[52,2] 29[54,2] 30[56,2] 31[58,2] 32[60,2] 33[62,2] 34[64,2] 35[66,2] 36[68,2] 37[70,2] 38[72,2] 39[74,2] 40[76,2] 41[78,2] 42[80,2] 43[82,2] 44[84,2] 45[86,2] 46[88,2] 47[90,2] 48[92,2] 49[94,2] 50[96,2] 51[98,2] 52[100,2] 53[102,2] 54[104,2] 55[106,2] 56[108,2] 57[110,2] 58[112,2] 59[114,2] 60[116,2] 61[118,2] 62[120,2] 63[122,2] 64[124,2] 65[126,2] 66[128,2] 67[130,2] 68[132,2] 69[134,2] 70[136,2] 71[138,2] 72[140,2] 73[142,2] 74[144,2] 75[146,2] 76[148,2] 77[150,2] 78[152,2] 79[154,2] 80[156,2] 81[158,2] 82[160,2] 83[162,2] 84[164,2] 85[166,2] 86[168,2] 87[170,2] 88[172,2] 89[174,2] 90[176,2] 91[178,2] 92[180,2] 93[182,2] 94[184,2] 95[186,2] 96[188,2] 97[190,2] 98[192,2] 99[194,2] 100[196,2] 101[198,2] 102[200,2] 103[202,2] 104[204,2] 105[206,2] 106[208,2] 107[210,2] 108[212,2] 109[214,2] 110[216,2] 111[218,2] 112[220,2] 113[222,2] 114[224,2] 115[226,2] 116[228,2] 117[230,2] 118[232,2] 119[234,2] 120[236,2] 121[238,2] 122[240,2] 123[242,2] 124[244,2] 125[246,2] 126[248,2] 127[250,2] 133[252,2] 134[254,1] 135[255,1] 136[256,1] 137[257,1] 139[258,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d14(2){ }d18(3){ }d19(11){ }d22(12){ }d23(13){ }d25(14){ }d48(25){ }d49(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
4, 9, 14, 18, 19, 22, 23, 25, 48, 49
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 48, 49
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
4, 9, 14, 18, 19, 22, 23, 25, 48, 49

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d19(bb 0 insn -1) }u1(13){ d23(bb 0 insn -1) }u2(25){ d48(bb 0 insn -1) }u3(26){ d49(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137
;; live  kill	
;; rd  in  	(10)
4, 9, 14, 18, 19, 22, 23, 25, 48, 49
;; rd  gen 	(5)
47, 254, 255, 256, 257
;; rd  kill	(8)
44, 45, 46, 47, 254, 255, 256, 257
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(15)
4, 9, 14, 18, 19, 22, 23, 25, 47, 48, 49, 254, 255, 256, 257
;;  UD chains for artificial uses
;;   reg 11 { d19(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 136 { d256(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 9
;;      reg 137 { d257(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { d47(bb 2 insn 9) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ d19(bb 0 insn -1) }u10(13){ d23(bb 0 insn -1) }u11(25){ d48(bb 0 insn -1) }u12(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(15)
4, 9, 14, 18, 19, 22, 23, 25, 47, 48, 49, 254, 255, 256, 257
;; rd  gen 	(2)
46, 253
;; rd  kill	(6)
44, 45, 46, 47, 252, 253
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; rd  out 	(16)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 253, 254, 255, 256, 257
;;  UD chains for artificial uses
;;   reg 11 { d19(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 12
;;      reg 134 { d254(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 13
;;      reg 133 { d253(bb 3 insn 12) }
;;   UD chains for insn luid 2 uid 14
;;      reg 24 { d46(bb 3 insn 13) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ d19(bb 0 insn -1) }u17(13){ d23(bb 0 insn -1) }u18(25){ d48(bb 0 insn -1) }u19(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 133
;; live  kill	
;; rd  in  	(16)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 253, 254, 255, 256, 257
;; rd  gen 	(1)
252
;; rd  kill	(2)
252, 253
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; rd  out 	(16)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 252, 254, 255, 256, 257
;;  UD chains for artificial uses
;;   reg 11 { d19(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 16
;;      reg 134 { d254(bb 2 insn 2) }

( 3 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ d19(bb 0 insn -1) }u22(13){ d23(bb 0 insn -1) }u23(25){ d48(bb 0 insn -1) }u24(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(17)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 252, 253, 254, 255, 256, 257
;; rd  gen 	(1)
3
;; rd  kill	(7)
0, 1, 2, 3, 4, 24, 25
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(16)
3, 9, 14, 18, 19, 22, 23, 46, 48, 49, 252, 253, 254, 255, 256, 257
;;  UD chains for artificial uses
;;   reg 11 { d19(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 21
;;      reg 135 { d255(bb 2 insn 3) }
;;   UD chains for insn luid 2 uid 22
;;      reg 133 { d253(bb 3 insn 12) d252(bb 4 insn 16) }
;;   UD chains for insn luid 3 uid 23
;;      reg 13 { d23(bb 0 insn -1) }
;;      reg 0 { d0(bb 5 insn 20) }
;;      reg 1 { d8(bb 5 insn 21) }
;;      reg 2 { d13(bb 5 insn 22) }

( 2 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(11){ d19(bb 0 insn -1) }u32(13){ d23(bb 0 insn -1) }u33(25){ d48(bb 0 insn -1) }u34(26){ d49(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 139
;; live  kill	
;; rd  in  	(19)
3, 4, 9, 14, 18, 19, 22, 23, 25, 46, 47, 48, 49, 252, 253, 254, 255, 256, 257
;; rd  gen 	(2)
1, 258
;; rd  kill	(6)
0, 1, 2, 3, 4, 258
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(19)
1, 9, 14, 18, 19, 22, 23, 25, 46, 47, 48, 49, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 11 { d19(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }
;;   reg 26 { d49(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 26
;;      reg 135 { d255(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 27
;;      reg 134 { d254(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 28
;;      reg 134 { d254(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 30
;;      reg 139 { d258(bb 6 insn 26) }
;;   UD chains for insn luid 5 uid 31
;;      reg 13 { d23(bb 0 insn -1) }
;;      reg 0 { d2(bb 6 insn 27) }
;;      reg 1 { d6(bb 6 insn 28) }
;;      reg 2 { d11(bb 6 insn 29) }
;;      reg 3 { d16(bb 6 insn 30) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u44(11){ d19(bb 0 insn -1) }u45(13){ d23(bb 0 insn -1) }u46(14){ d25(bb 0 insn -1) }u47(25){ d48(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(19)
1, 9, 14, 18, 19, 22, 23, 25, 46, 47, 48, 49, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(19)
1, 9, 14, 18, 19, 22, 23, 25, 46, 47, 48, 49, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 11 { d19(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 14 { d25(bb 0 insn -1) }
;;   reg 25 { d48(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 14 to worklist
  Adding insn 23 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 31:
Processing use of (reg 0 r0) in insn 31:
  Adding insn 27 to worklist
Processing use of (reg 1 r1) in insn 31:
  Adding insn 28 to worklist
Processing use of (reg 2 r2) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 3 r3) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 139 [ irq ]) in insn 30:
  Adding insn 26 to worklist
Processing use of (subreg (reg 135 [ irq ]) 0) in insn 26:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 134 [ dev ]) in insn 28:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134 [ dev ]) in insn 27:
Processing use of (reg 13 sp) in insn 23:
Processing use of (reg 0 r0) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 1 r1) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 2 r2) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 133 [ D.19058 ]) in insn 22:
  Adding insn 12 to worklist
  Adding insn 16 to worklist
Processing use of (reg 134 [ dev ]) in insn 16:
Processing use of (reg 134 [ dev ]) in insn 12:
Processing use of (reg 135 [ irq ]) in insn 21:
Processing use of (reg 24 cc) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 133 [ D.19058 ]) in insn 13:
Processing use of (reg 24 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 137 [ debug_pci ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 136) in insn 8:
  Adding insn 7 to worklist


pcibios_update_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={4d,1u} r11={1d,6u} r12={3d} r13={1d,8u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={1d,4u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} 
;;    total ref usage 307{259d,48u,0e} in 20{18 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251
0[0,5] 1[5,5] 2[10,5] 3[15,4] 11[19,1] 12[20,3] 13[23,1] 14[24,2] 15[26,2] 16[28,2] 17[30,2] 18[32,2] 19[34,2] 20[36,2] 21[38,2] 22[40,2] 23[42,2] 24[44,4] 25[48,1] 26[49,1] 27[50,2] 28[52,2] 29[54,2] 30[56,2] 31[58,2] 32[60,2] 33[62,2] 34[64,2] 35[66,2] 36[68,2] 37[70,2] 38[72,2] 39[74,2] 40[76,2] 41[78,2] 42[80,2] 43[82,2] 44[84,2] 45[86,2] 46[88,2] 47[90,2] 48[92,2] 49[94,2] 50[96,2] 51[98,2] 52[100,2] 53[102,2] 54[104,2] 55[106,2] 56[108,2] 57[110,2] 58[112,2] 59[114,2] 60[116,2] 61[118,2] 62[120,2] 63[122,2] 64[124,2] 65[126,2] 66[128,2] 67[130,2] 68[132,2] 69[134,2] 70[136,2] 71[138,2] 72[140,2] 73[142,2] 74[144,2] 75[146,2] 76[148,2] 77[150,2] 78[152,2] 79[154,2] 80[156,2] 81[158,2] 82[160,2] 83[162,2] 84[164,2] 85[166,2] 86[168,2] 87[170,2] 88[172,2] 89[174,2] 90[176,2] 91[178,2] 92[180,2] 93[182,2] 94[184,2] 95[186,2] 96[188,2] 97[190,2] 98[192,2] 99[194,2] 100[196,2] 101[198,2] 102[200,2] 103[202,2] 104[204,2] 105[206,2] 106[208,2] 107[210,2] 108[212,2] 109[214,2] 110[216,2] 111[218,2] 112[220,2] 113[222,2] 114[224,2] 115[226,2] 116[228,2] 117[230,2] 118[232,2] 119[234,2] 120[236,2] 121[238,2] 122[240,2] 123[242,2] 124[244,2] 125[246,2] 126[248,2] 127[250,2] 133[252,2] 134[254,1] 135[255,1] 136[256,1] 137[257,1] 139[258,1] 
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137
;; live  kill	
;; rd  in  	(10)
4, 9, 14, 18, 19, 22, 23, 25, 48, 49
;; rd  gen 	(5)
47, 254, 255, 256, 257
;; rd  kill	(8)
44, 45, 46, 47, 254, 255, 256, 257

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/bios32.c:277 (set (reg/v/f:SI 134 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:277 (set (reg/v:SI 135 [ irq ])
        (reg:SI 1 r1 [ irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ irq ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/bios32.c:278 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:278 (set (reg:SI 137 [ debug_pci ])
        (mem/c/i:SI (reg/f:SI 136) [0 debug_pci+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ debug_pci ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ debug_pci ])
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/bios32.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(15)
4, 9, 14, 18, 19, 22, 23, 25, 47, 48, 49, 254, 255, 256, 257


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(15)
4, 9, 14, 18, 19, 22, 23, 25, 47, 48, 49, 254, 255, 256, 257
;; rd  gen 	(2)
46, 253
;; rd  kill	(6)
44, 45, 46, 47, 252, 253

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 include/linux/device.h:620 (set (reg/f:SI 133 [ D.19058 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19058 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 3 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; rd  out 	(16)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 253, 254, 255, 256, 257


;; Succ edge  5 [85.0%] 
;; Succ edge  4 [15.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 133
;; live  kill	
;; rd  in  	(16)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 253, 254, 255, 256, 257
;; rd  gen 	(1)
252
;; rd  kill	(2)
252, 253

;; Pred edge  3 [15.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 include/linux/kobject.h:82 (set (reg/f:SI 133 [ D.19058 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; rd  out 	(16)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 252, 254, 255, 256, 257


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(17)
4, 9, 14, 18, 19, 22, 23, 25, 46, 48, 49, 252, 253, 254, 255, 256, 257
;; rd  gen 	(1)
3
;; rd  kill	(7)
0, 1, 2, 3, 4, 24, 25

;; Pred edge  3 [85.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 17 16 18 5 73 "" [1 uses])

(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 5 arch/arm/kernel/bios32.c:279 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x113f96c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x113f96c0>)
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/bios32.c:279 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/bios32.c:279 (set (reg:SI 2 r2)
        (reg/f:SI 133 [ D.19058 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19058 ])
        (nil)))

(call_insn 23 22 24 5 arch/arm/kernel/bios32.c:279 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(16)
3, 9, 14, 18, 19, 22, 23, 46, 48, 49, 252, 253, 254, 255, 256, 257


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 139
;; live  kill	
;; rd  in  	(19)
3, 4, 9, 14, 18, 19, 22, 23, 25, 46, 47, 48, 49, 252, 253, 254, 255, 256, 257
;; rd  gen 	(2)
1, 258
;; rd  kill	(6)
0, 1, 2, 3, 4, 258

;; Pred edge  2 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 23 25 6 72 "" [1 uses])

(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 include/linux/pci.h:764 (set (reg:SI 139 [ irq ])
        (zero_extend:SI (subreg:QI (reg/v:SI 135 [ irq ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v:SI 135 [ irq ])
        (nil)))

(insn 27 26 28 6 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 6 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ dev ])
        (nil)))

(insn 29 28 30 6 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 60 [0x3c])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 6 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (reg:SI 139 [ irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ irq ])
        (nil)))

(call_insn/j 31 30 32 6 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(19)
1, 9, 14, 18, 19, 22, 23, 25, 46, 47, 48, 49, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 32 31 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_enable_device (pcibios_enable_device)[0:1065]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 38 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 52 (  2.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 55 (  2.5)


pcibios_enable_device

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,5u} r2={8d,3u} r3={8d,3u} r11={1d,21u} r12={5d} r13={1d,25u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={14d,10u} r25={1d,31u,1d} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d,2u} r135={2d,5u} r136={2d,2u} r137={2d,2u} r138={2d,3u} r139={1d,2u} r140={3d,1u} r142={1d,10u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} 
;;    total ref usage 709{536d,172u,1e} in 78{74 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502
0[0,10] 1[10,9] 2[19,8] 3[27,8] 11[35,1] 12[36,5] 13[41,1] 14[42,5] 15[47,4] 16[51,4] 17[55,4] 18[59,4] 19[63,4] 20[67,4] 21[71,4] 22[75,4] 23[79,4] 24[83,14] 25[97,1] 26[98,1] 27[99,4] 28[103,4] 29[107,4] 30[111,4] 31[115,4] 32[119,4] 33[123,4] 34[127,4] 35[131,4] 36[135,4] 37[139,4] 38[143,4] 39[147,4] 40[151,4] 41[155,4] 42[159,4] 43[163,4] 44[167,4] 45[171,4] 46[175,4] 47[179,4] 48[183,4] 49[187,4] 50[191,4] 51[195,4] 52[199,4] 53[203,4] 54[207,4] 55[211,4] 56[215,4] 57[219,4] 58[223,4] 59[227,4] 60[231,4] 61[235,4] 62[239,4] 63[243,4] 64[247,4] 65[251,4] 66[255,4] 67[259,4] 68[263,4] 69[267,4] 70[271,4] 71[275,4] 72[279,4] 73[283,4] 74[287,4] 75[291,4] 76[295,4] 77[299,4] 78[303,4] 79[307,4] 80[311,4] 81[315,4] 82[319,4] 83[323,4] 84[327,4] 85[331,4] 86[335,4] 87[339,4] 88[343,4] 89[347,4] 90[351,4] 91[355,4] 92[359,4] 93[363,4] 94[367,4] 95[371,4] 96[375,4] 97[379,4] 98[383,4] 99[387,4] 100[391,4] 101[395,4] 102[399,4] 103[403,4] 104[407,4] 105[411,4] 106[415,4] 107[419,4] 108[423,4] 109[427,4] 110[431,4] 111[435,4] 112[439,4] 113[443,4] 114[447,4] 115[451,4] 116[455,4] 117[459,4] 118[463,4] 119[467,4] 120[471,4] 121[475,4] 122[479,4] 123[483,4] 124[487,4] 125[491,4] 126[495,4] 127[499,4] 134[503,1] 135[504,2] 136[506,2] 137[508,2] 138[510,2] 139[512,1] 140[513,3] 142[516,1] 143[517,1] 144[518,1] 145[519,1] 146[520,1] 147[521,1] 148[522,1] 150[523,1] 151[524,1] 153[525,1] 154[526,1] 155[527,1] 156[528,1] 158[529,1] 159[530,1] 160[531,1] 161[532,1] 163[533,1] 164[534,1] 166[535,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d18(1){ }d26(2){ }d34(3){ }d35(11){ }d40(12){ }d41(13){ }d46(14){ }d97(25){ }d98(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
9, 18, 26, 34, 35, 40, 41, 46, 97, 98
;; rd  kill	(49)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 97, 98
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
9, 18, 26, 34, 35, 40, 41, 46, 97, 98

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d35(bb 0 insn -1) }u1(13){ d41(bb 0 insn -1) }u2(25){ d97(bb 0 insn -1) }u3(26){ d98(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 139 142 143 144
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 135 138 139 142 143 144
;; live  kill	 14 [lr]
;; rd  in  	(10)
9, 18, 26, 34, 35, 40, 41, 46, 97, 98
;; rd  gen 	(7)
7, 505, 511, 512, 516, 517, 518
;; rd  kill	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 42, 43, 44, 45, 46, 504, 505, 510, 511, 512, 516, 517, 518
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(15)
7, 18, 26, 34, 35, 40, 41, 97, 98, 505, 511, 512, 516, 517, 518
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 4
;;      reg 1 { d18(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 9
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 10
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 12
;;      reg 144 { d518(bb 2 insn 8) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { d41(bb 0 insn -1) }
;;      reg 0 { d8(bb 2 insn 9) }
;;      reg 1 { d17(bb 2 insn 10) }
;;      reg 2 { d25(bb 2 insn 11) }
;;      reg 3 { d33(bb 2 insn 12) }
;;   UD chains for insn luid 8 uid 14
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 9 uid 15
;;      reg 142 { d516(bb 2 insn 3) }

( 13 2 )->[3]->( 13 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ d35(bb 0 insn -1) }u19(13){ d41(bb 0 insn -1) }u20(25){ d97(bb 0 insn -1) }u21(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143
;; lr  def 	 24 [cc] 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 145 146
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 88, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
95, 519, 520
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 519, 520
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 95, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 18
;;      reg 138 { d511(bb 2 insn 16) d510(bb 13 insn 69) }
;;      reg 143 { d517(bb 2 insn 4) }
;;   UD chains for insn luid 1 uid 19
;;      reg 145 { d519(bb 3 insn 18) }
;;   UD chains for insn luid 2 uid 20
;;      reg 146 { d520(bb 3 insn 19) }
;;   UD chains for insn luid 3 uid 21
;;      reg 24 { d95(bb 3 insn 20) }

( 3 )->[4]->( 5 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ d35(bb 0 insn -1) }u28(13){ d41(bb 0 insn -1) }u29(25){ d97(bb 0 insn -1) }u30(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 147
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 95, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
94, 521
;; rd  kill	(15)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 521
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 94, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 23
;;      reg 135 { d505(bb 2 insn 15) d504(bb 13 insn 70) }
;;   UD chains for insn luid 1 uid 24
;;      reg 147 { d521(bb 4 insn 23) }
;;   UD chains for insn luid 2 uid 25
;;      reg 24 { d94(bb 4 insn 24) }

( 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ d35(bb 0 insn -1) }u35(13){ d41(bb 0 insn -1) }u36(25){ d97(bb 0 insn -1) }u37(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 148
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 94, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
93, 522
;; rd  kill	(15)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 522
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 93, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 27
;;      reg 135 { d505(bb 2 insn 15) d504(bb 13 insn 70) }
;;   UD chains for insn luid 1 uid 28
;;      reg 148 { d522(bb 5 insn 27) }
;;   UD chains for insn luid 2 uid 29
;;      reg 24 { d93(bb 5 insn 28) }

( 5 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ d35(bb 0 insn -1) }u42(13){ d41(bb 0 insn -1) }u43(25){ d97(bb 0 insn -1) }u44(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 93, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
92, 509
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 508, 509
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142
;; rd  out 	(31)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 509, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 31
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 32
;;      reg 137 { d509(bb 6 insn 31) }
;;   UD chains for insn luid 2 uid 33
;;      reg 24 { d92(bb 6 insn 32) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ d35(bb 0 insn -1) }u49(13){ d41(bb 0 insn -1) }u50(25){ d97(bb 0 insn -1) }u51(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 137
;; live  kill	
;; rd  in  	(31)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 509, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(1)
508
;; rd  kill	(2)
508, 509
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; rd  out 	(31)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 508, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 35
;;      reg 142 { d516(bb 2 insn 3) }

( 6 7 )->[8]->( 21 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ d35(bb 0 insn -1) }u54(13){ d41(bb 0 insn -1) }u55(25){ d97(bb 0 insn -1) }u56(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 140
;; live  kill	 14 [lr]
;; rd  in  	(32)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 508, 509, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
6, 515
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 42, 43, 44, 45, 46, 513, 514, 515
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(33)
6, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 508, 509, 510, 511, 512, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 40
;;      reg 137 { d509(bb 6 insn 31) d508(bb 7 insn 35) }
;;   UD chains for insn luid 2 uid 41
;;      reg 13 { d41(bb 0 insn -1) }
;;      reg 0 { d1(bb 8 insn 39) }
;;      reg 1 { d15(bb 8 insn 40) }

( 4 5 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ d35(bb 0 insn -1) }u62(13){ d41(bb 0 insn -1) }u63(25){ d97(bb 0 insn -1) }u64(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 150 151
;; live  kill	
;; rd  in  	(31)
7, 18, 26, 34, 35, 40, 41, 93, 94, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
90, 523, 524
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 523, 524
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 47
;;      reg 135 { d505(bb 2 insn 15) d504(bb 13 insn 70) }
;;   UD chains for insn luid 1 uid 48
;;      reg 151 { d524(bb 9 insn 47) }
;;   UD chains for insn luid 2 uid 49
;;      reg 150 { d523(bb 9 insn 48) }
;;   UD chains for insn luid 3 uid 50
;;      reg 24 { d90(bb 9 insn 49) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(11){ d35(bb 0 insn -1) }u70(13){ d41(bb 0 insn -1) }u71(25){ d97(bb 0 insn -1) }u72(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 153 154
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
525, 526
;; rd  kill	(2)
525, 526
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 52
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 54
;;      reg 153 { d525(bb 10 insn 52) }
;;   UD chains for insn luid 2 uid 55
;;      reg 25 { d97(bb 0 insn -1) }
;;      reg 154 { d526(bb 10 insn 54) }

( 9 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(11){ d35(bb 0 insn -1) }u78(13){ d41(bb 0 insn -1) }u79(25){ d97(bb 0 insn -1) }u80(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 155 156
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
89, 527, 528
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 527, 528
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 89, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 58
;;      reg 135 { d505(bb 2 insn 15) d504(bb 13 insn 70) }
;;   UD chains for insn luid 1 uid 59
;;      reg 156 { d528(bb 11 insn 58) }
;;   UD chains for insn luid 2 uid 60
;;      reg 155 { d527(bb 11 insn 59) }
;;   UD chains for insn luid 3 uid 61
;;      reg 24 { d89(bb 11 insn 60) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ d35(bb 0 insn -1) }u86(13){ d41(bb 0 insn -1) }u87(25){ d97(bb 0 insn -1) }u88(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 158 159
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 89, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
529, 530
;; rd  kill	(2)
529, 530
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 89, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 63
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 65
;;      reg 158 { d529(bb 12 insn 63) }
;;   UD chains for insn luid 2 uid 66
;;      reg 25 { d97(bb 0 insn -1) }
;;      reg 159 { d530(bb 12 insn 65) }

( 3 11 12 )->[13]->( 3 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(11){ d35(bb 0 insn -1) }u94(13){ d41(bb 0 insn -1) }u95(25){ d97(bb 0 insn -1) }u96(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 135 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 135 138
;; live  kill	
;; rd  in  	(31)
7, 18, 26, 34, 35, 40, 41, 89, 95, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
88, 504, 510
;; rd  kill	(18)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 504, 505, 510, 511
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(28)
7, 18, 26, 34, 35, 40, 41, 88, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 69
;;      reg 138 { d511(bb 2 insn 16) d510(bb 13 insn 69) }
;;   UD chains for insn luid 1 uid 70
;;      reg 135 { d505(bb 2 insn 15) d504(bb 13 insn 70) }
;;   UD chains for insn luid 2 uid 72
;;      reg 138 { d510(bb 13 insn 69) }
;;   UD chains for insn luid 3 uid 73
;;      reg 24 { d88(bb 13 insn 72) }

( 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u101(11){ d35(bb 0 insn -1) }u102(13){ d41(bb 0 insn -1) }u103(25){ d97(bb 0 insn -1) }u104(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 160 161
;; live  kill	
;; rd  in  	(28)
7, 18, 26, 34, 35, 40, 41, 88, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
87, 531, 532
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 531, 532
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 75
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 76
;;      reg 161 { d532(bb 14 insn 75) }
;;   UD chains for insn luid 2 uid 77
;;      reg 160 { d531(bb 14 insn 76) }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { d87(bb 14 insn 77) }

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(11){ d35(bb 0 insn -1) }u110(13){ d41(bb 0 insn -1) }u111(25){ d97(bb 0 insn -1) }u112(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 163 164
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532
;; rd  gen 	(2)
533, 534
;; rd  kill	(2)
533, 534
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; rd  out 	(32)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 80
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 82
;;      reg 163 { d533(bb 15 insn 80) }
;;   UD chains for insn luid 2 uid 83
;;      reg 25 { d97(bb 0 insn -1) }
;;      reg 164 { d534(bb 15 insn 82) }

( 14 15 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u117(11){ d35(bb 0 insn -1) }u118(13){ d41(bb 0 insn -1) }u119(25){ d97(bb 0 insn -1) }u120(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 134
;; live  kill	
;; rd  in  	(32)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(2)
86, 503
;; rd  kill	(15)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 503
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; rd  out 	(33)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 86
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 87
;;      reg 134 { d503(bb 16 insn 86) }
;;      reg 139 { d512(bb 2 insn 14) }
;;   UD chains for insn luid 2 uid 88
;;      reg 24 { d86(bb 16 insn 87) }

( 16 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u125(11){ d35(bb 0 insn -1) }u126(13){ d41(bb 0 insn -1) }u127(25){ d97(bb 0 insn -1) }u128(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	
;; rd  in  	(33)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(1)
514
;; rd  kill	(3)
513, 514, 515
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(34)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 514, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }

( 16 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u129(11){ d35(bb 0 insn -1) }u130(13){ d41(bb 0 insn -1) }u131(25){ d97(bb 0 insn -1) }u132(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; live  gen 	 24 [cc] 136
;; live  kill	
;; rd  in  	(33)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(2)
85, 507
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 506, 507
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; rd  out 	(34)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 507, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 95
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 96
;;      reg 136 { d507(bb 18 insn 95) }
;;   UD chains for insn luid 2 uid 97
;;      reg 24 { d85(bb 18 insn 96) }

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u136(11){ d35(bb 0 insn -1) }u137(13){ d41(bb 0 insn -1) }u138(25){ d97(bb 0 insn -1) }u139(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; live  gen 	 136
;; live  kill	
;; rd  in  	(34)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 507, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(1)
506
;; rd  kill	(2)
506, 507
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; rd  out 	(34)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 506, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 99
;;      reg 142 { d516(bb 2 insn 3) }

( 18 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u141(11){ d35(bb 0 insn -1) }u142(13){ d41(bb 0 insn -1) }u143(25){ d97(bb 0 insn -1) }u144(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 166
;; live  kill	 14 [lr]
;; rd  in  	(35)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 506, 507, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(3)
3, 513, 535
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 42, 43, 44, 45, 46, 513, 514, 515, 535
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(37)
3, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 506, 507, 510, 512, 513, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 104
;;      reg 136 { d507(bb 18 insn 95) d506(bb 19 insn 99) }
;;   UD chains for insn luid 2 uid 105
;;      reg 139 { d512(bb 2 insn 14) }
;;   UD chains for insn luid 3 uid 106
;;      reg 134 { d503(bb 16 insn 86) }
;;   UD chains for insn luid 4 uid 107
;;      reg 13 { d41(bb 0 insn -1) }
;;      reg 0 { d0(bb 20 insn 103) }
;;      reg 1 { d13(bb 20 insn 104) }
;;      reg 2 { d22(bb 20 insn 105) }
;;      reg 3 { d30(bb 20 insn 106) }
;;   UD chains for insn luid 5 uid 108
;;      reg 25 { d97(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 109
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 7 uid 110
;;      reg 142 { d516(bb 2 insn 3) }
;;   UD chains for insn luid 9 uid 112
;;      reg 166 { d535(bb 20 insn 108) }
;;   UD chains for insn luid 10 uid 113
;;      reg 13 { d41(bb 0 insn -1) }
;;      reg 0 { d4(bb 20 insn 109) }
;;      reg 1 { d11(bb 20 insn 110) }
;;      reg 2 { d20(bb 20 insn 111) }
;;      reg 3 { d28(bb 20 insn 112) }

( 8 20 17 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u162(11){ d35(bb 0 insn -1) }u163(13){ d41(bb 0 insn -1) }u164(25){ d97(bb 0 insn -1) }u165(26){ d98(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(47)
3, 6, 7, 18, 26, 34, 35, 40, 41, 85, 86, 92, 97, 98, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;; rd  gen 	(1)
2
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(45)
2, 18, 26, 34, 35, 40, 41, 85, 86, 92, 97, 98, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;;  UD chains for artificial uses
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 25 { d97(bb 0 insn -1) }
;;   reg 26 { d98(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 121
;;      reg 140 { d515(bb 8 insn 42) d514(bb 17 insn 90) d513(bb 20 insn 114) }
;;   UD chains for insn luid 1 uid 127
;;      reg 0 { d2(bb 21 insn 121) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u168(0){ d2(bb 21 insn 121) }u169(11){ d35(bb 0 insn -1) }u170(13){ d41(bb 0 insn -1) }u171(14){ }u172(25){ d97(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(45)
2, 18, 26, 34, 35, 40, 41, 85, 86, 92, 97, 98, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(45)
2, 18, 26, 34, 35, 40, 41, 85, 86, 92, 97, 98, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;;  UD chains for artificial uses
;;   reg 0 { d2(bb 21 insn 121) }
;;   reg 11 { d35(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d97(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 21 to worklist
  Adding insn 25 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 133 to worklist
  Adding insn 41 to worklist
  Adding insn 50 to worklist
  Adding insn 55 to worklist
  Adding insn 61 to worklist
  Adding insn 66 to worklist
  Adding insn 73 to worklist
  Adding insn 78 to worklist
  Adding insn 83 to worklist
  Adding insn 88 to worklist
  Adding insn 135 to worklist
  Adding insn 97 to worklist
  Adding insn 113 to worklist
  Adding insn 107 to worklist
  Adding insn 127 to worklist
Finished finding needed instructions:
  Adding insn 121 to worklist
Processing use of (reg 140 [ D.18842 ]) in insn 121:
  Adding insn 42 to worklist
  Adding insn 90 to worklist
  Adding insn 114 to worklist
Processing use of (reg 0 r0) in insn 127:
Processing use of (reg 13 sp) in insn 107:
Processing use of (reg 0 r0) in insn 107:
  Adding insn 103 to worklist
Processing use of (reg 1 r1) in insn 107:
  Adding insn 104 to worklist
Processing use of (reg 2 r2) in insn 107:
  Adding insn 105 to worklist
Processing use of (reg 3 r3) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 134 [ cmd.723 ]) in insn 106:
  Adding insn 86 to worklist
Processing use of (reg 25 sfp) in insn 86:
Processing use of (reg 139 [ old_cmd ]) in insn 105:
  Adding insn 14 to worklist
Processing use of (reg 25 sfp) in insn 14:
Processing use of (reg 136 [ D.19084 ]) in insn 104:
  Adding insn 95 to worklist
  Adding insn 99 to worklist
Processing use of (reg 142 [ dev ]) in insn 99:
  Adding insn 3 to worklist
Processing use of (reg 0 r0) in insn 3:
Processing use of (reg 142 [ dev ]) in insn 95:
Processing use of (reg 13 sp) in insn 113:
Processing use of (reg 0 r0) in insn 113:
  Adding insn 109 to worklist
Processing use of (reg 1 r1) in insn 113:
  Adding insn 110 to worklist
Processing use of (reg 2 r2) in insn 113:
  Adding insn 111 to worklist
Processing use of (reg 3 r3) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 166 [ cmd ]) in insn 112:
  Adding insn 108 to worklist
Processing use of (reg 25 sfp) in insn 108:
Processing use of (reg 142 [ dev ]) in insn 110:
Processing use of (reg 142 [ dev ]) in insn 109:
Processing use of (reg 24 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 136 [ D.19084 ]) in insn 96:
Processing use of (reg 24 cc) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 134 [ cmd.723 ]) in insn 87:
Processing use of (reg 139 [ old_cmd ]) in insn 87:
Processing use of (reg 25 sfp) in insn 83:
Processing use of (subreg (reg 164) 0) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 163 [ cmd ]) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 25 sfp) in insn 80:
Processing use of (reg 24 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 160) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 161 [ <variable>.class ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 142 [ dev ]) in insn 75:
Processing use of (reg 24 cc) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 138 [ idx ]) in insn 72:
  Adding insn 69 to worklist
Processing use of (reg 138 [ idx ]) in insn 69:
  Adding insn 16 to worklist
Processing use of (reg 25 sfp) in insn 66:
Processing use of (subreg (reg 159) 0) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 158 [ cmd ]) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 25 sfp) in insn 63:
Processing use of (reg 24 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 155) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 156 [ <variable>.flags ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 135 [ ivtmp.717 ]) in insn 58:
  Adding insn 15 to worklist
  Adding insn 70 to worklist
Processing use of (reg 135 [ ivtmp.717 ]) in insn 70:
Processing use of (reg 142 [ dev ]) in insn 15:
Processing use of (reg 25 sfp) in insn 55:
Processing use of (subreg (reg 154) 0) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 153 [ cmd ]) in insn 54:
  Adding insn 52 to worklist
Processing use of (reg 25 sfp) in insn 52:
Processing use of (reg 24 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 150) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 151 [ <variable>.flags ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 135 [ ivtmp.717 ]) in insn 47:
Processing use of (reg 13 sp) in insn 41:
Processing use of (reg 0 r0) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 1 r1) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 137 [ D.19078 ]) in insn 40:
  Adding insn 31 to worklist
  Adding insn 35 to worklist
Processing use of (reg 142 [ dev ]) in insn 35:
Processing use of (reg 142 [ dev ]) in insn 31:
Processing use of (reg 24 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 137 [ D.19078 ]) in insn 32:
Processing use of (reg 24 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 148 [ <variable>.end ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 135 [ ivtmp.717 ]) in insn 27:
Processing use of (reg 24 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 147 [ <variable>.start ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 135 [ ivtmp.717 ]) in insn 23:
Processing use of (reg 24 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 146) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 145) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 138 [ idx ]) in insn 18:
Processing use of (reg 143 [ mask ]) in insn 18:
  Adding insn 4 to worklist
Processing use of (reg 1 r1) in insn 4:
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 0 r0) in insn 13:
  Adding insn 9 to worklist
Processing use of (reg 1 r1) in insn 13:
  Adding insn 10 to worklist
Processing use of (reg 2 r2) in insn 13:
  Adding insn 11 to worklist
Processing use of (reg 3 r3) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 144) in insn 12:
  Adding insn 8 to worklist
Processing use of (reg 25 sfp) in insn 8:
Processing use of (reg 142 [ dev ]) in insn 10:
Processing use of (reg 142 [ dev ]) in insn 9:


pcibios_enable_device

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,5u} r2={8d,3u} r3={8d,3u} r11={1d,21u} r12={5d} r13={1d,25u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={14d,10u} r25={1d,31u,1d} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d,2u} r135={2d,5u} r136={2d,2u} r137={2d,2u} r138={2d,3u} r139={1d,2u} r140={3d,1u} r142={1d,10u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} 
;;    total ref usage 709{536d,172u,1e} in 78{74 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502
0[0,10] 1[10,9] 2[19,8] 3[27,8] 11[35,1] 12[36,5] 13[41,1] 14[42,5] 15[47,4] 16[51,4] 17[55,4] 18[59,4] 19[63,4] 20[67,4] 21[71,4] 22[75,4] 23[79,4] 24[83,14] 25[97,1] 26[98,1] 27[99,4] 28[103,4] 29[107,4] 30[111,4] 31[115,4] 32[119,4] 33[123,4] 34[127,4] 35[131,4] 36[135,4] 37[139,4] 38[143,4] 39[147,4] 40[151,4] 41[155,4] 42[159,4] 43[163,4] 44[167,4] 45[171,4] 46[175,4] 47[179,4] 48[183,4] 49[187,4] 50[191,4] 51[195,4] 52[199,4] 53[203,4] 54[207,4] 55[211,4] 56[215,4] 57[219,4] 58[223,4] 59[227,4] 60[231,4] 61[235,4] 62[239,4] 63[243,4] 64[247,4] 65[251,4] 66[255,4] 67[259,4] 68[263,4] 69[267,4] 70[271,4] 71[275,4] 72[279,4] 73[283,4] 74[287,4] 75[291,4] 76[295,4] 77[299,4] 78[303,4] 79[307,4] 80[311,4] 81[315,4] 82[319,4] 83[323,4] 84[327,4] 85[331,4] 86[335,4] 87[339,4] 88[343,4] 89[347,4] 90[351,4] 91[355,4] 92[359,4] 93[363,4] 94[367,4] 95[371,4] 96[375,4] 97[379,4] 98[383,4] 99[387,4] 100[391,4] 101[395,4] 102[399,4] 103[403,4] 104[407,4] 105[411,4] 106[415,4] 107[419,4] 108[423,4] 109[427,4] 110[431,4] 111[435,4] 112[439,4] 113[443,4] 114[447,4] 115[451,4] 116[455,4] 117[459,4] 118[463,4] 119[467,4] 120[471,4] 121[475,4] 122[479,4] 123[483,4] 124[487,4] 125[491,4] 126[495,4] 127[499,4] 134[503,1] 135[504,2] 136[506,2] 137[508,2] 138[510,2] 139[512,1] 140[513,3] 142[516,1] 143[517,1] 144[518,1] 145[519,1] 146[520,1] 147[521,1] 148[522,1] 150[523,1] 151[524,1] 153[525,1] 154[526,1] 155[527,1] 156[528,1] 158[529,1] 159[530,1] 160[531,1] 161[532,1] 163[533,1] 164[534,1] 166[535,1] 
(note 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 139 142 143 144
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 135 138 139 142 143 144
;; live  kill	 14 [lr]
;; rd  in  	(10)
9, 18, 26, 34, 35, 40, 41, 46, 97, 98
;; rd  gen 	(7)
7, 505, 511, 512, 516, 517, 518
;; rd  kill	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 42, 43, 44, 45, 46, 504, 505, 510, 511, 512, 516, 517, 518

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 arch/arm/kernel/bios32.c:620 (set (reg/v/f:SI 142 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:620 (set (reg/v:SI 143 [ mask ])
        (reg:SI 1 r1 [ mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ mask ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 include/linux/pci.h:755 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe]))
            (nil))))

(call_insn 13 12 14 2 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 14 13 15 2 arch/arm/kernel/bios32.c:626 (set (reg/v:SI 139 [ old_cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 15 14 16 2 arch/arm/kernel/bios32.c:626 (set (reg:SI 135 [ ivtmp.717 ])
        (reg/v/f:SI 142 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 71 2 arch/arm/kernel/bios32.c:627 (set (reg/v:SI 138 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(15)
7, 18, 26, 34, 35, 40, 41, 97, 98, 505, 511, 512, 516, 517, 518


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 13 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143
;; lr  def 	 24 [cc] 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 145 146
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 88, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
95, 519, 520
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 519, 520

;; Pred edge  13 [83.3%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 71 16 17 3 83 "" [1 uses])

(note 17 71 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/bios32.c:629 (set (reg:SI 145)
        (ashiftrt:SI (reg/v:SI 143 [ mask ])
            (reg/v:SI 138 [ idx ]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 3 arch/arm/kernel/bios32.c:629 (set (reg:SI 146)
        (and:SI (reg:SI 145)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 20 19 21 3 arch/arm/kernel/bios32.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(jump_insn 21 20 22 3 arch/arm/kernel/bios32.c:629 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 13 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 95, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  13 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 147
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 95, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
94, 521
;; rd  kill	(15)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 521

;; Pred edge  3 [50.0%]  (fallthru)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/kernel/bios32.c:633 (set (reg:SI 147 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/bios32.c:633 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ <variable>.start ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ <variable>.start ])
        (nil)))

(jump_insn 25 24 26 4 arch/arm/kernel/bios32.c:633 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 94, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 148
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 94, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
93, 522
;; rd  kill	(15)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 522

;; Pred edge  4 [50.0%]  (fallthru)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 5 arch/arm/kernel/bios32.c:633 discrim 1 (set (reg:SI 148 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/bios32.c:633 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ <variable>.end ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.end ])
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/bios32.c:633 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 93, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  6 [0.0%]  (fallthru,loop_exit)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 93, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
92, 509
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 508, 509

;; Pred edge  5 [0.0%]  (fallthru,loop_exit)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 include/linux/device.h:620 (set (reg/f:SI 137 [ D.19078 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 137 [ D.19078 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142
;; rd  out 	(31)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 509, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  8 [85.0%] 
;; Succ edge  7 [15.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 137
;; live  kill	
;; rd  in  	(31)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 509, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(1)
508
;; rd  kill	(2)
508, 509

;; Pred edge  6 [15.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 include/linux/kobject.h:82 (set (reg/f:SI 137 [ D.19078 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ dev ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; rd  out 	(31)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 508, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 140
;; live  kill	 14 [lr]
;; rd  in  	(32)
7, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 508, 509, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
6, 515
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 42, 43, 44, 45, 46, 513, 514, 515

;; Pred edge  6 [85.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 36 35 37 8 80 "" [1 uses])

(note 37 36 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 8 arch/arm/kernel/bios32.c:634 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11068d80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11068d80>)
        (nil)))

(insn 40 39 41 8 arch/arm/kernel/bios32.c:634 (set (reg:SI 1 r1)
        (reg/f:SI 137 [ D.19078 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137 [ D.19078 ])
        (nil)))

(call_insn 41 40 42 8 arch/arm/kernel/bios32.c:634 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 133 8 arch/arm/kernel/bios32.c:636 (set (reg:SI 140 [ D.18842 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(jump_insn 133 42 134 8 arch/arm/kernel/bios32.c:636 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 8 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(33)
6, 18, 26, 34, 35, 40, 41, 92, 97, 98, 504, 505, 508, 509, 510, 511, 512, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  21 [100.0%] 

(barrier 134 133 45)

;; Start of basic block ( 4 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 150 151
;; live  kill	
;; rd  in  	(31)
7, 18, 26, 34, 35, 40, 41, 93, 94, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
90, 523, 524
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 523, 524

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%] 
(code_label 45 134 46 9 79 "" [2 uses])

(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 9 arch/arm/kernel/bios32.c:638 (set (reg:SI 151 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 9 arch/arm/kernel/bios32.c:638 (set (reg:SI 150)
        (and:SI (reg:SI 151 [ <variable>.flags ])
            (const_int 256 [0x100]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.flags ])
        (nil)))

(insn 49 48 50 9 arch/arm/kernel/bios32.c:638 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(jump_insn 50 49 51 9 arch/arm/kernel/bios32.c:638 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 153 154
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
525, 526
;; rd  kill	(2)
525, 526

;; Pred edge  9 [50.0%]  (fallthru)
(note 51 50 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 54 10 arch/arm/kernel/bios32.c:639 (set (reg:SI 153 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 54 52 55 10 arch/arm/kernel/bios32.c:639 (set (reg:SI 154)
        (ior:SI (reg:SI 153 [ cmd ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 153 [ cmd ])
        (nil)))

(insn 55 54 56 10 arch/arm/kernel/bios32.c:639 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg:HI (reg:SI 154) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 155 156
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 90, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
89, 527, 528
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 527, 528

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 56 55 57 11 82 "" [1 uses])

(note 57 56 58 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 11 arch/arm/kernel/bios32.c:640 (set (reg:SI 156 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 11 arch/arm/kernel/bios32.c:640 (set (reg:SI 155)
        (and:SI (reg:SI 156 [ <variable>.flags ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 156 [ <variable>.flags ])
        (nil)))

(insn 60 59 61 11 arch/arm/kernel/bios32.c:640 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(jump_insn 61 60 62 11 arch/arm/kernel/bios32.c:640 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 89, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 158 159
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 89, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(2)
529, 530
;; rd  kill	(2)
529, 530

;; Pred edge  11 [50.0%]  (fallthru)
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 65 12 arch/arm/kernel/bios32.c:641 (set (reg:SI 158 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 65 63 66 12 arch/arm/kernel/bios32.c:641 (set (reg:SI 159)
        (ior:SI (reg:SI 158 [ cmd ])
            (const_int 2 [0x2]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 158 [ cmd ])
        (nil)))

(insn 66 65 67 12 arch/arm/kernel/bios32.c:641 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg:HI (reg:SI 159) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 89, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 135 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 135 138
;; live  kill	
;; rd  in  	(31)
7, 18, 26, 34, 35, 40, 41, 89, 95, 97, 98, 504, 505, 510, 511, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
88, 504, 510
;; rd  kill	(18)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 504, 505, 510, 511

;; Pred edge  3 [50.0%] 
;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 67 66 68 13 78 "" [2 uses])

(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 13 arch/arm/kernel/bios32.c:627 (set (reg/v:SI 138 [ idx ])
        (plus:SI (reg/v:SI 138 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 70 69 72 13 arch/arm/kernel/bios32.c:627 (set (reg:SI 135 [ ivtmp.717 ])
        (plus:SI (reg:SI 135 [ ivtmp.717 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 72 70 73 13 arch/arm/kernel/bios32.c:627 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ idx ])
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 74 13 arch/arm/kernel/bios32.c:627 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8333 [0x208d])
            (nil))))
;; End of basic block 13 -> ( 3 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; rd  out 	(28)
7, 18, 26, 34, 35, 40, 41, 88, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530


;; Succ edge  3 [83.3%]  (dfs_back)
;; Succ edge  14 [16.7%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 160 161
;; live  kill	
;; rd  in  	(28)
7, 18, 26, 34, 35, 40, 41, 88, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530
;; rd  gen 	(3)
87, 531, 532
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 531, 532

;; Pred edge  13 [16.7%]  (fallthru,loop_exit)
(note 74 73 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 14 arch/arm/kernel/bios32.c:647 (set (reg:SI 161 [ <variable>.class ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 14 arch/arm/kernel/bios32.c:647 (set (reg:SI 160)
        (lshiftrt:SI (reg:SI 161 [ <variable>.class ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.class ])
        (nil)))

(insn 77 76 78 14 arch/arm/kernel/bios32.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 78 77 79 14 arch/arm/kernel/bios32.c:647 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; rd  out 	(30)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532


;; Succ edge  15 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 163 164
;; live  kill	
;; rd  in  	(30)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532
;; rd  gen 	(2)
533, 534
;; rd  kill	(2)
533, 534

;; Pred edge  14 [28.0%]  (fallthru)
(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 82 15 arch/arm/kernel/bios32.c:648 (set (reg:SI 163 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 82 80 83 15 arch/arm/kernel/bios32.c:648 (set (reg:SI 164)
        (ior:SI (reg:SI 163 [ cmd ])
            (const_int 3 [0x3]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 163 [ cmd ])
        (nil)))

(insn 83 82 84 15 arch/arm/kernel/bios32.c:648 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg:HI (reg:SI 164) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; rd  out 	(32)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 134
;; live  kill	
;; rd  in  	(32)
7, 18, 26, 34, 35, 40, 41, 87, 97, 98, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(2)
86, 503
;; rd  kill	(15)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 503

;; Pred edge  14 [72.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 84 83 85 16 84 "" [1 uses])

(note 85 84 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 16 arch/arm/kernel/bios32.c:650 (set (reg:SI 134 [ cmd.723 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 87 86 88 16 arch/arm/kernel/bios32.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ cmd.723 ])
            (reg/v:SI 139 [ old_cmd ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 16 arch/arm/kernel/bios32.c:650 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 16 -> ( 18 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; rd  out 	(33)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  18 [0.0%] 
;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	
;; rd  in  	(33)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(1)
514
;; rd  kill	(3)
513, 514, 515

;; Pred edge  16 [100.0%]  (fallthru)
(note 89 88 90 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 135 17 arch/arm/kernel/bios32.c:655 (set (reg:SI 140 [ D.18842 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 135 90 136 17 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(34)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 514, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  21 [100.0%] 

(barrier 136 135 93)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; live  gen 	 24 [cc] 136
;; live  kill	
;; rd  in  	(33)
7, 18, 26, 34, 35, 40, 41, 86, 97, 98, 503, 504, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(2)
85, 507
;; rd  kill	(16)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 506, 507

;; Pred edge  16 [0.0%] 
(code_label 93 136 94 18 85 "" [1 uses])

(note 94 93 95 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 18 include/linux/device.h:620 (set (reg/f:SI 136 [ D.19084 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 18 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 136 [ D.19084 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 98 18 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; rd  out 	(34)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 507, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  20 [85.0%] 
;; Succ edge  19 [15.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; live  gen 	 136
;; live  kill	
;; rd  in  	(34)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 507, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(1)
506
;; rd  kill	(2)
506, 507

;; Pred edge  18 [15.0%]  (fallthru)
(note 98 97 99 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 19 include/linux/kobject.h:82 (set (reg/f:SI 136 [ D.19084 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; rd  out 	(34)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 506, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 166
;; live  kill	 14 [lr]
;; rd  in  	(35)
7, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 506, 507, 510, 512, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(3)
3, 513, 535
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 42, 43, 44, 45, 46, 513, 514, 515, 535

;; Pred edge  18 [85.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 100 99 101 20 86 "" [1 uses])

(note 101 100 103 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 103 101 104 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1138fb40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1138fb40>)
        (nil)))

(insn 104 103 105 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 1 r1)
        (reg/f:SI 136 [ D.19084 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ D.19084 ])
        (nil)))

(insn 105 104 106 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ old_cmd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ old_cmd ])
        (nil)))

(insn 106 105 107 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 3 r3)
        (reg:SI 134 [ cmd.723 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ cmd.723 ])
        (nil)))

(call_insn 107 106 108 20 arch/arm/kernel/bios32.c:651 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 108 107 109 20 include/linux/pci.h:768 (set (reg:SI 166 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 109 108 110 20 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 20 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ dev ])
        (nil)))

(insn 111 110 112 20 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 20 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 166 [ cmd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 166 [ cmd ])
        (nil)))

(call_insn 113 112 114 20 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 114 113 115 20 arch/arm/kernel/bios32.c:655 (set (reg:SI 140 [ D.18842 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(37)
3, 18, 26, 34, 35, 40, 41, 85, 97, 98, 503, 504, 506, 507, 510, 512, 513, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 8 20 17) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(47)
3, 6, 7, 18, 26, 34, 35, 40, 41, 85, 86, 92, 97, 98, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;; rd  gen 	(1)
2
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9

;; Pred edge  8 [100.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 115 114 116 21 81 "" [2 uses])

(note 116 115 121 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 121 116 127 21 arch/arm/kernel/bios32.c:656 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ D.18842 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.18842 ])
        (nil)))

(insn 127 121 0 21 arch/arm/kernel/bios32.c:656 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(45)
2, 18, 26, 34, 35, 40, 41, 85, 86, 92, 97, 98, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_fixup_bus (pcibios_fixup_bus)[0:1056]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 86 (  2.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 90 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 88 (  2.5)


pcibios_fixup_bus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,10u} r1={19d,9u} r2={19d,9u} r3={18d,8u} r11={1d,34u} r12={10d} r13={1d,43u} r14={10d,1u} r15={9d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={28d,19u} r25={1d,43u,4d} r26={1d,33u} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={9d} r103={9d} r104={9d} r105={9d} r106={9d} r107={9d} r108={9d} r109={9d} r110={9d} r111={9d} r112={9d} r113={9d} r114={9d} r115={9d} r116={9d} r117={9d} r118={9d} r119={9d} r120={9d} r121={9d} r122={9d} r123={9d} r124={9d} r125={9d} r126={9d} r127={9d} r133={1d,2u} r134={2d,8u} r135={2d,6u} r136={1d,2u,1d} r137={1d,2u} r138={2d,2u} r139={2d,2u} r142={3d,6u,2d} r143={2d,17u} r144={1d,5u} r145={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,2u} r150={2d,4u} r151={1d,2u} r152={1d,13u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r168={1d,1u,1d} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u,1d} r183={1d,2u,2d} r184={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u,1d} r195={1d,1u} r196={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r219={1d,3u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} 
;;    total ref usage 1531{1186d,333u,12e} in 163{154 regular + 9 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116
0[0,19] 1[19,19] 2[38,19] 3[57,18] 11[75,1] 12[76,10] 13[86,1] 14[87,10] 15[97,9] 16[106,9] 17[115,9] 18[124,9] 19[133,9] 20[142,9] 21[151,9] 22[160,9] 23[169,9] 24[178,28] 25[206,1] 26[207,1] 27[208,9] 28[217,9] 29[226,9] 30[235,9] 31[244,9] 32[253,9] 33[262,9] 34[271,9] 35[280,9] 36[289,9] 37[298,9] 38[307,9] 39[316,9] 40[325,9] 41[334,9] 42[343,9] 43[352,9] 44[361,9] 45[370,9] 46[379,9] 47[388,9] 48[397,9] 49[406,9] 50[415,9] 51[424,9] 52[433,9] 53[442,9] 54[451,9] 55[460,9] 56[469,9] 57[478,9] 58[487,9] 59[496,9] 60[505,9] 61[514,9] 62[523,9] 63[532,9] 64[541,9] 65[550,9] 66[559,9] 67[568,9] 68[577,9] 69[586,9] 70[595,9] 71[604,9] 72[613,9] 73[622,9] 74[631,9] 75[640,9] 76[649,9] 77[658,9] 78[667,9] 79[676,9] 80[685,9] 81[694,9] 82[703,9] 83[712,9] 84[721,9] 85[730,9] 86[739,9] 87[748,9] 88[757,9] 89[766,9] 90[775,9] 91[784,9] 92[793,9] 93[802,9] 94[811,9] 95[820,9] 96[829,9] 97[838,9] 98[847,9] 99[856,9] 100[865,9] 101[874,9] 102[883,9] 103[892,9] 104[901,9] 105[910,9] 106[919,9] 107[928,9] 108[937,9] 109[946,9] 110[955,9] 111[964,9] 112[973,9] 113[982,9] 114[991,9] 115[1000,9] 116[1009,9] 117[1018,9] 118[1027,9] 119[1036,9] 120[1045,9] 121[1054,9] 122[1063,9] 123[1072,9] 124[1081,9] 125[1090,9] 126[1099,9] 127[1108,9] 133[1117,1] 134[1118,2] 135[1120,2] 136[1122,1] 137[1123,1] 138[1124,2] 139[1126,2] 142[1128,3] 143[1131,2] 144[1133,1] 145[1134,1] 146[1135,1] 148[1136,1] 149[1137,1] 150[1138,2] 151[1140,1] 152[1141,1] 153[1142,1] 154[1143,1] 155[1144,1] 156[1145,1] 157[1146,1] 158[1147,1] 159[1148,1] 160[1149,1] 161[1150,1] 163[1151,1] 164[1152,1] 168[1153,1] 174[1154,1] 176[1155,1] 177[1156,1] 178[1157,1] 179[1158,1] 181[1159,1] 183[1160,1] 184[1161,1] 189[1162,1] 190[1163,1] 191[1164,1] 195[1165,1] 196[1166,1] 199[1167,1] 200[1168,1] 201[1169,1] 202[1170,1] 204[1171,1] 205[1172,1] 206[1173,1] 208[1174,1] 209[1175,1] 210[1176,1] 212[1177,1] 213[1178,1] 214[1179,1] 219[1180,1] 221[1181,1] 222[1182,1] 223[1183,1] 224[1184,1] 226[1185,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d18(0){ }d37(1){ }d56(2){ }d74(3){ }d75(11){ }d85(12){ }d86(13){ }d96(14){ }d206(25){ }d207(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
18, 37, 56, 74, 75, 85, 86, 96, 206, 207
;; rd  kill	(99)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 206, 207
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
18, 37, 56, 74, 75, 85, 86, 96, 206, 207

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d75(bb 0 insn -1) }u1(13){ d86(bb 0 insn -1) }u2(25){ d206(bb 0 insn -1) }u3(26){ d207(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 144 152 153
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 144 152 153
;; live  kill	
;; rd  in  	(10)
18, 37, 56, 74, 75, 85, 86, 96, 206, 207
;; rd  gen 	(4)
205, 1133, 1141, 1142
;; rd  kill	(31)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1133, 1141, 1142
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; rd  out 	(14)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d18(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 153 { d1142(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 9
;;      reg 24 { d205(bb 2 insn 8) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ d75(bb 0 insn -1) }u10(13){ d86(bb 0 insn -1) }u11(25){ d206(bb 0 insn -1) }u12(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  def 	 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  gen 	 154 155 156
;; live  kill	
;; rd  in  	(14)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142
;; rd  gen 	(3)
1143, 1144, 1145
;; rd  kill	(3)
1143, 1144, 1145
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; rd  out 	(17)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142, 1143, 1144, 1145
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 11
;;      reg 144 { d1133(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 12
;;      reg 152 { d1141(bb 2 insn 2) }
;;      reg 154 { d1143(bb 3 insn 11) }
;;   UD chains for insn luid 2 uid 13
;;      reg 144 { d1133(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 14
;;      reg 152 { d1141(bb 2 insn 2) }
;;      reg 155 { d1144(bb 3 insn 13) }
;;   UD chains for insn luid 4 uid 15
;;      reg 144 { d1133(bb 2 insn 6) }
;;   UD chains for insn luid 5 uid 16
;;      reg 152 { d1141(bb 2 insn 2) }
;;      reg 156 { d1145(bb 3 insn 15) }

( 3 2 )->[4]->( 23 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ d75(bb 0 insn -1) }u23(13){ d86(bb 0 insn -1) }u24(25){ d206(bb 0 insn -1) }u25(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 142 143 150 219 221 222 223 224 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  gen 	 142 143 150 219 221 222 223 224 226
;; live  kill	
;; rd  in  	(17)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142, 1143, 1144, 1145
;; rd  gen 	(9)
1130, 1131, 1139, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  kill	(13)
1128, 1129, 1130, 1131, 1132, 1138, 1139, 1180, 1181, 1182, 1183, 1184, 1185
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(26)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1130, 1131, 1133, 1139, 1141, 1142, 1143, 1144, 1145, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 283
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 19
;;      reg 150 { d1138(bb 4 insn 283) }
;;      reg 150 { d1138(bb 4 insn 283) }
;;   UD chains for insn luid 3 uid 55
;;      reg 25 { d206(bb 0 insn -1) }

( 10 24 )->[5]->( 10 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ d75(bb 0 insn -1) }u30(13){ d86(bb 0 insn -1) }u31(25){ d206(bb 0 insn -1) }u32(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(64)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 202, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
204, 1123
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1123
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 204, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 135 { d1121(bb 10 insn 50) d1120(bb 24 insn 163) }
;;   UD chains for insn luid 1 uid 26
;;      reg 137 { d1123(bb 5 insn 25) }
;;   UD chains for insn luid 2 uid 27
;;      reg 24 { d204(bb 5 insn 26) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ d75(bb 0 insn -1) }u37(13){ d86(bb 0 insn -1) }u38(25){ d206(bb 0 insn -1) }u39(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 157 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 157 158
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 204, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
203, 1146, 1147
;; rd  kill	(30)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1146, 1147
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 29
;;      reg 135 { d1121(bb 10 insn 50) d1120(bb 24 insn 163) }
;;   UD chains for insn luid 1 uid 30
;;      reg 158 { d1147(bb 6 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 157 { d1146(bb 6 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 24 { d203(bb 6 insn 31) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(11){ d75(bb 0 insn -1) }u45(13){ d86(bb 0 insn -1) }u46(25){ d206(bb 0 insn -1) }u47(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 138
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1125
;; rd  kill	(2)
1124, 1125
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(62)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 144 { d1133(bb 2 insn 6) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(11){ d75(bb 0 insn -1) }u50(13){ d86(bb 0 insn -1) }u51(25){ d206(bb 0 insn -1) }u52(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 138
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1124
;; rd  kill	(2)
1124, 1125
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(62)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 39
;;      reg 144 { d1133(bb 2 insn 6) }

( 8 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(11){ d75(bb 0 insn -1) }u55(13){ d86(bb 0 insn -1) }u56(25){ d206(bb 0 insn -1) }u57(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138
;; lr  def 	 159 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 159 160 161
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
1148, 1149, 1150
;; rd  kill	(3)
1148, 1149, 1150
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 42
;;      reg 137 { d1123(bb 5 insn 25) }
;;      reg 138 { d1125(bb 7 insn 34) d1124(bb 8 insn 39) }
;;   UD chains for insn luid 1 uid 43
;;      reg 135 { d1121(bb 10 insn 50) d1120(bb 24 insn 163) }
;;      reg 159 { d1148(bb 9 insn 42) }
;;   UD chains for insn luid 2 uid 44
;;      reg 135 { d1121(bb 10 insn 50) d1120(bb 24 insn 163) }
;;   UD chains for insn luid 3 uid 45
;;      reg 138 { d1125(bb 7 insn 34) d1124(bb 8 insn 39) }
;;      reg 160 { d1149(bb 9 insn 44) }
;;   UD chains for insn luid 4 uid 46
;;      reg 135 { d1121(bb 10 insn 50) d1120(bb 24 insn 163) }
;;      reg 161 { d1150(bb 9 insn 45) }

( 5 9 )->[10]->( 5 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(11){ d75(bb 0 insn -1) }u68(13){ d86(bb 0 insn -1) }u69(25){ d206(bb 0 insn -1) }u70(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; lr  def 	 24 [cc] 135 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 135 139
;; live  kill	
;; rd  in  	(64)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 204, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
202, 1121, 1127
;; rd  kill	(32)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1120, 1121, 1126, 1127
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 202, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 49
;;      reg 139 { d1127(bb 10 insn 49) d1126(bb 24 insn 269) }
;;   UD chains for insn luid 1 uid 50
;;      reg 135 { d1121(bb 10 insn 50) d1120(bb 24 insn 163) }
;;   UD chains for insn luid 2 uid 52
;;      reg 139 { d1127(bb 10 insn 49) }
;;   UD chains for insn luid 3 uid 53
;;      reg 24 { d202(bb 10 insn 52) }

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(11){ d75(bb 0 insn -1) }u76(13){ d86(bb 0 insn -1) }u77(25){ d206(bb 0 insn -1) }u78(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 163 164
;; live  kill	 14 [lr]
;; rd  in  	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 202, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(4)
16, 200, 1151, 1152
;; rd  kill	(59)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1151, 1152
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 56
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 57
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 3 uid 59
;;      reg 219 { d1180(bb 4 insn 55) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 4 uid 60
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d17(bb 11 insn 56) }
;;      reg 1 { d36(bb 11 insn 57) }
;;      reg 2 { d45(bb 11 insn 271) }
;;      reg 3 { d60(bb 11 insn 59) }
;;   UD chains for insn luid 5 uid 61
;;      reg 25 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 62
;;      reg 163 { d1151(bb 11 insn 61) }
;;   UD chains for insn luid 7 uid 63
;;      reg 164 { d1152(bb 11 insn 62) }
;;   UD chains for insn luid 8 uid 64
;;      reg 24 { d200(bb 11 insn 63) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(11){ d75(bb 0 insn -1) }u93(13){ d86(bb 0 insn -1) }u94(25){ d206(bb 0 insn -1) }u95(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 142
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1129
;; rd  kill	(3)
1128, 1129, 1130
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(55)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1129, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 67
;;      reg 142 { d1130(bb 4 insn 21) d1129(bb 12 insn 67) d1128(bb 16 insn 101) }
;;   eq_note reg 142 { }

( 11 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(11){ d75(bb 0 insn -1) }u99(13){ d86(bb 0 insn -1) }u100(25){ d206(bb 0 insn -1) }u101(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 221
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 168
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
182, 1153
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1153
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 182, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 72
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 74
;;      reg 168 { d1153(bb 13 insn 72) }
;;      reg 221 { d1181(bb 4 insn 70) }
;;   eq_note reg 168 { }
;;   UD chains for insn luid 2 uid 75
;;      reg 24 { d182(bb 13 insn 74) }

( 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(11){ d75(bb 0 insn -1) }u108(13){ d86(bb 0 insn -1) }u109(25){ d206(bb 0 insn -1) }u110(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 223
;; lr  def 	 24 [cc] 136 174 176 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 136 174 176 177 178 179
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 182, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(7)
198, 1122, 1154, 1155, 1156, 1157, 1158
;; rd  kill	(34)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1122, 1154, 1155, 1156, 1157, 1158
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 77
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 81
;;      reg 136 { d1122(bb 14 insn 77) }
;;      reg 223 { d1183(bb 4 insn 78) }
;;   eq_note reg 136 { }
;;   UD chains for insn luid 2 uid 82
;;      reg 24 { d181(bb 14 insn 81) }
;;   UD chains for insn luid 3 uid 84
;;      reg 136 { d1122(bb 14 insn 77) }
;;   UD chains for insn luid 4 uid 85
;;      reg 24 { d199(bb 14 insn 84) }
;;   UD chains for insn luid 5 uid 87
;;      reg 174 { d1154(bb 14 insn 82) }
;;      reg 176 { d1155(bb 14 insn 85) }
;;   UD chains for insn luid 6 uid 88
;;      reg 177 { d1156(bb 14 insn 87) }
;;   UD chains for insn luid 7 uid 89
;;      reg 178 { d1157(bb 14 insn 88) }
;;   UD chains for insn luid 8 uid 90
;;      reg 179 { d1158(bb 14 insn 89) }
;;   UD chains for insn luid 9 uid 91
;;      reg 24 { d198(bb 14 insn 90) }

( 13 14 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u124(11){ d75(bb 0 insn -1) }u125(13){ d86(bb 0 insn -1) }u126(25){ d206(bb 0 insn -1) }u127(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 222
;; lr  def 	 24 [cc] 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 181
;; live  kill	
;; rd  in  	(58)
16, 37, 56, 74, 75, 85, 86, 182, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
180, 1159
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1159
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 180, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 95
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 96
;;      reg 181 { d1159(bb 15 insn 95) }
;;      reg 222 { d1182(bb 4 insn 94) }
;;   eq_note reg 181 { }
;;   UD chains for insn luid 2 uid 97
;;      reg 24 { d180(bb 15 insn 96) }

( 14 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(11){ d75(bb 0 insn -1) }u134(13){ d86(bb 0 insn -1) }u135(25){ d206(bb 0 insn -1) }u136(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 142
;; live  kill	
;; rd  in  	(58)
16, 37, 56, 74, 75, 85, 86, 180, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1128
;; rd  kill	(3)
1128, 1129, 1130
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(56)
16, 37, 56, 74, 75, 85, 86, 180, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 101
;;      reg 142 { d1130(bb 4 insn 21) d1129(bb 12 insn 67) d1128(bb 16 insn 101) }
;;   eq_note reg 142 { }

( 15 16 )->[17]->( 20 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(11){ d75(bb 0 insn -1) }u140(13){ d86(bb 0 insn -1) }u141(25){ d206(bb 0 insn -1) }u142(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 224
;; lr  def 	 24 [cc] 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 183 184
;; live  kill	
;; rd  in  	(58)
16, 37, 56, 74, 75, 85, 86, 180, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
179, 1160, 1161
;; rd  kill	(30)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1160, 1161
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 104
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 105
;;      reg 184 { d1161(bb 17 insn 104) }
;;   UD chains for insn luid 2 uid 107
;;      reg 183 { d1160(bb 17 insn 105) }
;;      reg 224 { d1184(bb 4 insn 106) }
;;   eq_note reg 183 { }
;;   UD chains for insn luid 3 uid 108
;;      reg 24 { d179(bb 17 insn 107) }

( 17 )->[18]->( 19 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u149(11){ d75(bb 0 insn -1) }u150(13){ d86(bb 0 insn -1) }u151(25){ d206(bb 0 insn -1) }u152(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 226
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
178
;; rd  kill	(28)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 110
;;      reg 183 { d1160(bb 17 insn 105) }
;;      reg 226 { d1185(bb 4 insn 109) }
;;   eq_note reg 183 { }
;;   UD chains for insn luid 1 uid 111
;;      reg 24 { d178(bb 18 insn 110) }

( 18 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ d75(bb 0 insn -1) }u-1(13){ d86(bb 0 insn -1) }u-1(25){ d206(bb 0 insn -1) }u-1(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }

( 17 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(11){ d75(bb 0 insn -1) }u158(13){ d86(bb 0 insn -1) }u159(25){ d206(bb 0 insn -1) }u160(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 151 189 190 191
;; live  kill	 14 [lr]
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(5)
12, 1140, 1162, 1163, 1164
;; rd  kill	(33)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1140, 1162, 1163, 1164
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
12, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 117
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 118
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 3 uid 120
;;      reg 219 { d1180(bb 4 insn 55) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 4 uid 121
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d15(bb 20 insn 117) }
;;      reg 1 { d34(bb 20 insn 118) }
;;      reg 2 { d44(bb 20 insn 277) }
;;      reg 3 { d59(bb 20 insn 120) }
;;   UD chains for insn luid 5 uid 122
;;      reg 25 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 124
;;      reg 189 { d1162(bb 20 insn 122) }
;;   UD chains for insn luid 7 uid 125
;;      reg 190 { d1163(bb 20 insn 124) }
;;   UD chains for insn luid 8 uid 127
;;      reg 191 { d1164(bb 20 insn 125) }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 9 uid 128
;;      reg 25 { d206(bb 0 insn -1) }
;;      reg 151 { d1140(bb 20 insn 127) }
;;   UD chains for insn luid 10 uid 129
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 11 uid 130
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 13 uid 132
;;      reg 151 { d1140(bb 20 insn 127) }
;;   UD chains for insn luid 14 uid 133
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d13(bb 20 insn 129) }
;;      reg 1 { d32(bb 20 insn 130) }
;;      reg 2 { d43(bb 20 insn 278) }
;;      reg 3 { d71(bb 20 insn 132) }

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u185(11){ d75(bb 0 insn -1) }u186(13){ d86(bb 0 insn -1) }u187(25){ d206(bb 0 insn -1) }u188(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 195 196
;; live  kill	 14 [lr]
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(4)
8, 1117, 1165, 1166
;; rd  kill	(32)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1117, 1165, 1166
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
8, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 139
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 140
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 3 uid 142
;;      reg 219 { d1180(bb 4 insn 55) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 4 uid 143
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d11(bb 21 insn 139) }
;;      reg 1 { d30(bb 21 insn 140) }
;;      reg 2 { d42(bb 21 insn 281) }
;;      reg 3 { d58(bb 21 insn 142) }
;;   UD chains for insn luid 5 uid 144
;;      reg 25 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 146
;;      reg 195 { d1165(bb 21 insn 144) }
;;   UD chains for insn luid 7 uid 147
;;      reg 196 { d1166(bb 21 insn 146) }
;;   UD chains for insn luid 8 uid 148
;;      reg 25 { d206(bb 0 insn -1) }
;;      reg 133 { d1117(bb 21 insn 147) }
;;   UD chains for insn luid 9 uid 149
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 10 uid 150
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;   UD chains for insn luid 12 uid 152
;;      reg 133 { d1117(bb 21 insn 147) }
;;   UD chains for insn luid 13 uid 153
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d9(bb 21 insn 149) }
;;      reg 1 { d28(bb 21 insn 150) }
;;      reg 2 { d41(bb 21 insn 282) }
;;      reg 3 { d68(bb 21 insn 152) }

( 18 21 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u211(11){ d75(bb 0 insn -1) }u212(13){ d86(bb 0 insn -1) }u213(25){ d206(bb 0 insn -1) }u214(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 143
;; live  kill	
;; rd  in  	(60)
8, 12, 16, 37, 56, 74, 75, 85, 86, 178, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1132
;; rd  kill	(2)
1131, 1132
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(59)
8, 12, 16, 37, 56, 74, 75, 85, 86, 178, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 156
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }

( 22 4 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u216(11){ d75(bb 0 insn -1) }u217(13){ d86(bb 0 insn -1) }u218(25){ d206(bb 0 insn -1) }u219(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 178, 179, 205, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
193
;; rd  kill	(28)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 160
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }
;;      reg 150 { d1139(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 161
;;      reg 24 { d193(bb 23 insn 160) }

( 23 )->[24]->( 5 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u223(11){ d75(bb 0 insn -1) }u224(13){ d86(bb 0 insn -1) }u225(25){ d206(bb 0 insn -1) }u226(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 135 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 135 139
;; live  kill	
;; rd  in  	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1120, 1126
;; rd  kill	(4)
1120, 1121, 1126, 1127
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1120, 1122, 1123, 1124, 1125, 1126, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 163
;;      reg 143 { d1132(bb 22 insn 156) d1131(bb 4 insn 19) }

( 23 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u228(11){ d75(bb 0 insn -1) }u229(13){ d86(bb 0 insn -1) }u230(25){ d206(bb 0 insn -1) }u231(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 134 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134 214
;; live  kill	
;; rd  in  	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1119, 1179
;; rd  kill	(3)
1118, 1119, 1179
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 169
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 173
;;      reg 25 { d206(bb 0 insn -1) }

( 27 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u234(11){ d75(bb 0 insn -1) }u235(13){ d86(bb 0 insn -1) }u236(25){ d206(bb 0 insn -1) }u237(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 214
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 149 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 149 199 200
;; live  kill	 14 [lr]
;; rd  in  	(68)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(5)
2, 1118, 1137, 1167, 1168
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1118, 1119, 1137, 1167, 1168
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; rd  out 	(62)
2, 37, 56, 74, 75, 85, 86, 189, 206, 207, 1117, 1118, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 174
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;   UD chains for insn luid 1 uid 175
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;   UD chains for insn luid 3 uid 177
;;      reg 214 { d1179(bb 25 insn 173) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 4 uid 178
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d7(bb 26 insn 174) }
;;      reg 1 { d26(bb 26 insn 175) }
;;      reg 2 { d40(bb 26 insn 265) }
;;      reg 3 { d61(bb 26 insn 177) }
;;   UD chains for insn luid 5 uid 179
;;      reg 25 { d206(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 181
;;      reg 142 { d1130(bb 4 insn 21) d1129(bb 12 insn 67) d1128(bb 16 insn 101) }
;;      reg 199 { d1167(bb 26 insn 179) }
;;   UD chains for insn luid 7 uid 182
;;      reg 200 { d1168(bb 26 insn 181) }
;;   UD chains for insn luid 8 uid 183
;;      reg 25 { d206(bb 0 insn -1) }
;;      reg 149 { d1137(bb 26 insn 182) }
;;   UD chains for insn luid 9 uid 184
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;   UD chains for insn luid 10 uid 185
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;   UD chains for insn luid 12 uid 187
;;      reg 149 { d1137(bb 26 insn 182) }
;;   UD chains for insn luid 13 uid 188
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d5(bb 26 insn 184) }
;;      reg 1 { d24(bb 26 insn 185) }
;;      reg 2 { d39(bb 26 insn 266) }
;;      reg 3 { d65(bb 26 insn 187) }
;;   UD chains for insn luid 14 uid 189
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;   UD chains for insn luid 15 uid 190
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;   UD chains for insn luid 18 uid 193
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d3(bb 26 insn 189) }
;;      reg 1 { d22(bb 26 insn 190) }
;;      reg 2 { d38(bb 26 insn 267) }
;;      reg 3 { d57(bb 26 insn 268) }
;;   UD chains for insn luid 19 uid 194
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }

( 26 25 )->[27]->( 26 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u269(11){ d75(bb 0 insn -1) }u270(13){ d86(bb 0 insn -1) }u271(25){ d206(bb 0 insn -1) }u272(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(69)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 193, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
189
;; rd  kill	(28)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; rd  out 	(68)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 199
;;      reg 134 { d1119(bb 25 insn 169) d1118(bb 26 insn 194) }
;;      reg 150 { d1139(bb 4 insn 19) }
;;   UD chains for insn luid 1 uid 200
;;      reg 24 { d189(bb 27 insn 199) }

( 27 )->[28]->( 29 34 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u276(11){ d75(bb 0 insn -1) }u277(13){ d86(bb 0 insn -1) }u278(25){ d206(bb 0 insn -1) }u279(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 148
;; live  kill	
;; rd  in  	(68)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
188, 1136
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1136
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; rd  out 	(69)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 202
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 203
;;      reg 148 { d1136(bb 28 insn 202) }
;;   UD chains for insn luid 2 uid 204
;;      reg 24 { d188(bb 28 insn 203) }

( 28 )->[29]->( 30 34 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u283(11){ d75(bb 0 insn -1) }u284(13){ d86(bb 0 insn -1) }u285(25){ d206(bb 0 insn -1) }u286(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; live  gen 	 24 [cc] 201
;; live  kill	
;; rd  in  	(69)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
187, 1169
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1169
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(70)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 187, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 206
;;      reg 148 { d1136(bb 28 insn 202) }
;;   UD chains for insn luid 1 uid 207
;;      reg 201 { d1169(bb 29 insn 206) }
;;   UD chains for insn luid 2 uid 208
;;      reg 24 { d187(bb 29 insn 207) }

( 29 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u290(11){ d75(bb 0 insn -1) }u291(13){ d86(bb 0 insn -1) }u292(25){ d206(bb 0 insn -1) }u293(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 202
;; live  kill	
;; rd  in  	(70)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 187, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
186, 1170
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1170
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(71)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 211
;;      reg 142 { d1130(bb 4 insn 21) d1129(bb 12 insn 67) d1128(bb 16 insn 101) }
;;   UD chains for insn luid 1 uid 212
;;      reg 202 { d1170(bb 30 insn 211) }
;;   UD chains for insn luid 2 uid 213
;;      reg 24 { d186(bb 30 insn 212) }

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u297(11){ d75(bb 0 insn -1) }u298(13){ d86(bb 0 insn -1) }u299(25){ d206(bb 0 insn -1) }u300(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 204 205
;; live  kill	
;; rd  in  	(71)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1171, 1172
;; rd  kill	(2)
1171, 1172
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(73)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 215
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 217
;;      reg 204 { d1171(bb 31 insn 215) }
;;   UD chains for insn luid 2 uid 218
;;      reg 152 { d1141(bb 2 insn 2) }
;;      reg 205 { d1172(bb 31 insn 217) }

( 30 31 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u305(11){ d75(bb 0 insn -1) }u306(13){ d86(bb 0 insn -1) }u307(25){ d206(bb 0 insn -1) }u308(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 206
;; live  kill	
;; rd  in  	(73)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
185, 1173
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1173
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(74)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 221
;;      reg 142 { d1130(bb 4 insn 21) d1129(bb 12 insn 67) d1128(bb 16 insn 101) }
;;   UD chains for insn luid 1 uid 222
;;      reg 206 { d1173(bb 32 insn 221) }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { d185(bb 32 insn 222) }

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u312(11){ d75(bb 0 insn -1) }u313(13){ d86(bb 0 insn -1) }u314(25){ d206(bb 0 insn -1) }u315(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 208 209
;; live  kill	
;; rd  in  	(74)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1174, 1175
;; rd  kill	(2)
1174, 1175
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(76)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 225
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 227
;;      reg 208 { d1174(bb 33 insn 225) }
;;   UD chains for insn luid 2 uid 228
;;      reg 152 { d1141(bb 2 insn 2) }
;;      reg 209 { d1175(bb 33 insn 227) }

( 28 29 32 33 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u320(11){ d75(bb 0 insn -1) }u321(13){ d86(bb 0 insn -1) }u322(25){ d206(bb 0 insn -1) }u323(26){ d207(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 146 210 212 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 145 146 210 212 213
;; live  kill	 14 [lr]
;; rd  in  	(78)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 187, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(6)
1, 1134, 1135, 1176, 1177, 1178
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1134, 1135, 1176, 1177, 1178
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(78)
1, 37, 56, 74, 75, 85, 86, 185, 187, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d206(bb 0 insn -1) }
;;   reg 26 { d207(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 231
;;      reg 152 { d1141(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 232
;;      reg 142 { d1130(bb 4 insn 21) d1129(bb 12 insn 67) d1128(bb 16 insn 101) }
;;   UD chains for insn luid 4 uid 260
;;      reg 210 { d1176(bb 34 insn 232) }
;;   UD chains for insn luid 5 uid 261
;;      reg 24 { d183(bb 34 insn 260) }
;;      reg 212 { d1177(bb 34 insn 258) }
;;      reg 213 { d1178(bb 34 insn 259) }
;;   UD chains for insn luid 7 uid 246
;;      reg 146 { d1135(bb 34 insn 231) }
;;   UD chains for insn luid 8 uid 247
;;      reg 145 { d1134(bb 34 insn 261) }
;;   UD chains for insn luid 9 uid 248
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d0(bb 34 insn 245) }
;;      reg 1 { d20(bb 34 insn 246) }
;;      reg 2 { d47(bb 34 insn 247) }

( 34 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u336(11){ d75(bb 0 insn -1) }u337(13){ d86(bb 0 insn -1) }u338(14){ }u339(25){ d206(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(78)
1, 37, 56, 74, 75, 85, 86, 185, 187, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(78)
1, 37, 56, 74, 75, 85, 86, 185, 187, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;;  UD chains for artificial uses
;;   reg 11 { d75(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d206(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 284 to worklist
  Adding insn 27 to worklist
  Adding insn 32 to worklist
  Adding insn 286 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 53 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 75 to worklist
  Adding insn 91 to worklist
  Adding insn 97 to worklist
  Adding insn 108 to worklist
  Adding insn 111 to worklist
  Adding insn 289 to worklist
  Adding insn 291 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 121 to worklist
  Adding insn 153 to worklist
  Adding insn 148 to worklist
  Adding insn 143 to worklist
  Adding insn 161 to worklist
  Adding insn 293 to worklist
  Adding insn 295 to worklist
  Adding insn 193 to worklist
  Adding insn 188 to worklist
  Adding insn 183 to worklist
  Adding insn 178 to worklist
  Adding insn 200 to worklist
  Adding insn 204 to worklist
  Adding insn 208 to worklist
  Adding insn 213 to worklist
  Adding insn 218 to worklist
  Adding insn 223 to worklist
  Adding insn 228 to worklist
  Adding insn 248 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 248:
Processing use of (reg 0 r0) in insn 248:
  Adding insn 245 to worklist
Processing use of (reg 1 r1) in insn 248:
  Adding insn 246 to worklist
Processing use of (reg 2 r2) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 145 [ iftmp.308 ]) in insn 247:
  Adding insn 261 to worklist
Processing use of (reg 24 cc) in insn 261:
  Adding insn 260 to worklist
Processing use of (reg 212) in insn 261:
  Adding insn 258 to worklist
Processing use of (reg 213) in insn 261:
  Adding insn 259 to worklist
Processing use of (reg 210) in insn 260:
  Adding insn 232 to worklist
Processing use of (reg 142 [ features ]) in insn 232:
  Adding insn 21 to worklist
  Adding insn 67 to worklist
  Adding insn 101 to worklist
Processing use of (reg 142 [ features ]) in insn 101:
Processing use of (reg 142 [ features ]) in insn 67:
Processing use of (reg 146 [ D.18642 ]) in insn 246:
  Adding insn 231 to worklist
Processing use of (reg 152 [ bus ]) in insn 231:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 152 [ bus ]) in insn 228:
Processing use of (subreg (reg 209) 0) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 208 [ <variable>.bridge_ctl ]) in insn 227:
  Adding insn 225 to worklist
Processing use of (reg 152 [ bus ]) in insn 225:
Processing use of (reg 24 cc) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 206) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 142 [ features ]) in insn 221:
Processing use of (reg 152 [ bus ]) in insn 218:
Processing use of (subreg (reg 205) 0) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 204 [ <variable>.bridge_ctl ]) in insn 217:
  Adding insn 215 to worklist
Processing use of (reg 152 [ bus ]) in insn 215:
Processing use of (reg 24 cc) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 202) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 142 [ features ]) in insn 211:
Processing use of (reg 24 cc) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 201 [ <variable>.hdr_type ]) in insn 207:
  Adding insn 206 to worklist
Processing use of (reg 148 [ D.18625 ]) in insn 206:
  Adding insn 202 to worklist
Processing use of (reg 152 [ bus ]) in insn 202:
Processing use of (reg 24 cc) in insn 204:
  Adding insn 203 to worklist
Processing use of (reg 148 [ D.18625 ]) in insn 203:
Processing use of (reg 24 cc) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 134 [ dev.764 ]) in insn 199:
  Adding insn 169 to worklist
  Adding insn 194 to worklist
Processing use of (reg 150 [ D.18622 ]) in insn 199:
  Adding insn 19 to worklist
Processing use of (reg 150 [ D.18622 ]) in insn 19:
  Adding insn 283 to worklist
Processing use of (reg 150 [ D.18622 ]) in insn 19:
Processing use of (reg 152 [ bus ]) in insn 283:
Processing use of (reg 134 [ dev.764 ]) in insn 194:
Processing use of (reg 152 [ bus ]) in insn 169:
Processing use of (reg 13 sp) in insn 178:
Processing use of (reg 0 r0) in insn 178:
  Adding insn 174 to worklist
Processing use of (reg 1 r1) in insn 178:
  Adding insn 175 to worklist
Processing use of (reg 2 r2) in insn 178:
  Adding insn 265 to worklist
Processing use of (reg 3 r3) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 214) in insn 177:
  Adding insn 173 to worklist
Processing use of (reg 25 sfp) in insn 173:
Processing use of (reg 134 [ dev.764 ]) in insn 175:
Processing use of (reg 134 [ dev.764 ]) in insn 174:
Processing use of (reg 25 sfp) in insn 183:
Processing use of (subreg (reg 149 [ cmd.306 ]) 0) in insn 183:
  Adding insn 182 to worklist
Processing use of (subreg (reg 200) 0) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 142 [ features ]) in insn 181:
Processing use of (reg 199 [ cmd ]) in insn 181:
  Adding insn 179 to worklist
Processing use of (reg 25 sfp) in insn 179:
Processing use of (reg 13 sp) in insn 188:
Processing use of (reg 0 r0) in insn 188:
  Adding insn 184 to worklist
Processing use of (reg 1 r1) in insn 188:
  Adding insn 185 to worklist
Processing use of (reg 2 r2) in insn 188:
  Adding insn 266 to worklist
Processing use of (reg 3 r3) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 149 [ cmd.306 ]) in insn 187:
Processing use of (reg 134 [ dev.764 ]) in insn 185:
Processing use of (reg 134 [ dev.764 ]) in insn 184:
Processing use of (reg 13 sp) in insn 193:
Processing use of (reg 0 r0) in insn 193:
  Adding insn 189 to worklist
Processing use of (reg 1 r1) in insn 193:
  Adding insn 190 to worklist
Processing use of (reg 2 r2) in insn 193:
  Adding insn 267 to worklist
Processing use of (reg 3 r3) in insn 193:
  Adding insn 268 to worklist
Processing use of (reg 134 [ dev.764 ]) in insn 190:
Processing use of (reg 134 [ dev.764 ]) in insn 189:
Processing use of (reg 24 cc) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 143 [ dev ]) in insn 160:
  Adding insn 156 to worklist
Processing use of (reg 150 [ D.18622 ]) in insn 160:
Processing use of (reg 143 [ dev ]) in insn 156:
Processing use of (reg 13 sp) in insn 143:
Processing use of (reg 0 r0) in insn 143:
  Adding insn 139 to worklist
Processing use of (reg 1 r1) in insn 143:
  Adding insn 140 to worklist
Processing use of (reg 2 r2) in insn 143:
  Adding insn 281 to worklist
Processing use of (reg 3 r3) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 219) in insn 142:
  Adding insn 55 to worklist
Processing use of (reg 25 sfp) in insn 55:
Processing use of (reg 143 [ dev ]) in insn 140:
Processing use of (reg 143 [ dev ]) in insn 139:
Processing use of (reg 25 sfp) in insn 148:
Processing use of (subreg (reg 133 [ status.767 ]) 0) in insn 148:
  Adding insn 147 to worklist
Processing use of (subreg (reg 196) 0) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 195 [ status ]) in insn 146:
  Adding insn 144 to worklist
Processing use of (reg 25 sfp) in insn 144:
Processing use of (reg 13 sp) in insn 153:
Processing use of (reg 0 r0) in insn 153:
  Adding insn 149 to worklist
Processing use of (reg 1 r1) in insn 153:
  Adding insn 150 to worklist
Processing use of (reg 2 r2) in insn 153:
  Adding insn 282 to worklist
Processing use of (reg 3 r3) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 133 [ status.767 ]) in insn 152:
Processing use of (reg 143 [ dev ]) in insn 150:
Processing use of (reg 143 [ dev ]) in insn 149:
Processing use of (reg 13 sp) in insn 121:
Processing use of (reg 0 r0) in insn 121:
  Adding insn 117 to worklist
Processing use of (reg 1 r1) in insn 121:
  Adding insn 118 to worklist
Processing use of (reg 2 r2) in insn 121:
  Adding insn 277 to worklist
Processing use of (reg 3 r3) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 219) in insn 120:
Processing use of (reg 143 [ dev ]) in insn 118:
Processing use of (reg 143 [ dev ]) in insn 117:
Processing use of (reg 25 sfp) in insn 128:
Processing use of (subreg (reg 151 [ status.302 ]) 0) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 191) in insn 127:
  Adding insn 125 to worklist
Processing use of (subreg (reg 190) 0) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 189 [ status ]) in insn 124:
  Adding insn 122 to worklist
Processing use of (reg 25 sfp) in insn 122:
Processing use of (reg 13 sp) in insn 133:
Processing use of (reg 0 r0) in insn 133:
  Adding insn 129 to worklist
Processing use of (reg 1 r1) in insn 133:
  Adding insn 130 to worklist
Processing use of (reg 2 r2) in insn 133:
  Adding insn 278 to worklist
Processing use of (reg 3 r3) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 151 [ status.302 ]) in insn 132:
Processing use of (reg 143 [ dev ]) in insn 130:
Processing use of (reg 143 [ dev ]) in insn 129:
Processing use of (reg 24 cc) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 183) in insn 110:
  Adding insn 105 to worklist
Processing use of (reg 226) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 184 [ <variable>.class ]) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 143 [ dev ]) in insn 104:
Processing use of (reg 24 cc) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 183) in insn 107:
Processing use of (reg 224) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 24 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 181) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 222) in insn 96:
  Adding insn 94 to worklist
Processing use of (reg 143 [ dev ]) in insn 95:
Processing use of (reg 24 cc) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 179) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 178) in insn 89:
  Adding insn 88 to worklist
Processing use of (subreg (reg 177) 0) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 174) in insn 87:
  Adding insn 82 to worklist
Processing use of (reg 176) in insn 87:
  Adding insn 85 to worklist
Processing use of (reg 24 cc) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 136 [ D.19123 ]) in insn 84:
  Adding insn 77 to worklist
Processing use of (reg 143 [ dev ]) in insn 77:
Processing use of (reg 24 cc) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 136 [ D.19123 ]) in insn 81:
Processing use of (reg 223) in insn 81:
  Adding insn 78 to worklist
Processing use of (reg 24 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 168 [ <variable>.vendor ]) in insn 74:
  Adding insn 72 to worklist
Processing use of (reg 221) in insn 74:
  Adding insn 70 to worklist
Processing use of (reg 143 [ dev ]) in insn 72:
Processing use of (reg 13 sp) in insn 60:
Processing use of (reg 0 r0) in insn 60:
  Adding insn 56 to worklist
Processing use of (reg 1 r1) in insn 60:
  Adding insn 57 to worklist
Processing use of (reg 2 r2) in insn 60:
  Adding insn 271 to worklist
Processing use of (reg 3 r3) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 219) in insn 59:
Processing use of (reg 143 [ dev ]) in insn 57:
Processing use of (reg 143 [ dev ]) in insn 56:
Processing use of (reg 24 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 164) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 163 [ status ]) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 25 sfp) in insn 61:
Processing use of (reg 24 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 139 [ i ]) in insn 52:
  Adding insn 49 to worklist
Processing use of (reg 139 [ i ]) in insn 49:
  Adding insn 269 to worklist
Processing use of (reg 135 [ ivtmp.761 ]) in insn 43:
  Adding insn 50 to worklist
  Adding insn 163 to worklist
Processing use of (reg 159) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 137 [ D.19109 ]) in insn 42:
  Adding insn 25 to worklist
Processing use of (reg 138 [ offset ]) in insn 42:
  Adding insn 34 to worklist
  Adding insn 39 to worklist
Processing use of (reg 144 [ root ]) in insn 39:
  Adding insn 6 to worklist
Processing use of (reg 152 [ bus ]) in insn 6:
Processing use of (reg 144 [ root ]) in insn 34:
Processing use of (reg 135 [ ivtmp.761 ]) in insn 25:
Processing use of (reg 143 [ dev ]) in insn 163:
Processing use of (reg 135 [ ivtmp.761 ]) in insn 50:
Processing use of (reg 135 [ ivtmp.761 ]) in insn 46:
Processing use of (reg 161) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 138 [ offset ]) in insn 45:
Processing use of (reg 160 [ <variable>.end ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 135 [ ivtmp.761 ]) in insn 44:
Processing use of (reg 24 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 157) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 158 [ <variable>.flags ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 135 [ ivtmp.761 ]) in insn 29:
Processing use of (reg 24 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 137 [ D.19109 ]) in insn 26:
Processing use of (reg 152 [ bus ]) in insn 12:
Processing use of (reg 154 [ <variable>.resource ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 144 [ root ]) in insn 11:
Processing use of (reg 152 [ bus ]) in insn 14:
Processing use of (reg 155 [ <variable>.resource+4 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 144 [ root ]) in insn 13:
Processing use of (reg 152 [ bus ]) in insn 16:
Processing use of (reg 156 [ <variable>.resource+8 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 144 [ root ]) in insn 15:
Processing use of (reg 24 cc) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 153 [ <variable>.self ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 152 [ bus ]) in insn 7:


pcibios_fixup_bus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,10u} r1={19d,9u} r2={19d,9u} r3={18d,8u} r11={1d,34u} r12={10d} r13={1d,43u} r14={10d,1u} r15={9d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={28d,19u} r25={1d,43u,4d} r26={1d,33u} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={9d} r103={9d} r104={9d} r105={9d} r106={9d} r107={9d} r108={9d} r109={9d} r110={9d} r111={9d} r112={9d} r113={9d} r114={9d} r115={9d} r116={9d} r117={9d} r118={9d} r119={9d} r120={9d} r121={9d} r122={9d} r123={9d} r124={9d} r125={9d} r126={9d} r127={9d} r133={1d,2u} r134={2d,8u} r135={2d,6u} r136={1d,2u,1d} r137={1d,2u} r138={2d,2u} r139={2d,2u} r142={3d,6u,2d} r143={2d,17u} r144={1d,5u} r145={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,2u} r150={2d,4u} r151={1d,2u} r152={1d,13u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r168={1d,1u,1d} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u,1d} r183={1d,2u,2d} r184={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u,1d} r195={1d,1u} r196={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r219={1d,3u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} 
;;    total ref usage 1531{1186d,333u,12e} in 163{154 regular + 9 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116
0[0,19] 1[19,19] 2[38,19] 3[57,18] 11[75,1] 12[76,10] 13[86,1] 14[87,10] 15[97,9] 16[106,9] 17[115,9] 18[124,9] 19[133,9] 20[142,9] 21[151,9] 22[160,9] 23[169,9] 24[178,28] 25[206,1] 26[207,1] 27[208,9] 28[217,9] 29[226,9] 30[235,9] 31[244,9] 32[253,9] 33[262,9] 34[271,9] 35[280,9] 36[289,9] 37[298,9] 38[307,9] 39[316,9] 40[325,9] 41[334,9] 42[343,9] 43[352,9] 44[361,9] 45[370,9] 46[379,9] 47[388,9] 48[397,9] 49[406,9] 50[415,9] 51[424,9] 52[433,9] 53[442,9] 54[451,9] 55[460,9] 56[469,9] 57[478,9] 58[487,9] 59[496,9] 60[505,9] 61[514,9] 62[523,9] 63[532,9] 64[541,9] 65[550,9] 66[559,9] 67[568,9] 68[577,9] 69[586,9] 70[595,9] 71[604,9] 72[613,9] 73[622,9] 74[631,9] 75[640,9] 76[649,9] 77[658,9] 78[667,9] 79[676,9] 80[685,9] 81[694,9] 82[703,9] 83[712,9] 84[721,9] 85[730,9] 86[739,9] 87[748,9] 88[757,9] 89[766,9] 90[775,9] 91[784,9] 92[793,9] 93[802,9] 94[811,9] 95[820,9] 96[829,9] 97[838,9] 98[847,9] 99[856,9] 100[865,9] 101[874,9] 102[883,9] 103[892,9] 104[901,9] 105[910,9] 106[919,9] 107[928,9] 108[937,9] 109[946,9] 110[955,9] 111[964,9] 112[973,9] 113[982,9] 114[991,9] 115[1000,9] 116[1009,9] 117[1018,9] 118[1027,9] 119[1036,9] 120[1045,9] 121[1054,9] 122[1063,9] 123[1072,9] 124[1081,9] 125[1090,9] 126[1099,9] 127[1108,9] 133[1117,1] 134[1118,2] 135[1120,2] 136[1122,1] 137[1123,1] 138[1124,2] 139[1126,2] 142[1128,3] 143[1131,2] 144[1133,1] 145[1134,1] 146[1135,1] 148[1136,1] 149[1137,1] 150[1138,2] 151[1140,1] 152[1141,1] 153[1142,1] 154[1143,1] 155[1144,1] 156[1145,1] 157[1146,1] 158[1147,1] 159[1148,1] 160[1149,1] 161[1150,1] 163[1151,1] 164[1152,1] 168[1153,1] 174[1154,1] 176[1155,1] 177[1156,1] 178[1157,1] 179[1158,1] 181[1159,1] 183[1160,1] 184[1161,1] 189[1162,1] 190[1163,1] 191[1164,1] 195[1165,1] 196[1166,1] 199[1167,1] 200[1168,1] 201[1169,1] 202[1170,1] 204[1171,1] 205[1172,1] 206[1173,1] 208[1174,1] 209[1175,1] 210[1176,1] 212[1177,1] 213[1178,1] 214[1179,1] 219[1180,1] 221[1181,1] 222[1182,1] 223[1183,1] 224[1184,1] 226[1185,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 144 152 153
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 144 152 153
;; live  kill	
;; rd  in  	(10)
18, 37, 56, 74, 75, 85, 86, 96, 206, 207
;; rd  gen 	(4)
205, 1133, 1141, 1142
;; rd  kill	(31)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1133, 1141, 1142

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:339 (set (reg/v/f:SI 152 [ bus ])
        (reg:SI 0 r0 [ bus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ bus ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:340 (set (reg/v/f:SI 144 [ root ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 68 [0x44])) [0 <variable>.sysdata+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:322 (set (reg/f:SI 153 [ <variable>.self ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:322 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 153 [ <variable>.self ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 153 [ <variable>.self ])
        (nil)))

(jump_insn 9 8 10 2 arch/arm/kernel/bios32.c:322 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; rd  out 	(14)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142


;; Succ edge  3 [15.0%]  (fallthru)
;; Succ edge  4 [85.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  def 	 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  gen 	 154 155 156
;; live  kill	
;; rd  in  	(14)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142
;; rd  gen 	(3)
1143, 1144, 1145
;; rd  kill	(3)
1143, 1144, 1145

;; Pred edge  2 [15.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/bios32.c:330 (set (reg/f:SI 154 [ <variable>.resource ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 32 [0x20])) [0 <variable>.resource+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/bios32.c:330 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 40 [0x28])) [0 <variable>.resource+0 S4 A64])
        (reg/f:SI 154 [ <variable>.resource ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154 [ <variable>.resource ])
        (nil)))

(insn 13 12 14 3 arch/arm/kernel/bios32.c:330 (set (reg/f:SI 155 [ <variable>.resource+4 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 36 [0x24])) [0 <variable>.resource+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/bios32.c:330 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 44 [0x2c])) [0 <variable>.resource+4 S4 A32])
        (reg/f:SI 155 [ <variable>.resource+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 155 [ <variable>.resource+4 ])
        (nil)))

(insn 15 14 16 3 arch/arm/kernel/bios32.c:330 (set (reg/f:SI 156 [ <variable>.resource+8 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 40 [0x28])) [0 <variable>.resource+8 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:330 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 48 [0x30])) [0 <variable>.resource+8 S4 A64])
        (reg/f:SI 156 [ <variable>.resource+8 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156 [ <variable>.resource+8 ])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; rd  out 	(17)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142, 1143, 1144, 1145


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 142 143 150 219 221 222 223 224 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  gen 	 142 143 150 219 221 222 223 224 226
;; live  kill	
;; rd  in  	(17)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1133, 1141, 1142, 1143, 1144, 1145
;; rd  gen 	(9)
1130, 1131, 1139, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  kill	(13)
1128, 1129, 1130, 1131, 1132, 1138, 1139, 1180, 1181, 1182, 1183, 1184, 1185

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [85.0%] 
(code_label 17 16 18 4 93 "" [1 uses])

(note 18 17 283 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 283 18 19 4 arch/arm/kernel/bios32.c:350 (set (reg/f:SI 150 [ D.18622 ])
        (reg/v/f:SI 152 [ bus ])) -1 (nil))

(insn 19 283 21 4 arch/arm/kernel/bios32.c:350 (set (reg/v/f:SI 143 [ dev ])
        (mem/s/f/j:SI (pre_modify:SI (reg/f:SI 150 [ D.18622 ])
                (plus:SI (reg/f:SI 150 [ D.18622 ])
                    (const_int 20 [0x14]))) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 150 [ D.18622 ])
        (nil)))

(insn 21 19 55 4 arch/arm/kernel/bios32.c:342 (set (reg/v:SI 142 [ features ])
        (const_int 832 [0x340])) 167 {*arm_movsi_insn} (nil))

(insn 55 21 70 4 include/linux/pci.h:755 (set (reg/f:SI 219)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 70 55 94 4 arch/arm/kernel/bios32.c:289 (set (reg:SI 221)
        (const_int 4330 [0x10ea])) 167 {*arm_movsi_insn} (nil))

(insn 94 70 78 4 arch/arm/kernel/bios32.c:292 (set (reg:SI 222)
        (const_int -2125327741 [0xffffffff81521283])) 167 {*arm_movsi_insn} (nil))

(insn 78 94 106 4 arch/arm/kernel/bios32.c:289 discrim 1 (set (reg:SI 223)
        (const_int 8208 [0x2010])) 167 {*arm_movsi_insn} (nil))

(insn 106 78 109 4 arch/arm/kernel/bios32.c:369 (set (reg:SI 224)
        (const_int 1540 [0x604])) 167 {*arm_movsi_insn} (nil))

(insn 109 106 284 4 arch/arm/kernel/bios32.c:369 (set (reg:SI 226)
        (const_int 1543 [0x607])) 167 {*arm_movsi_insn} (nil))

(jump_insn 284 109 285 4 arch/arm/kernel/bios32.c:350 (set (pc)
        (label_ref 158)) -1 (nil))
;; End of basic block 4 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(26)
18, 37, 56, 74, 75, 85, 86, 96, 205, 206, 207, 1130, 1131, 1133, 1139, 1141, 1142, 1143, 1144, 1145, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  23 [100.0%] 

(barrier 285 284 51)

;; Start of basic block ( 10 24) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(64)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 202, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
204, 1123
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1123

;; Pred edge  10 [91.7%]  (dfs_back)
;; Pred edge  24 [100.0%] 
(code_label 51 285 24 5 98 "" [2 uses])

(note 24 51 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/bios32.c:307 (set (reg:SI 137 [ D.19109 ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/bios32.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.19109 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 5 arch/arm/kernel/bios32.c:307 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 204, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 157 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 157 158
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 204, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
203, 1146, 1147
;; rd  kill	(30)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1146, 1147

;; Pred edge  5 [50.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 6 arch/arm/kernel/bios32.c:309 (set (reg:SI 158 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 6 arch/arm/kernel/bios32.c:309 (set (reg:SI 157)
        (and:SI (reg:SI 158 [ <variable>.flags ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 158 [ <variable>.flags ])
        (nil)))

(insn 31 30 32 6 arch/arm/kernel/bios32.c:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(jump_insn 32 31 33 6 arch/arm/kernel/bios32.c:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 138
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1125
;; rd  kill	(2)
1124, 1125

;; Pred edge  6 [50.0%]  (fallthru)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 286 7 arch/arm/kernel/bios32.c:310 (set (reg/v:SI 138 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(jump_insn 286 34 287 7 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(62)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  9 [100.0%] 

(barrier 287 286 37)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 138
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1124
;; rd  kill	(2)
1124, 1125

;; Pred edge  6 [50.0%] 
(code_label 37 287 38 8 96 "" [1 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/kernel/bios32.c:312 (set (reg/v:SI 138 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 24 [0x18])) [0 <variable>.io_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(62)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138
;; lr  def 	 159 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 159 160 161
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
1148, 1149, 1150
;; rd  kill	(3)
1148, 1149, 1150

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 40 39 41 9 97 "" [1 uses])

(note 41 40 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 9 arch/arm/kernel/bios32.c:314 (set (reg:SI 159)
        (plus:SI (reg/v:SI 138 [ offset ])
            (reg:SI 137 [ D.19109 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 137 [ D.19109 ])
        (nil)))

(insn 43 42 44 9 arch/arm/kernel/bios32.c:314 (set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 44 43 45 9 arch/arm/kernel/bios32.c:315 (set (reg:SI 160 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 9 arch/arm/kernel/bios32.c:315 (set (reg:SI 161)
        (plus:SI (reg:SI 160 [ <variable>.end ])
            (reg/v:SI 138 [ offset ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 160 [ <variable>.end ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ offset ])
            (nil))))

(insn 46 45 47 9 arch/arm/kernel/bios32.c:315 (set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; lr  def 	 24 [cc] 135 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 135 139
;; live  kill	
;; rd  in  	(64)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 203, 204, 206, 207, 1117, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
202, 1121, 1127
;; rd  kill	(32)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1120, 1121, 1126, 1127

;; Pred edge  5 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 47 46 48 10 95 "" [1 uses])

(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 10 arch/arm/kernel/bios32.c:306 (set (reg/v:SI 139 [ i ])
        (plus:SI (reg/v:SI 139 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 50 49 52 10 arch/arm/kernel/bios32.c:306 (set (reg:SI 135 [ ivtmp.761 ])
        (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 52 50 53 10 arch/arm/kernel/bios32.c:306 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 10 arch/arm/kernel/bios32.c:306 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 10 -> ( 5 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 202, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  5 [91.7%]  (dfs_back)
;; Succ edge  11 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 163 164
;; live  kill	 14 [lr]
;; rd  in  	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 202, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(4)
16, 200, 1151, 1152
;; rd  kill	(59)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1151, 1152

;; Pred edge  10 [8.3%]  (fallthru,loop_exit)
(note 54 53 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 57 11 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 271 11 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 271 57 59 11 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 59 271 60 11 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 60 59 61 11 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 61 60 62 11 arch/arm/kernel/bios32.c:363 (set (reg:SI 163 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 62 61 63 11 arch/arm/kernel/bios32.c:363 (set (reg:SI 164)
        (and:SI (reg:SI 163 [ status ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 163 [ status ])
        (nil)))

(insn 63 62 64 11 arch/arm/kernel/bios32.c:363 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(jump_insn 64 63 65 11 arch/arm/kernel/bios32.c:363 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 142
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1129
;; rd  kill	(3)
1128, 1129, 1130

;; Pred edge  11 [50.0%]  (fallthru)
(note 65 64 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 12 arch/arm/kernel/bios32.c:364 (set (reg/v:SI 142 [ features ])
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 65023 [0xfdff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ features ])
            (const_int 65023 [0xfdff]))
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(55)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1129, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 221
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 168
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 200, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
182, 1153
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1153

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 68 67 69 13 99 "" [1 uses])

(note 69 68 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 69 74 13 arch/arm/kernel/bios32.c:289 (set (reg:SI 168 [ <variable>.vendor ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                    (const_int 32 [0x20])) [0 <variable>.vendor+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 74 72 75 13 arch/arm/kernel/bios32.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ <variable>.vendor ])
            (reg:SI 221))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ <variable>.vendor ])
        (expr_list:REG_EQUAL (compare:CC (reg:SI 168 [ <variable>.vendor ])
                (const_int 4330 [0x10ea]))
            (nil))))

(jump_insn 75 74 76 13 arch/arm/kernel/bios32.c:289 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 182, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 223
;; lr  def 	 24 [cc] 136 174 176 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 136 174 176 177 178 179
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 182, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(7)
198, 1122, 1154, 1155, 1156, 1157, 1158
;; rd  kill	(34)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1122, 1154, 1155, 1156, 1157, 1158

;; Pred edge  13 [28.0%]  (fallthru)
(note 76 75 77 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 81 14 arch/arm/kernel/bios32.c:290 (set (reg:SI 136 [ D.19123 ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                    (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 81 77 82 14 arch/arm/kernel/bios32.c:289 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.19123 ])
            (reg:SI 223))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 136 [ D.19123 ])
            (const_int 8208 [0x2010]))
        (nil)))

(insn 82 81 84 14 arch/arm/kernel/bios32.c:289 discrim 1 (set (reg:SI 174)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 84 82 85 14 arch/arm/kernel/bios32.c:290 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.19123 ])
            (const_int 8192 [0x2000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.19123 ])
        (nil)))

(insn 85 84 87 14 arch/arm/kernel/bios32.c:290 (set (reg:SI 176)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 87 85 88 14 arch/arm/kernel/bios32.c:290 (set (reg:SI 177)
        (ior:SI (reg:SI 174)
            (reg:SI 176))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))

(insn 88 87 89 14 arch/arm/kernel/bios32.c:290 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 89 88 90 14 arch/arm/kernel/bios32.c:290 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 178)
        (nil)))

(insn 90 89 91 14 arch/arm/kernel/bios32.c:290 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(jump_insn 91 90 92 14 arch/arm/kernel/bios32.c:290 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  16 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 222
;; lr  def 	 24 [cc] 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 181
;; live  kill	
;; rd  in  	(58)
16, 37, 56, 74, 75, 85, 86, 182, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
180, 1159
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1159

;; Pred edge  13 [72.0%] 
;; Pred edge  14 [50.0%]  (fallthru)
(code_label 92 91 93 15 100 "" [1 uses])

(note 93 92 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 93 96 15 arch/arm/kernel/bios32.c:292 (set (reg:SI 181)
        (mem/s:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 32 [0x20])) [0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 15 arch/arm/kernel/bios32.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (reg:SI 222))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 181)
                (const_int -2125327741 [0xffffffff81521283]))
            (nil))))

(jump_insn 97 96 98 15 arch/arm/kernel/bios32.c:292 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 180, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 142
;; live  kill	
;; rd  in  	(58)
16, 37, 56, 74, 75, 85, 86, 180, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1128
;; rd  kill	(3)
1128, 1129, 1130

;; Pred edge  14 [50.0%] 
;; Pred edge  15 [28.0%]  (fallthru)
(code_label 98 97 99 16 101 "" [1 uses])

(note 99 98 101 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 101 99 102 16 arch/arm/kernel/bios32.c:367 (set (reg/v:SI 142 [ features ])
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 65215 [0xfebf]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ features ])
            (const_int 65215 [0xfebf]))
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(56)
16, 37, 56, 74, 75, 85, 86, 180, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 224
;; lr  def 	 24 [cc] 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 183 184
;; live  kill	
;; rd  in  	(58)
16, 37, 56, 74, 75, 85, 86, 180, 198, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(3)
179, 1160, 1161
;; rd  kill	(30)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1160, 1161

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 102 101 103 17 102 "" [1 uses])

(note 103 102 104 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 17 arch/arm/kernel/bios32.c:369 (set (reg:SI 184 [ <variable>.class ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 107 17 arch/arm/kernel/bios32.c:369 (set (reg:SI 183)
        (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.class ])
        (nil)))

(insn 107 105 108 17 arch/arm/kernel/bios32.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (reg:SI 224))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 183)
            (const_int 1540 [0x604]))
        (nil)))

(jump_insn 108 107 254 17 arch/arm/kernel/bios32.c:369 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 17 -> ( 20 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  20 [29.0%] 
;; Succ edge  18 [71.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 226
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
178
;; rd  kill	(28)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205

;; Pred edge  17 [71.0%]  (fallthru)
(note 254 108 110 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 110 254 111 18 arch/arm/kernel/bios32.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (reg:SI 226))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 183)
                (const_int 1543 [0x607]))
            (nil))))

(jump_insn 111 110 288 18 arch/arm/kernel/bios32.c:369 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 18 -> ( 19 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  19 [29.0%]  (fallthru)
;; Succ edge  22 [71.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	
;; live  kill	
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  18 [29.0%]  (fallthru)
(note 288 111 289 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 289 288 290 19 (set (pc)
        (label_ref 136)) -1 (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  21 [100.0%] 

(barrier 290 289 114)

;; Start of basic block ( 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 151 189 190 191
;; live  kill	 14 [lr]
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(5)
12, 1140, 1162, 1163, 1164
;; rd  kill	(33)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1140, 1162, 1163, 1164

;; Pred edge  17 [29.0%] 
(code_label 114 290 115 20 104 "" [1 uses])

(note 115 114 117 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 117 115 118 20 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 277 20 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 277 118 120 20 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 120 277 121 20 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 121 120 122 20 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 122 121 124 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 189 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 124 122 125 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 190)
        (ior:SI (reg:SI 189 [ status ])
            (const_int 33 [0x21]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 189 [ status ])
        (nil)))

(insn 125 124 127 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 191)
        (zero_extend:SI (subreg:HI (reg:SI 190) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(insn 127 125 128 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 151 [ status.302 ])
        (and:SI (reg:SI 191)
            (const_int 65343 [0xff3f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_EQUAL (and:SI (reg:SI 191)
                (const_int 65343 [0xff3f]))
            (nil))))

(insn 128 127 129 20 arch/arm/kernel/bios32.c:373 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
        (subreg/s/u:HI (reg:SI 151 [ status.302 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 129 128 130 20 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 278 20 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 278 130 132 20 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 132 278 133 20 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 151 [ status.302 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ status.302 ])
        (nil)))

(call_insn 133 132 291 20 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 291 133 292 20 arch/arm/kernel/bios32.c:375 (set (pc)
        (label_ref 154)) -1 (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
12, 37, 56, 74, 75, 85, 86, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  22 [100.0%] 

(barrier 292 291 136)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u185(11){ }u186(13){ }u187(25){ }u188(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 195 196
;; live  kill	 14 [lr]
;; rd  in  	(57)
16, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(4)
8, 1117, 1165, 1166
;; rd  kill	(32)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1117, 1165, 1166

;; Pred edge  19 [100.0%] 
(code_label 136 292 137 21 105 "" [1 uses])

(note 137 136 139 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 139 137 140 21 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 140 139 281 21 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 281 140 142 21 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 142 281 143 21 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 143 142 144 21 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 144 143 146 21 arch/arm/kernel/bios32.c:379 (set (reg:SI 195 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 146 144 147 21 arch/arm/kernel/bios32.c:379 (set (reg:SI 196)
        (ior:SI (reg:SI 195 [ status ])
            (const_int 33 [0x21]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 195 [ status ])
        (nil)))

(insn 147 146 148 21 arch/arm/kernel/bios32.c:379 (set (reg:SI 133 [ status.767 ])
        (zero_extend:SI (subreg:HI (reg:SI 196) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(insn 148 147 149 21 arch/arm/kernel/bios32.c:379 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
        (subreg/s/u:HI (reg:SI 133 [ status.767 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 149 148 150 21 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 282 21 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 282 150 152 21 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 152 282 153 21 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 133 [ status.767 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ status.767 ])
        (nil)))

(call_insn 153 152 154 21 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(57)
8, 37, 56, 74, 75, 85, 86, 178, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 18 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 143
;; live  kill	
;; rd  in  	(60)
8, 12, 16, 37, 56, 74, 75, 85, 86, 178, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
1132
;; rd  kill	(2)
1131, 1132

;; Pred edge  18 [71.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 154 153 155 22 103 "" [2 uses])

(note 155 154 156 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 158 22 arch/arm/kernel/bios32.c:350 (set (reg/v/f:SI 143 [ dev ])
        (mem/s/f/j:SI (reg/v/f:SI 143 [ dev ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(59)
8, 12, 16, 37, 56, 74, 75, 85, 86, 178, 179, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  23 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 22 4) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 178, 179, 205, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
193
;; rd  kill	(28)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205

;; Pred edge  22 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 158 156 159 23 94 "" [1 uses])

(note 159 158 160 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 23 arch/arm/kernel/bios32.c:350 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ dev ])
            (reg/f:SI 150 [ D.18622 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 161 160 162 23 arch/arm/kernel/bios32.c:350 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  24 [0.0%]  (fallthru)
;; Succ edge  25 [100.0%]  (loop_exit)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u223(11){ }u224(13){ }u225(25){ }u226(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 135 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 135 139
;; live  kill	
;; rd  in  	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1120, 1126
;; rd  kill	(4)
1120, 1121, 1126, 1127

;; Pred edge  23 [0.0%]  (fallthru)
(note 162 161 163 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 269 24 arch/arm/kernel/bios32.c:350 discrim 1 (set (reg:SI 135 [ ivtmp.761 ])
        (reg/v/f:SI 143 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 269 163 293 24 arch/arm/kernel/bios32.c:350 discrim 1 (set (reg/v:SI 139 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 293 269 294 24 (set (pc)
        (label_ref 51)) -1 (nil))
;; End of basic block 24 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; rd  out 	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1120, 1122, 1123, 1124, 1125, 1126, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  5 [100.0%] 

(barrier 294 293 167)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u228(11){ }u229(13){ }u230(25){ }u231(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 134 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134 214
;; live  kill	
;; rd  in  	(61)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1119, 1179
;; rd  kill	(3)
1118, 1119, 1179

;; Pred edge  23 [100.0%]  (loop_exit)
(code_label 167 294 168 25 106 "" [1 uses])

(note 168 167 169 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 173 25 arch/arm/kernel/bios32.c:388 (set (reg/v/f:SI 134 [ dev.764 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 20 [0x14])) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 173 169 295 25 include/linux/pci.h:755 (set (reg/f:SI 214)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(jump_insn 295 173 296 25 arch/arm/kernel/bios32.c:388 (set (pc)
        (label_ref 196)) -1 (nil))
;; End of basic block 25 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; rd  out 	(63)
8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 193, 206, 207, 1117, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  27 [100.0%] 

(barrier 296 295 198)

;; Start of basic block ( 27) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 214
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 149 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 149 199 200
;; live  kill	 14 [lr]
;; rd  in  	(68)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(5)
2, 1118, 1137, 1167, 1168
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1118, 1119, 1137, 1167, 1168

;; Pred edge  27 [91.0%] 
(code_label 198 296 172 26 108 "" [1 uses])

(note 172 198 174 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 26 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 265 26 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 265 175 177 26 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 177 265 178 26 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 214)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 178 177 179 26 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 179 178 181 26 arch/arm/kernel/bios32.c:392 (set (reg:SI 199 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 181 179 182 26 arch/arm/kernel/bios32.c:392 (set (reg:SI 200)
        (ior:SI (reg/v:SI 142 [ features ])
            (reg:SI 199 [ cmd ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 199 [ cmd ])
        (nil)))

(insn 182 181 183 26 arch/arm/kernel/bios32.c:392 (set (reg:SI 149 [ cmd.306 ])
        (zero_extend:SI (subreg:HI (reg:SI 200) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 183 182 184 26 arch/arm/kernel/bios32.c:392 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg/s/u:HI (reg:SI 149 [ cmd.306 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 184 183 185 26 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 185 184 266 26 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 266 185 187 26 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 187 266 188 26 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 149 [ cmd.306 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ cmd.306 ])
        (nil)))

(call_insn 188 187 189 26 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 189 188 190 26 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 267 26 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 267 190 268 26 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn 268 267 193 26 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 193 268 194 26 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 194 193 196 26 arch/arm/kernel/bios32.c:388 discrim 2 (set (reg/v/f:SI 134 [ dev.764 ])
        (mem/s/f/j:SI (reg/v/f:SI 134 [ dev.764 ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; rd  out 	(62)
2, 37, 56, 74, 75, 85, 86, 189, 206, 207, 1117, 1118, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 26 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u269(11){ }u270(13){ }u271(25){ }u272(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(69)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 193, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(1)
189
;; rd  kill	(28)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205

;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
;; Pred edge  25 [100.0%] 
(code_label 196 194 197 27 107 "" [1 uses])

(note 197 196 199 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 199 197 200 27 arch/arm/kernel/bios32.c:388 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ dev.764 ])
            (reg/f:SI 150 [ D.18622 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 200 199 201 27 arch/arm/kernel/bios32.c:388 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 27 -> ( 26 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; rd  out 	(68)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  26 [91.0%] 
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u276(11){ }u277(13){ }u278(25){ }u279(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 148
;; live  kill	
;; rd  in  	(68)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 189, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
188, 1136
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1136

;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
(note 201 200 202 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 28 arch/arm/kernel/bios32.c:402 (set (reg/f:SI 148 [ D.18625 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 28 arch/arm/kernel/bios32.c:402 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 148 [ D.18625 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 204 203 205 28 arch/arm/kernel/bios32.c:402 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 28 -> ( 29 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; rd  out 	(69)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  29 [85.0%]  (fallthru)
;; Succ edge  34 [15.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u283(11){ }u284(13){ }u285(25){ }u286(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; live  gen 	 24 [cc] 201
;; live  kill	
;; rd  in  	(69)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
187, 1169
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1169

;; Pred edge  28 [85.0%]  (fallthru)
(note 205 204 206 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 206 205 207 29 arch/arm/kernel/bios32.c:402 (set (reg:SI 201 [ <variable>.hdr_type ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 148 [ D.18625 ])
                    (const_int 45 [0x2d])) [0 <variable>.hdr_type+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 148 [ D.18625 ])
        (nil)))

(insn 207 206 208 29 arch/arm/kernel/bios32.c:402 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201 [ <variable>.hdr_type ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ <variable>.hdr_type ])
        (nil)))

(jump_insn 208 207 209 29 arch/arm/kernel/bios32.c:402 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 29 -> ( 30 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(70)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 187, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  30 [28.0%]  (fallthru)
;; Succ edge  34 [72.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u290(11){ }u291(13){ }u292(25){ }u293(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 202
;; live  kill	
;; rd  in  	(70)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 187, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
186, 1170
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1170

;; Pred edge  29 [28.0%]  (fallthru)
(note 209 208 211 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 211 209 212 30 arch/arm/kernel/bios32.c:403 (set (reg:SI 202)
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (nil))

(insn 212 211 213 30 arch/arm/kernel/bios32.c:403 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(jump_insn 213 212 214 30 arch/arm/kernel/bios32.c:403 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(71)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 204 205
;; live  kill	
;; rd  in  	(71)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1171, 1172
;; rd  kill	(2)
1171, 1172

;; Pred edge  30 [50.0%]  (fallthru)
(note 214 213 215 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 217 31 arch/arm/kernel/bios32.c:404 (set (reg:SI 204 [ <variable>.bridge_ctl ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 217 215 218 31 arch/arm/kernel/bios32.c:404 (set (reg:SI 205)
        (ior:SI (reg:SI 204 [ <variable>.bridge_ctl ])
            (const_int 128 [0x80]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 204 [ <variable>.bridge_ctl ])
        (nil)))

(insn 218 217 219 31 arch/arm/kernel/bios32.c:404 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
        (subreg:HI (reg:SI 205) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(73)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u305(11){ }u306(13){ }u307(25){ }u308(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 206
;; live  kill	
;; rd  in  	(73)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 186, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
185, 1173
;; rd  kill	(29)
178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 1173

;; Pred edge  30 [50.0%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 219 218 220 32 110 "" [1 uses])

(note 220 219 221 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 32 arch/arm/kernel/bios32.c:405 (set (reg:SI 206)
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 64 [0x40]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 32 arch/arm/kernel/bios32.c:405 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(jump_insn 223 222 224 32 arch/arm/kernel/bios32.c:405 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(74)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u312(11){ }u313(13){ }u314(25){ }u315(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 208 209
;; live  kill	
;; rd  in  	(74)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(2)
1174, 1175
;; rd  kill	(2)
1174, 1175

;; Pred edge  32 [50.0%]  (fallthru)
(note 224 223 225 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 227 33 arch/arm/kernel/bios32.c:406 (set (reg:SI 208 [ <variable>.bridge_ctl ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 227 225 228 33 arch/arm/kernel/bios32.c:406 (set (reg:SI 209)
        (ior:SI (reg:SI 208 [ <variable>.bridge_ctl ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 208 [ <variable>.bridge_ctl ])
        (nil)))

(insn 228 227 229 33 arch/arm/kernel/bios32.c:406 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
        (subreg:HI (reg:SI 209) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; rd  out 	(76)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 28 29 32 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u320(11){ }u321(13){ }u322(25){ }u323(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 146 210 212 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 145 146 210 212 213
;; live  kill	 14 [lr]
;; rd  in  	(78)
2, 8, 12, 16, 18, 37, 56, 74, 75, 85, 86, 96, 185, 187, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1179, 1180, 1181, 1182, 1183, 1184, 1185
;; rd  gen 	(6)
1, 1134, 1135, 1176, 1177, 1178
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1134, 1135, 1176, 1177, 1178

;; Pred edge  28 [15.0%] 
;; Pred edge  29 [72.0%] 
;; Pred edge  32 [50.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 229 228 230 34 109 "" [3 uses])

(note 230 229 231 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 231 230 232 34 arch/arm/kernel/bios32.c:412 (set (reg:SI 146 [ D.18642 ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 152 [ bus ])
        (nil)))

(insn 232 231 258 34 arch/arm/kernel/bios32.c:413 (set (reg:SI 210)
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ features ])
        (nil)))

(insn 258 232 259 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg/f:SI 212)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)) 167 {*arm_movsi_insn} (nil))

(insn 259 258 260 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)) 167 {*arm_movsi_insn} (nil))

(insn 260 259 261 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 261 260 245 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg/f:SI 145 [ iftmp.308 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/f:SI 212)
            (reg/f:SI 213))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_DEAD (reg/f:SI 212)
            (expr_list:REG_DEAD (reg:CC 24 cc)
                (nil)))))

(insn 245 261 246 34 arch/arm/kernel/bios32.c:412 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1138fc30>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1138fc30>)
        (nil)))

(insn 246 245 247 34 arch/arm/kernel/bios32.c:412 discrim 3 (set (reg:SI 1 r1)
        (reg:SI 146 [ D.18642 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.18642 ])
        (nil)))

(insn 247 246 248 34 arch/arm/kernel/bios32.c:412 discrim 3 (set (reg:SI 2 r2)
        (reg/f:SI 145 [ iftmp.308 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145 [ iftmp.308 ])
        (nil)))

(call_insn 248 247 0 34 arch/arm/kernel/bios32.c:412 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 34 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(78)
1, 37, 56, 74, 75, 85, 86, 185, 187, 188, 206, 207, 1117, 1118, 1119, 1121, 1122, 1123, 1124, 1125, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_bus_report_status (pcibios_bus_report_status)[0:1043]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 48 (  2.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 49 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 50 (  2.6)


pcibios_bus_report_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,5u} r1={9d,5u} r2={9d,5u} r3={7d,2u} r11={1d,18u} r12={5d} r13={1d,22u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={13d,9u} r25={1d,21u,1d} r26={1d,17u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,3u} r134={2d,2u} r137={2d,9u} r138={1d,2u} r139={2d,4u} r140={1d,2u,1d} r141={1d,2u} r142={1d,2u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r149={1d,2u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 667{522d,143u,2e} in 58{54 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500
0[0,9] 1[9,9] 2[18,9] 3[27,7] 11[34,1] 12[35,5] 13[40,1] 14[41,5] 15[46,4] 16[50,4] 17[54,4] 18[58,4] 19[62,4] 20[66,4] 21[70,4] 22[74,4] 23[78,4] 24[82,13] 25[95,1] 26[96,1] 27[97,4] 28[101,4] 29[105,4] 30[109,4] 31[113,4] 32[117,4] 33[121,4] 34[125,4] 35[129,4] 36[133,4] 37[137,4] 38[141,4] 39[145,4] 40[149,4] 41[153,4] 42[157,4] 43[161,4] 44[165,4] 45[169,4] 46[173,4] 47[177,4] 48[181,4] 49[185,4] 50[189,4] 51[193,4] 52[197,4] 53[201,4] 54[205,4] 55[209,4] 56[213,4] 57[217,4] 58[221,4] 59[225,4] 60[229,4] 61[233,4] 62[237,4] 63[241,4] 64[245,4] 65[249,4] 66[253,4] 67[257,4] 68[261,4] 69[265,4] 70[269,4] 71[273,4] 72[277,4] 73[281,4] 74[285,4] 75[289,4] 76[293,4] 77[297,4] 78[301,4] 79[305,4] 80[309,4] 81[313,4] 82[317,4] 83[321,4] 84[325,4] 85[329,4] 86[333,4] 87[337,4] 88[341,4] 89[345,4] 90[349,4] 91[353,4] 92[357,4] 93[361,4] 94[365,4] 95[369,4] 96[373,4] 97[377,4] 98[381,4] 99[385,4] 100[389,4] 101[393,4] 102[397,4] 103[401,4] 104[405,4] 105[409,4] 106[413,4] 107[417,4] 108[421,4] 109[425,4] 110[429,4] 111[433,4] 112[437,4] 113[441,4] 114[445,4] 115[449,4] 116[453,4] 117[457,4] 118[461,4] 119[465,4] 120[469,4] 121[473,4] 122[477,4] 123[481,4] 124[485,4] 125[489,4] 126[493,4] 127[497,4] 133[501,2] 134[503,2] 137[505,2] 138[507,1] 139[508,2] 140[510,1] 141[511,1] 142[512,1] 143[513,1] 144[514,1] 145[515,1] 146[516,1] 149[517,1] 152[518,1] 154[519,1] 155[520,1] 157[521,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d17(1){ }d26(2){ }d33(3){ }d34(11){ }d39(12){ }d40(13){ }d45(14){ }d95(25){ }d96(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
8, 17, 26, 33, 34, 39, 40, 45, 95, 96
;; rd  kill	(48)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 95, 96
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
8, 17, 26, 33, 34, 39, 40, 45, 95, 96

( 0 )->[2]->( 12 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d34(bb 0 insn -1) }u1(13){ d40(bb 0 insn -1) }u2(25){ d95(bb 0 insn -1) }u3(26){ d96(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 139 142 143 144 155 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137 139 142 143 144 155 157
;; live  kill	
;; rd  in  	(10)
8, 17, 26, 33, 34, 39, 40, 45, 95, 96
;; rd  gen 	(7)
505, 509, 512, 513, 514, 520, 521
;; rd  kill	(9)
505, 506, 508, 509, 512, 513, 514, 520, 521
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(17)
8, 17, 26, 33, 34, 39, 40, 45, 95, 96, 505, 509, 512, 513, 514, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d26(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 106
;;      reg 142 { d512(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 8
;;      reg 139 { d508(bb 2 insn 106) }
;;      reg 139 { d508(bb 2 insn 106) }
;;   UD chains for insn luid 5 uid 23
;;      reg 25 { d95(bb 0 insn -1) }

( 12 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ d34(bb 0 insn -1) }u11(13){ d40(bb 0 insn -1) }u12(25){ d95(bb 0 insn -1) }u13(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 141 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc] 141 145
;; live  kill	
;; rd  in  	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(3)
94, 511, 515
;; rd  kill	(15)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 511, 515
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; rd  out 	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 94, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 13
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;   UD chains for insn luid 1 uid 14
;;      reg 141 { d511(bb 3 insn 13) }
;;   UD chains for insn luid 2 uid 15
;;      reg 145 { d515(bb 3 insn 14) }
;;   UD chains for insn luid 3 uid 16
;;      reg 24 { d94(bb 3 insn 15) }

( 3 )->[4]->( 11 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ d34(bb 0 insn -1) }u19(13){ d40(bb 0 insn -1) }u20(25){ d95(bb 0 insn -1) }u21(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  gen 	 24 [cc] 146
;; live  kill	
;; rd  in  	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 94, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
93, 516
;; rd  kill	(14)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 516
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; rd  out 	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 93, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 18
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;   UD chains for insn luid 1 uid 19
;;      reg 146 { d516(bb 4 insn 18) }
;;   UD chains for insn luid 2 uid 20
;;      reg 24 { d93(bb 4 insn 19) }

( 4 3 )->[5]->( 11 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ d34(bb 0 insn -1) }u26(13){ d40(bb 0 insn -1) }u27(25){ d95(bb 0 insn -1) }u28(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 155 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 140
;; live  kill	 14 [lr]
;; rd  in  	(32)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 93, 94, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(3)
6, 82, 510
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 41, 42, 43, 44, 45, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 510
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; rd  out 	(27)
6, 17, 26, 33, 34, 39, 40, 82, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 24
;;      reg 141 { d511(bb 3 insn 13) }
;;   UD chains for insn luid 1 uid 25
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;   UD chains for insn luid 3 uid 27
;;      reg 155 { d520(bb 2 insn 23) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 4 uid 28
;;      reg 13 { d40(bb 0 insn -1) }
;;      reg 0 { d7(bb 5 insn 24) }
;;      reg 1 { d16(bb 5 insn 25) }
;;      reg 2 { d19(bb 5 insn 102) }
;;      reg 3 { d27(bb 5 insn 27) }
;;   UD chains for insn luid 5 uid 29
;;      reg 25 { d95(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 31
;;      reg 140 { d510(bb 5 insn 29) }
;;      reg 157 { d521(bb 2 insn 30) }
;;   eq_note reg 140 { }
;;   UD chains for insn luid 7 uid 32
;;      reg 24 { d82(bb 5 insn 31) }

( 5 )->[6]->( 11 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ d34(bb 0 insn -1) }u44(13){ d40(bb 0 insn -1) }u45(25){ d95(bb 0 insn -1) }u46(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 143
;; lr  def 	 24 [cc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; live  gen 	 24 [cc] 149
;; live  kill	
;; rd  in  	(27)
6, 17, 26, 33, 34, 39, 40, 82, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
91, 517
;; rd  kill	(14)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 517
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; rd  out 	(27)
6, 17, 26, 33, 34, 39, 40, 91, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 140 { d510(bb 5 insn 29) }
;;      reg 143 { d513(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 35
;;      reg 149 { d517(bb 6 insn 34) }
;;   UD chains for insn luid 2 uid 36
;;      reg 24 { d91(bb 6 insn 35) }

( 6 )->[7]->( 8 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ d34(bb 0 insn -1) }u52(13){ d40(bb 0 insn -1) }u53(25){ d95(bb 0 insn -1) }u54(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 152
;; live  kill	 14 [lr]
;; rd  in  	(27)
6, 17, 26, 33, 34, 39, 40, 91, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(3)
4, 89, 518
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 41, 42, 43, 44, 45, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 518
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(27)
4, 17, 26, 33, 34, 39, 40, 89, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 40
;;      reg 149 { d517(bb 6 insn 34) }
;;   UD chains for insn luid 1 uid 41
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;   UD chains for insn luid 2 uid 42
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;   UD chains for insn luid 4 uid 44
;;      reg 152 { d518(bb 7 insn 40) }
;;   UD chains for insn luid 5 uid 45
;;      reg 13 { d40(bb 0 insn -1) }
;;      reg 0 { d5(bb 7 insn 41) }
;;      reg 1 { d14(bb 7 insn 42) }
;;      reg 2 { d18(bb 7 insn 104) }
;;      reg 3 { d31(bb 7 insn 44) }
;;   UD chains for insn luid 6 uid 46
;;      reg 144 { d514(bb 2 insn 4) }
;;   UD chains for insn luid 7 uid 47
;;      reg 24 { d89(bb 7 insn 46) }

( 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ d34(bb 0 insn -1) }u67(13){ d40(bb 0 insn -1) }u68(25){ d95(bb 0 insn -1) }u69(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc] 134
;; live  kill	
;; rd  in  	(27)
4, 17, 26, 33, 34, 39, 40, 89, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
88, 504
;; rd  kill	(15)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 503, 504
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; rd  out 	(26)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 49
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;   UD chains for insn luid 1 uid 50
;;      reg 134 { d504(bb 8 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d88(bb 8 insn 50) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(11){ d34(bb 0 insn -1) }u74(13){ d40(bb 0 insn -1) }u75(25){ d95(bb 0 insn -1) }u76(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 134
;; live  kill	
;; rd  in  	(26)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
503
;; rd  kill	(2)
503, 504
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; rd  out 	(26)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 503, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 53
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }

( 8 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ d34(bb 0 insn -1) }u79(13){ d40(bb 0 insn -1) }u80(25){ d95(bb 0 insn -1) }u81(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 154
;; live  kill	 14 [lr]
;; rd  in  	(27)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
3, 519
;; rd  kill	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 41, 42, 43, 44, 45, 519
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(27)
3, 17, 26, 33, 34, 39, 40, 88, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 57
;;      reg 25 { d95(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 59
;;      reg 134 { d504(bb 8 insn 49) d503(bb 9 insn 53) }
;;   UD chains for insn luid 3 uid 60
;;      reg 154 { d519(bb 10 insn 57) }
;;   UD chains for insn luid 4 uid 61
;;      reg 13 { d40(bb 0 insn -1) }
;;      reg 0 { d0(bb 10 insn 105) }
;;      reg 1 { d12(bb 10 insn 59) }
;;      reg 2 { d23(bb 10 insn 60) }

( 4 5 6 7 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(11){ d34(bb 0 insn -1) }u90(13){ d40(bb 0 insn -1) }u91(25){ d95(bb 0 insn -1) }u92(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 137
;; live  kill	
;; rd  in  	(35)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 82, 88, 89, 91, 93, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
506
;; rd  kill	(2)
505, 506
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 82, 88, 89, 91, 93, 95, 96, 503, 504, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 64
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }

( 11 2 )->[12]->( 3 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(11){ d34(bb 0 insn -1) }u95(13){ d40(bb 0 insn -1) }u96(25){ d95(bb 0 insn -1) }u97(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 82, 88, 89, 91, 93, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
86
;; rd  kill	(13)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 69
;;      reg 137 { d506(bb 11 insn 64) d505(bb 2 insn 8) }
;;      reg 139 { d509(bb 2 insn 8) }
;;   UD chains for insn luid 1 uid 70
;;      reg 24 { d86(bb 12 insn 69) }

( 12 )->[13]->( 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(11){ d34(bb 0 insn -1) }u102(13){ d40(bb 0 insn -1) }u103(25){ d95(bb 0 insn -1) }u104(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 143 144
;; live  gen 	 133
;; live  kill	
;; rd  in  	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
502
;; rd  kill	(2)
501, 502
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(32)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 502, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 72
;;      reg 142 { d512(bb 2 insn 2) }

( 17 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(11){ d34(bb 0 insn -1) }u107(13){ d40(bb 0 insn -1) }u108(25){ d95(bb 0 insn -1) }u109(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
85, 507
;; rd  kill	(14)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 507
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 143 144
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 76
;;      reg 133 { d502(bb 13 insn 72) d501(bb 16 insn 86) }
;;   UD chains for insn luid 1 uid 77
;;      reg 138 { d507(bb 14 insn 76) }
;;   UD chains for insn luid 2 uid 78
;;      reg 24 { d85(bb 14 insn 77) }

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(11){ d34(bb 0 insn -1) }u114(13){ d40(bb 0 insn -1) }u115(25){ d95(bb 0 insn -1) }u116(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 143 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(0)

;; rd  kill	(5)
41, 42, 43, 44, 45
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(33)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 80
;;      reg 138 { d507(bb 14 insn 76) }
;;   UD chains for insn luid 1 uid 81
;;      reg 143 { d513(bb 2 insn 3) }
;;   UD chains for insn luid 2 uid 82
;;      reg 144 { d514(bb 2 insn 4) }
;;   UD chains for insn luid 3 uid 83
;;      reg 13 { d40(bb 0 insn -1) }
;;      reg 0 { d2(bb 15 insn 80) }
;;      reg 1 { d10(bb 15 insn 81) }
;;      reg 2 { d21(bb 15 insn 82) }

( 14 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u124(11){ d34(bb 0 insn -1) }u125(13){ d40(bb 0 insn -1) }u126(25){ d95(bb 0 insn -1) }u127(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 133
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
501
;; rd  kill	(2)
501, 502
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(33)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 86
;;      reg 133 { d502(bb 13 insn 72) d501(bb 16 insn 86) }

( 16 13 )->[17]->( 14 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u129(11){ d34(bb 0 insn -1) }u130(13){ d40(bb 0 insn -1) }u131(25){ d95(bb 0 insn -1) }u132(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 86, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
83
;; rd  kill	(13)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 91
;;      reg 133 { d502(bb 13 insn 72) d501(bb 16 insn 86) }
;;      reg 139 { d509(bb 2 insn 8) }
;;   UD chains for insn luid 1 uid 92
;;      reg 24 { d83(bb 17 insn 91) }

( 17 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(11){ d34(bb 0 insn -1) }u137(13){ d40(bb 0 insn -1) }u138(25){ d95(bb 0 insn -1) }u139(26){ d96(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }
;;   reg 26 { d96(bb 0 insn -1) }

( 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u140(11){ d34(bb 0 insn -1) }u141(13){ d40(bb 0 insn -1) }u142(14){ d45(bb 0 insn -1) }u143(25){ d95(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;;  UD chains for artificial uses
;;   reg 11 { d34(bb 0 insn -1) }
;;   reg 13 { d40(bb 0 insn -1) }
;;   reg 14 { d45(bb 0 insn -1) }
;;   reg 25 { d95(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 107 to worklist
  Adding insn 16 to worklist
  Adding insn 20 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 36 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 51 to worklist
  Adding insn 61 to worklist
  Adding insn 70 to worklist
  Adding insn 109 to worklist
  Adding insn 78 to worklist
  Adding insn 83 to worklist
  Adding insn 92 to worklist
Finished finding needed instructions:
Processing use of (reg 24 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 133 [ dev.798 ]) in insn 91:
  Adding insn 72 to worklist
  Adding insn 86 to worklist
Processing use of (reg 139 [ D.18413 ]) in insn 91:
  Adding insn 8 to worklist
Processing use of (reg 139 [ D.18413 ]) in insn 8:
  Adding insn 106 to worklist
Processing use of (reg 139 [ D.18413 ]) in insn 8:
Processing use of (reg 142 [ bus ]) in insn 106:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ dev.798 ]) in insn 86:
Processing use of (reg 142 [ bus ]) in insn 72:
Processing use of (reg 13 sp) in insn 83:
Processing use of (reg 0 r0) in insn 83:
  Adding insn 80 to worklist
Processing use of (reg 1 r1) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 2 r2) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 144 [ warn ]) in insn 82:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 143 [ status_mask ]) in insn 81:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 138 [ D.18414 ]) in insn 80:
  Adding insn 76 to worklist
Processing use of (reg 133 [ dev.798 ]) in insn 76:
Processing use of (reg 24 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 138 [ D.18414 ]) in insn 77:
Processing use of (reg 24 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 137 [ dev ]) in insn 69:
  Adding insn 64 to worklist
Processing use of (reg 139 [ D.18413 ]) in insn 69:
Processing use of (reg 137 [ dev ]) in insn 64:
Processing use of (reg 13 sp) in insn 61:
Processing use of (reg 0 r0) in insn 61:
  Adding insn 105 to worklist
Processing use of (reg 1 r1) in insn 61:
  Adding insn 59 to worklist
Processing use of (reg 2 r2) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 154 [ status ]) in insn 60:
  Adding insn 57 to worklist
Processing use of (reg 25 sfp) in insn 57:
Processing use of (reg 134 [ D.19194 ]) in insn 59:
  Adding insn 49 to worklist
  Adding insn 53 to worklist
Processing use of (reg 137 [ dev ]) in insn 53:
Processing use of (reg 137 [ dev ]) in insn 49:
Processing use of (reg 24 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 134 [ D.19194 ]) in insn 50:
Processing use of (reg 13 sp) in insn 45:
Processing use of (reg 0 r0) in insn 45:
  Adding insn 41 to worklist
Processing use of (reg 1 r1) in insn 45:
  Adding insn 42 to worklist
Processing use of (reg 2 r2) in insn 45:
  Adding insn 104 to worklist
Processing use of (reg 3 r3) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 152) in insn 44:
  Adding insn 40 to worklist
Processing use of (subreg (reg 149) 0) in insn 40:
  Adding insn 34 to worklist
Processing use of (reg 140 [ status.287 ]) in insn 34:
  Adding insn 29 to worklist
Processing use of (reg 143 [ status_mask ]) in insn 34:
Processing use of (reg 25 sfp) in insn 29:
Processing use of (reg 137 [ dev ]) in insn 42:
Processing use of (reg 137 [ dev ]) in insn 41:
Processing use of (reg 24 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 144 [ warn ]) in insn 46:
Processing use of (reg 24 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 149) in insn 35:
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 0 r0) in insn 28:
  Adding insn 24 to worklist
Processing use of (reg 1 r1) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 2 r2) in insn 28:
  Adding insn 102 to worklist
Processing use of (reg 3 r3) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 155) in insn 27:
  Adding insn 23 to worklist
Processing use of (reg 25 sfp) in insn 23:
Processing use of (reg 137 [ dev ]) in insn 25:
Processing use of (reg 141 [ D.18392 ]) in insn 24:
  Adding insn 13 to worklist
Processing use of (reg 137 [ dev ]) in insn 13:
Processing use of (reg 24 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 140 [ status.287 ]) in insn 31:
Processing use of (reg 157) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 24 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 146 [ <variable>.devfn ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 137 [ dev ]) in insn 18:
Processing use of (reg 24 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 145 [ <variable>.number ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 141 [ D.18392 ]) in insn 14:


pcibios_bus_report_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,5u} r1={9d,5u} r2={9d,5u} r3={7d,2u} r11={1d,18u} r12={5d} r13={1d,22u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={13d,9u} r25={1d,21u,1d} r26={1d,17u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,3u} r134={2d,2u} r137={2d,9u} r138={1d,2u} r139={2d,4u} r140={1d,2u,1d} r141={1d,2u} r142={1d,2u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r149={1d,2u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 667{522d,143u,2e} in 58{54 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500
0[0,9] 1[9,9] 2[18,9] 3[27,7] 11[34,1] 12[35,5] 13[40,1] 14[41,5] 15[46,4] 16[50,4] 17[54,4] 18[58,4] 19[62,4] 20[66,4] 21[70,4] 22[74,4] 23[78,4] 24[82,13] 25[95,1] 26[96,1] 27[97,4] 28[101,4] 29[105,4] 30[109,4] 31[113,4] 32[117,4] 33[121,4] 34[125,4] 35[129,4] 36[133,4] 37[137,4] 38[141,4] 39[145,4] 40[149,4] 41[153,4] 42[157,4] 43[161,4] 44[165,4] 45[169,4] 46[173,4] 47[177,4] 48[181,4] 49[185,4] 50[189,4] 51[193,4] 52[197,4] 53[201,4] 54[205,4] 55[209,4] 56[213,4] 57[217,4] 58[221,4] 59[225,4] 60[229,4] 61[233,4] 62[237,4] 63[241,4] 64[245,4] 65[249,4] 66[253,4] 67[257,4] 68[261,4] 69[265,4] 70[269,4] 71[273,4] 72[277,4] 73[281,4] 74[285,4] 75[289,4] 76[293,4] 77[297,4] 78[301,4] 79[305,4] 80[309,4] 81[313,4] 82[317,4] 83[321,4] 84[325,4] 85[329,4] 86[333,4] 87[337,4] 88[341,4] 89[345,4] 90[349,4] 91[353,4] 92[357,4] 93[361,4] 94[365,4] 95[369,4] 96[373,4] 97[377,4] 98[381,4] 99[385,4] 100[389,4] 101[393,4] 102[397,4] 103[401,4] 104[405,4] 105[409,4] 106[413,4] 107[417,4] 108[421,4] 109[425,4] 110[429,4] 111[433,4] 112[437,4] 113[441,4] 114[445,4] 115[449,4] 116[453,4] 117[457,4] 118[461,4] 119[465,4] 120[469,4] 121[473,4] 122[477,4] 123[481,4] 124[485,4] 125[489,4] 126[493,4] 127[497,4] 133[501,2] 134[503,2] 137[505,2] 138[507,1] 139[508,2] 140[510,1] 141[511,1] 142[512,1] 143[513,1] 144[514,1] 145[515,1] 146[516,1] 149[517,1] 152[518,1] 154[519,1] 155[520,1] 157[521,1] 
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 139 142 143 144 155 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137 139 142 143 144 155 157
;; live  kill	
;; rd  in  	(10)
8, 17, 26, 33, 34, 39, 40, 45, 95, 96
;; rd  gen 	(7)
505, 509, 512, 513, 514, 520, 521
;; rd  kill	(9)
505, 506, 508, 509, 512, 513, 514, 520, 521

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/bios32.c:26 (set (reg/v/f:SI 142 [ bus ])
        (reg:SI 0 r0 [ bus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ bus ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:26 (set (reg/v:SI 143 [ status_mask ])
        (reg:SI 1 r1 [ status_mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ status_mask ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:26 (set (reg/v:SI 144 [ warn ])
        (reg:SI 2 r2 [ warn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ warn ])
        (nil)))

(note 5 4 106 2 NOTE_INSN_FUNCTION_BEG)

(insn 106 5 8 2 arch/arm/kernel/bios32.c:29 (set (reg/f:SI 139 [ D.18413 ])
        (reg/v/f:SI 142 [ bus ])) -1 (nil))

(insn 8 106 23 2 arch/arm/kernel/bios32.c:29 (set (reg/v/f:SI 137 [ dev ])
        (mem/s/f/j:SI (pre_modify:SI (reg/f:SI 139 [ D.18413 ])
                (plus:SI (reg/f:SI 139 [ D.18413 ])
                    (const_int 20 [0x14]))) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 139 [ D.18413 ])
        (nil)))

(insn 23 8 30 2 include/linux/pci.h:755 (set (reg/f:SI 155)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 30 23 107 2 arch/arm/kernel/bios32.c:40 (set (reg:SI 157)
        (const_int 65535 [0xffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 107 30 108 2 arch/arm/kernel/bios32.c:29 (set (pc)
        (label_ref 66)) -1 (nil))
;; End of basic block 2 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(17)
8, 17, 26, 33, 34, 39, 40, 45, 95, 96, 505, 509, 512, 513, 514, 520, 521


;; Succ edge  12 [100.0%] 

(barrier 108 107 68)

;; Start of basic block ( 12) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 141 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc] 141 145
;; live  kill	
;; rd  in  	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(3)
94, 511, 515
;; rd  kill	(15)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 511, 515

;; Pred edge  12 [91.0%] 
(code_label 68 108 12 3 125 "" [1 uses])

(note 12 68 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 arch/arm/kernel/bios32.c:36 (set (reg/f:SI 141 [ D.18392 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/bios32.c:36 (set (reg:SI 145 [ <variable>.number ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 141 [ D.18392 ])
                    (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 15 14 16 3 arch/arm/kernel/bios32.c:36 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145 [ <variable>.number ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145 [ <variable>.number ])
        (nil)))

(jump_insn 16 15 17 3 arch/arm/kernel/bios32.c:36 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; rd  out 	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 94, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  4 [71.0%]  (fallthru)
;; Succ edge  5 [29.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  gen 	 24 [cc] 146
;; live  kill	
;; rd  in  	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 94, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
93, 516
;; rd  kill	(14)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 516

;; Pred edge  3 [71.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/kernel/bios32.c:36 (set (reg:SI 146 [ <variable>.devfn ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/bios32.c:36 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ <variable>.devfn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.devfn ])
        (nil)))

(jump_insn 20 19 21 4 arch/arm/kernel/bios32.c:36 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 11 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; rd  out 	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 93, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  11 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 155 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 140
;; live  kill	 14 [lr]
;; rd  in  	(32)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 93, 94, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(3)
6, 82, 510
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 41, 42, 43, 44, 45, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 510

;; Pred edge  4 [50.0%]  (fallthru)
;; Pred edge  3 [29.0%] 
(code_label 21 20 22 5 122 "" [1 uses])

(note 22 21 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 22 25 5 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (reg/f:SI 141 [ D.18392 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ D.18392 ])
        (nil)))

(insn 25 24 102 5 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 102 25 27 5 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 27 102 28 5 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 28 27 29 5 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 28 31 5 arch/arm/kernel/bios32.c:40 (set (reg:SI 140 [ status.287 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 31 29 32 5 arch/arm/kernel/bios32.c:40 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ status.287 ])
            (reg:SI 157))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 140 [ status.287 ])
            (const_int 65535 [0xffff]))
        (nil)))

(jump_insn 32 31 33 5 arch/arm/kernel/bios32.c:40 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 5 -> ( 11 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; rd  out 	(27)
6, 17, 26, 33, 34, 39, 40, 82, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  11 [28.0%] 
;; Succ edge  6 [72.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 143
;; lr  def 	 24 [cc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; live  gen 	 24 [cc] 149
;; live  kill	
;; rd  in  	(27)
6, 17, 26, 33, 34, 39, 40, 82, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
91, 517
;; rd  kill	(14)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 517

;; Pred edge  5 [72.0%]  (fallthru)
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 6 arch/arm/kernel/bios32.c:43 (set (reg:SI 149)
        (and:SI (reg/v:SI 143 [ status_mask ])
            (reg:SI 140 [ status.287 ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 140 [ status.287 ])
        (nil)))

(insn 35 34 36 6 arch/arm/kernel/bios32.c:43 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 6 arch/arm/kernel/bios32.c:43 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 11 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; rd  out 	(27)
6, 17, 26, 33, 34, 39, 40, 91, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  11 [71.0%] 
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 152
;; live  kill	 14 [lr]
;; rd  in  	(27)
6, 17, 26, 33, 34, 39, 40, 91, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(3)
4, 89, 518
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 41, 42, 43, 44, 45, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 518

;; Pred edge  6 [29.0%]  (fallthru)
(note 37 36 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 37 41 7 include/linux/pci.h:768 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 41 40 42 7 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 104 7 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 104 42 44 7 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 44 104 45 7 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(call_insn 45 44 46 7 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 46 45 47 7 arch/arm/kernel/bios32.c:49 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ warn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 7 arch/arm/kernel/bios32.c:49 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 7 -> ( 8 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(27)
4, 17, 26, 33, 34, 39, 40, 89, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc] 134
;; live  kill	
;; rd  in  	(27)
4, 17, 26, 33, 34, 39, 40, 89, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
88, 504
;; rd  kill	(15)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 503, 504

;; Pred edge  7 [0.0%]  (fallthru)
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 include/linux/device.h:620 (set (reg/f:SI 134 [ D.19194 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 8 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.19194 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 8 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; rd  out 	(26)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  10 [85.0%] 
;; Succ edge  9 [15.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 134
;; live  kill	
;; rd  in  	(26)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
503
;; rd  kill	(2)
503, 504

;; Pred edge  8 [15.0%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 include/linux/kobject.h:82 (set (reg/f:SI 134 [ D.19194 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; rd  out 	(26)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 503, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 154
;; live  kill	 14 [lr]
;; rd  in  	(27)
4, 17, 26, 33, 34, 39, 40, 88, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
3, 519
;; rd  kill	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 41, 42, 43, 44, 45, 519

;; Pred edge  8 [85.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 54 53 55 10 124 "" [1 uses])

(note 55 54 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 57 55 105 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 154 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 105 57 59 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1143a9c0>)) 167 {*arm_movsi_insn} (nil))

(insn 59 105 60 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.19194 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.19194 ])
        (nil)))

(insn 60 59 61 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 2 r2)
        (reg:SI 154 [ status ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154 [ status ])
        (nil)))

(call_insn 61 60 62 10 arch/arm/kernel/bios32.c:50 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(27)
3, 17, 26, 33, 34, 39, 40, 88, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 137
;; live  kill	
;; rd  in  	(35)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 82, 88, 89, 91, 93, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
506
;; rd  kill	(2)
505, 506

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [28.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 62 61 63 11 123 "" [4 uses])

(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 66 11 arch/arm/kernel/bios32.c:29 (set (reg/v/f:SI 137 [ dev ])
        (mem/s/f/j:SI (reg/v/f:SI 137 [ dev ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 82, 88, 89, 91, 93, 95, 96, 503, 504, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 82, 88, 89, 91, 93, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
86
;; rd  kill	(13)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 66 64 67 12 121 "" [1 uses])

(note 67 66 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 69 67 70 12 arch/arm/kernel/bios32.c:29 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 137 [ dev ])
            (reg/f:SI 139 [ D.18413 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 12 arch/arm/kernel/bios32.c:29 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 12 -> ( 3 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; rd  out 	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  3 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 143 144
;; live  gen 	 133
;; live  kill	
;; rd  in  	(31)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
502
;; rd  kill	(2)
501, 502

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 71 70 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 109 13 arch/arm/kernel/bios32.c:53 (set (reg/v/f:SI 133 [ dev.798 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ bus ])
                (const_int 20 [0x14])) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ bus ])
        (nil)))

(jump_insn 109 72 110 13 arch/arm/kernel/bios32.c:53 (set (pc)
        (label_ref 88)) -1 (nil))
;; End of basic block 13 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(32)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 86, 95, 96, 502, 503, 504, 505, 506, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  17 [100.0%] 

(barrier 110 109 90)

;; Start of basic block ( 17) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(2)
85, 507
;; rd  kill	(14)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 507

;; Pred edge  17 [91.0%] 
(code_label 90 110 75 14 128 "" [1 uses])

(note 75 90 76 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 14 arch/arm/kernel/bios32.c:54 (set (reg/f:SI 138 [ D.18414 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 14 arch/arm/kernel/bios32.c:54 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.18414 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 78 77 79 14 arch/arm/kernel/bios32.c:54 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 143 144
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  16 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 143 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(0)

;; rd  kill	(5)
41, 42, 43, 44, 45

;; Pred edge  14 [69.8%]  (fallthru)
(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 15 arch/arm/kernel/bios32.c:55 (set (reg:SI 0 r0)
        (reg/f:SI 138 [ D.18414 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ D.18414 ])
        (nil)))

(insn 81 80 82 15 arch/arm/kernel/bios32.c:55 (set (reg:SI 1 r1)
        (reg/v:SI 143 [ status_mask ])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 15 arch/arm/kernel/bios32.c:55 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ warn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 84 15 arch/arm/kernel/bios32.c:55 (parallel [
            (call (mem:SI (symbol_ref:SI ("pcibios_bus_report_status") [flags 0x3] <function_decl 0x111deb00 pcibios_bus_report_status>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(33)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 133
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
501
;; rd  kill	(2)
501, 502

;; Pred edge  14 [30.2%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 84 83 85 16 127 "" [1 uses])

(note 85 84 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 88 16 arch/arm/kernel/bios32.c:53 (set (reg/v/f:SI 133 [ dev.798 ])
        (mem/s/f/j:SI (reg/v/f:SI 133 [ dev.798 ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(33)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 95, 96, 501, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  17 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 16 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 85, 86, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(1)
83
;; rd  kill	(13)
82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94

;; Pred edge  16 [100.0%]  (fallthru,dfs_back)
;; Pred edge  13 [100.0%] 
(code_label 88 86 89 17 126 "" [1 uses])

(note 89 88 91 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 17 arch/arm/kernel/bios32.c:53 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ dev.798 ])
            (reg/f:SI 139 [ D.18413 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 100 17 arch/arm/kernel/bios32.c:53 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 17 -> ( 14 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  14 [91.0%] 
;; Succ edge  18 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  17 [9.0%]  (fallthru,loop_exit)
(note 100 92 0 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(34)
3, 4, 6, 8, 17, 26, 33, 34, 39, 40, 45, 83, 95, 96, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_report_status (pcibios_report_status)[0:1044]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)


pcibios_report_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={2d,3u,1d} r134={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,1u} 
;;    total ref usage 173{137d,35u,1e} in 13{12 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,2] 25[28,1] 26[29,1] 27[30,1] 28[31,1] 29[32,1] 30[33,1] 31[34,1] 32[35,1] 33[36,1] 34[37,1] 35[38,1] 36[39,1] 37[40,1] 38[41,1] 39[42,1] 40[43,1] 41[44,1] 42[45,1] 43[46,1] 44[47,1] 45[48,1] 46[49,1] 47[50,1] 48[51,1] 49[52,1] 50[53,1] 51[54,1] 52[55,1] 53[56,1] 54[57,1] 55[58,1] 56[59,1] 57[60,1] 58[61,1] 59[62,1] 60[63,1] 61[64,1] 62[65,1] 63[66,1] 64[67,1] 65[68,1] 66[69,1] 67[70,1] 68[71,1] 69[72,1] 70[73,1] 71[74,1] 72[75,1] 73[76,1] 74[77,1] 75[78,1] 76[79,1] 77[80,1] 78[81,1] 79[82,1] 80[83,1] 81[84,1] 82[85,1] 83[86,1] 84[87,1] 85[88,1] 86[89,1] 87[90,1] 88[91,1] 89[92,1] 90[93,1] 91[94,1] 92[95,1] 93[96,1] 94[97,1] 95[98,1] 96[99,1] 97[100,1] 98[101,1] 99[102,1] 100[103,1] 101[104,1] 102[105,1] 103[106,1] 104[107,1] 105[108,1] 106[109,1] 107[110,1] 108[111,1] 109[112,1] 110[113,1] 111[114,1] 112[115,1] 113[116,1] 114[117,1] 115[118,1] 116[119,1] 117[120,1] 118[121,1] 119[122,1] 120[123,1] 121[124,1] 122[125,1] 123[126,1] 124[127,1] 125[128,1] 126[129,1] 127[130,1] 133[131,2] 134[133,1] 135[134,1] 136[135,1] 138[136,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d10(3){ }d11(11){ }d13(12){ }d14(13){ }d16(14){ }d28(25){ }d29(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
2, 5, 8, 10, 11, 13, 14, 16, 28, 29
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 28, 29
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
2, 5, 8, 10, 11, 13, 14, 16, 28, 29

( 0 )->[2]->( 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d11(bb 0 insn -1) }u1(13){ d14(bb 0 insn -1) }u2(25){ d28(bb 0 insn -1) }u3(26){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 138
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 138
;; live  kill	
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 28, 29
;; rd  gen 	(5)
132, 133, 134, 135, 136
;; rd  kill	(6)
131, 132, 133, 134, 135, 136
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; rd  out 	(15)
2, 5, 8, 10, 11, 13, 14, 16, 28, 29, 132, 133, 134, 135, 136
;;  UD chains for artificial uses
;;   reg 11 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 25 { d28(bb 0 insn -1) }
;;   reg 26 { d29(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d5(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 136 { d135(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 20
;;      reg 136 { d135(bb 2 insn 7) }

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ d11(bb 0 insn -1) }u9(13){ d14(bb 0 insn -1) }u10(25){ d28(bb 0 insn -1) }u11(26){ d29(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133
;; live  kill	 14 [lr]
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(1)
131
;; rd  kill	(4)
15, 16, 131, 132
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; rd  out 	(15)
2, 5, 8, 10, 11, 13, 14, 26, 28, 29, 131, 133, 134, 135, 136
;;  UD chains for artificial uses
;;   reg 11 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 25 { d28(bb 0 insn -1) }
;;   reg 26 { d29(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 12
;;      reg 133 { d132(bb 2 insn 8) d131(bb 3 insn 16) }
;;   UD chains for insn luid 1 uid 13
;;      reg 134 { d133(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 14
;;      reg 135 { d134(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 15
;;      reg 13 { d14(bb 0 insn -1) }
;;      reg 0 { d1(bb 3 insn 12) }
;;      reg 1 { d4(bb 3 insn 13) }
;;      reg 2 { d7(bb 3 insn 14) }
;;   UD chains for insn luid 4 uid 16
;;      reg 133 { d132(bb 2 insn 8) d131(bb 3 insn 16) }

( 3 2 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ d11(bb 0 insn -1) }u21(13){ d14(bb 0 insn -1) }u22(25){ d28(bb 0 insn -1) }u23(26){ d29(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(1)
26
;; rd  kill	(2)
26, 27
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; rd  out 	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;;  UD chains for artificial uses
;;   reg 11 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 25 { d28(bb 0 insn -1) }
;;   reg 26 { d29(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 21
;;      reg 133 { d132(bb 2 insn 8) d131(bb 3 insn 16) }
;;      reg 138 { d136(bb 2 insn 20) }
;;   eq_note reg 133 { }
;;   UD chains for insn luid 1 uid 22
;;      reg 24 { d26(bb 4 insn 21) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ d11(bb 0 insn -1) }u29(13){ d14(bb 0 insn -1) }u30(25){ d28(bb 0 insn -1) }u31(26){ d29(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;;  UD chains for artificial uses
;;   reg 11 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 25 { d28(bb 0 insn -1) }
;;   reg 26 { d29(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(11){ d11(bb 0 insn -1) }u33(13){ d14(bb 0 insn -1) }u34(14){ d16(bb 0 insn -1) }u35(25){ d28(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;;  UD chains for artificial uses
;;   reg 11 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 14 { d16(bb 0 insn -1) }
;;   reg 25 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 32 to worklist
  Adding insn 15 to worklist
  Adding insn 22 to worklist
Finished finding needed instructions:
Processing use of (reg 24 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 133 [ l ]) in insn 21:
  Adding insn 8 to worklist
  Adding insn 16 to worklist
Processing use of (reg 138) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 136) in insn 20:
  Adding insn 7 to worklist
Processing use of (reg 133 [ l ]) in insn 16:
Processing use of (reg 136) in insn 8:
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 12 to worklist
Processing use of (reg 1 r1) in insn 15:
  Adding insn 13 to worklist
Processing use of (reg 2 r2) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 135 [ warn ]) in insn 14:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 134 [ status_mask ]) in insn 13:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ l ]) in insn 12:


pcibios_report_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={2d,3u,1d} r134={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,1u} 
;;    total ref usage 173{137d,35u,1e} in 13{12 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,2] 25[28,1] 26[29,1] 27[30,1] 28[31,1] 29[32,1] 30[33,1] 31[34,1] 32[35,1] 33[36,1] 34[37,1] 35[38,1] 36[39,1] 37[40,1] 38[41,1] 39[42,1] 40[43,1] 41[44,1] 42[45,1] 43[46,1] 44[47,1] 45[48,1] 46[49,1] 47[50,1] 48[51,1] 49[52,1] 50[53,1] 51[54,1] 52[55,1] 53[56,1] 54[57,1] 55[58,1] 56[59,1] 57[60,1] 58[61,1] 59[62,1] 60[63,1] 61[64,1] 62[65,1] 63[66,1] 64[67,1] 65[68,1] 66[69,1] 67[70,1] 68[71,1] 69[72,1] 70[73,1] 71[74,1] 72[75,1] 73[76,1] 74[77,1] 75[78,1] 76[79,1] 77[80,1] 78[81,1] 79[82,1] 80[83,1] 81[84,1] 82[85,1] 83[86,1] 84[87,1] 85[88,1] 86[89,1] 87[90,1] 88[91,1] 89[92,1] 90[93,1] 91[94,1] 92[95,1] 93[96,1] 94[97,1] 95[98,1] 96[99,1] 97[100,1] 98[101,1] 99[102,1] 100[103,1] 101[104,1] 102[105,1] 103[106,1] 104[107,1] 105[108,1] 106[109,1] 107[110,1] 108[111,1] 109[112,1] 110[113,1] 111[114,1] 112[115,1] 113[116,1] 114[117,1] 115[118,1] 116[119,1] 117[120,1] 118[121,1] 119[122,1] 120[123,1] 121[124,1] 122[125,1] 123[126,1] 124[127,1] 125[128,1] 126[129,1] 127[130,1] 133[131,2] 134[133,1] 135[134,1] 136[135,1] 138[136,1] 
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 138
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 138
;; live  kill	
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 28, 29
;; rd  gen 	(5)
132, 133, 134, 135, 136
;; rd  kill	(6)
131, 132, 133, 134, 135, 136

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/bios32.c:59 (set (reg/v:SI 134 [ status_mask ])
        (reg:SI 0 r0 [ status_mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ status_mask ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:59 (set (reg/v:SI 135 [ warn ])
        (reg:SI 1 r1 [ warn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ warn ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/bios32.c:62 (set (reg/f:SI 136)
        (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 20 2 arch/arm/kernel/bios32.c:62 (set (reg/v/f:SI 133 [ l ])
        (mem/s/f/j/c:SI (reg/f:SI 136) [0 pci_root_buses.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>) [0 pci_root_buses.next+0 S4 A32])
        (nil)))

(insn 20 8 32 2 arch/arm/kernel/bios32.c:62 (set (reg/f:SI 138)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>)
            (nil))))

(jump_insn 32 20 33 2 arch/arm/kernel/bios32.c:62 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; rd  out 	(15)
2, 5, 8, 10, 11, 13, 14, 16, 28, 29, 132, 133, 134, 135, 136


;; Succ edge  4 [100.0%] 

(barrier 33 32 19)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133
;; live  kill	 14 [lr]
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(1)
131
;; rd  kill	(4)
15, 16, 131, 132

;; Pred edge  4 [91.0%] 
(code_label 19 33 11 3 134 "" [1 uses])

(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/bios32.c:65 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ l ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/bios32.c:65 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ status_mask ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/bios32.c:65 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ warn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 3 arch/arm/kernel/bios32.c:65 (parallel [
            (call (mem:SI (symbol_ref:SI ("pcibios_bus_report_status") [flags 0x3] <function_decl 0x111deb00 pcibios_bus_report_status>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:62 discrim 2 (set (reg/v/f:SI 133 [ l ])
        (mem/s/f/j:SI (reg/v/f:SI 133 [ l ]) [0 <variable>.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; rd  out 	(15)
2, 5, 8, 10, 11, 13, 14, 26, 28, 29, 131, 133, 134, 135, 136


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(1)
26
;; rd  kill	(2)
26, 27

;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 17 16 18 4 133 "" [1 uses])

(note 18 17 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 18 22 4 arch/arm/kernel/bios32.c:62 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ l ])
            (reg/f:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 133 [ l ])
            (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>))
        (nil)))

(jump_insn 22 21 30 4 arch/arm/kernel/bios32.c:62 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; rd  out 	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 30 22 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(17)
2, 5, 8, 10, 11, 13, 14, 16, 26, 28, 29, 131, 132, 133, 134, 135, 136


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_setup (pcibios_setup)[0:1063] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 11 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


pcibios_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,7u} r1={5d,2u} r2={3d} r3={3d} r11={1d,6u} r12={3d} r13={1d,8u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r136={3d,2u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 306{259d,47u,0e} in 23{21 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249
0[0,5] 1[5,5] 2[10,3] 3[13,3] 11[16,1] 12[17,3] 13[20,1] 14[21,3] 15[24,2] 16[26,2] 17[28,2] 18[30,2] 19[32,2] 20[34,2] 21[36,2] 22[38,2] 23[40,2] 24[42,4] 25[46,1] 26[47,1] 27[48,2] 28[50,2] 29[52,2] 30[54,2] 31[56,2] 32[58,2] 33[60,2] 34[62,2] 35[64,2] 36[66,2] 37[68,2] 38[70,2] 39[72,2] 40[74,2] 41[76,2] 42[78,2] 43[80,2] 44[82,2] 45[84,2] 46[86,2] 47[88,2] 48[90,2] 49[92,2] 50[94,2] 51[96,2] 52[98,2] 53[100,2] 54[102,2] 55[104,2] 56[106,2] 57[108,2] 58[110,2] 59[112,2] 60[114,2] 61[116,2] 62[118,2] 63[120,2] 64[122,2] 65[124,2] 66[126,2] 67[128,2] 68[130,2] 69[132,2] 70[134,2] 71[136,2] 72[138,2] 73[140,2] 74[142,2] 75[144,2] 76[146,2] 77[148,2] 78[150,2] 79[152,2] 80[154,2] 81[156,2] 82[158,2] 83[160,2] 84[162,2] 85[164,2] 86[166,2] 87[168,2] 88[170,2] 89[172,2] 90[174,2] 91[176,2] 92[178,2] 93[180,2] 94[182,2] 95[184,2] 96[186,2] 97[188,2] 98[190,2] 99[192,2] 100[194,2] 101[196,2] 102[198,2] 103[200,2] 104[202,2] 105[204,2] 106[206,2] 107[208,2] 108[210,2] 109[212,2] 110[214,2] 111[216,2] 112[218,2] 113[220,2] 114[222,2] 115[224,2] 116[226,2] 117[228,2] 118[230,2] 119[232,2] 120[234,2] 121[236,2] 122[238,2] 123[240,2] 124[242,2] 125[244,2] 126[246,2] 127[248,2] 136[250,3] 138[253,1] 139[254,1] 140[255,1] 142[256,1] 143[257,1] 144[258,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(11){ }d19(12){ }d20(13){ }d23(14){ }d46(25){ }d47(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
4, 9, 12, 15, 16, 19, 20, 23, 46, 47
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 46, 47
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
4, 9, 12, 15, 16, 19, 20, 23, 46, 47

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d16(bb 0 insn -1) }u1(13){ d20(bb 0 insn -1) }u2(25){ d46(bb 0 insn -1) }u3(26){ d47(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 138
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 12, 15, 16, 19, 20, 23, 46, 47
;; rd  gen 	(4)
3, 43, 252, 253
;; rd  kill	(16)
0, 1, 2, 3, 4, 21, 22, 23, 42, 43, 44, 45, 250, 251, 252, 253
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; rd  out 	(12)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 252, 253
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d46(bb 0 insn -1) }
;;   reg 26 { d47(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 9
;;      reg 13 { d20(bb 0 insn -1) }
;;      reg 0 { d4(bb 0 insn -1) }
;;      reg 1 { d6(bb 2 insn 8) }
;;   UD chains for insn luid 3 uid 10
;;      reg 0 { d3(bb 2 insn 9) }
;;   UD chains for insn luid 4 uid 12
;;      reg 138 { d253(bb 2 insn 10) }
;;   UD chains for insn luid 5 uid 13
;;      reg 24 { d43(bb 2 insn 12) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ d16(bb 0 insn -1) }u12(13){ d20(bb 0 insn -1) }u13(25){ d46(bb 0 insn -1) }u14(26){ d47(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 139 140
;; live  kill	
;; rd  in  	(12)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 252, 253
;; rd  gen 	(3)
251, 254, 255
;; rd  kill	(5)
250, 251, 252, 254, 255
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(14)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 251, 253, 254, 255
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d46(bb 0 insn -1) }
;;   reg 26 { d47(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 17
;;      reg 139 { d254(bb 3 insn 15) }
;;      reg 140 { d255(bb 3 insn 16) }
;;   UD chains for insn luid 3 uid 18
;;      reg 138 { d253(bb 2 insn 10) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ d16(bb 0 insn -1) }u19(13){ d20(bb 0 insn -1) }u20(25){ d46(bb 0 insn -1) }u21(26){ d47(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142
;; live  kill	 14 [lr]
;; rd  in  	(12)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 252, 253
;; rd  gen 	(3)
1, 42, 256
;; rd  kill	(13)
0, 1, 2, 3, 4, 21, 22, 23, 42, 43, 44, 45, 256
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142
;; rd  out 	(13)
1, 9, 12, 15, 16, 19, 20, 42, 46, 47, 252, 253, 256
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d46(bb 0 insn -1) }
;;   reg 26 { d47(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 24
;;      reg 136 { d252(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 26
;;      reg 13 { d20(bb 0 insn -1) }
;;      reg 0 { d2(bb 4 insn 24) }
;;      reg 1 { d5(bb 4 insn 25) }
;;   UD chains for insn luid 3 uid 27
;;      reg 0 { d1(bb 4 insn 26) }
;;   UD chains for insn luid 4 uid 29
;;      reg 142 { d256(bb 4 insn 27) }
;;   UD chains for insn luid 5 uid 30
;;      reg 24 { d42(bb 4 insn 29) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ d16(bb 0 insn -1) }u30(13){ d20(bb 0 insn -1) }u31(25){ d46(bb 0 insn -1) }u32(26){ d47(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 136 143 144
;; live  kill	
;; rd  in  	(13)
1, 9, 12, 15, 16, 19, 20, 42, 46, 47, 252, 253, 256
;; rd  gen 	(3)
250, 257, 258
;; rd  kill	(5)
250, 251, 252, 257, 258
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
1, 9, 12, 15, 16, 19, 20, 42, 46, 47, 250, 253, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d46(bb 0 insn -1) }
;;   reg 26 { d47(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 34
;;      reg 143 { d257(bb 5 insn 32) }
;;      reg 144 { d258(bb 5 insn 33) }
;;   UD chains for insn luid 3 uid 35
;;      reg 142 { d256(bb 4 insn 27) }

( 4 5 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ d16(bb 0 insn -1) }u37(13){ d20(bb 0 insn -1) }u38(25){ d46(bb 0 insn -1) }u39(26){ d47(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(21)
1, 3, 9, 12, 15, 16, 19, 20, 42, 43, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
0
;; rd  kill	(5)
0, 1, 2, 3, 4
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
0, 9, 12, 15, 16, 19, 20, 42, 43, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d46(bb 0 insn -1) }
;;   reg 26 { d47(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 42
;;      reg 136 { d252(bb 2 insn 2) d251(bb 3 insn 18) d250(bb 5 insn 35) }
;;   UD chains for insn luid 1 uid 48
;;      reg 0 { d0(bb 6 insn 42) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(0){ d0(bb 6 insn 42) }u43(11){ d16(bb 0 insn -1) }u44(13){ d20(bb 0 insn -1) }u45(14){ }u46(25){ d46(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
0, 9, 12, 15, 16, 19, 20, 42, 43, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(20)
0, 9, 12, 15, 16, 19, 20, 42, 43, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 6 insn 42) }
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d46(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 52 to worklist
  Adding insn 17 to worklist
  Adding insn 30 to worklist
  Adding insn 34 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
  Adding insn 42 to worklist
Processing use of (reg 136 [ str ]) in insn 42:
  Adding insn 2 to worklist
  Adding insn 18 to worklist
  Adding insn 35 to worklist
Processing use of (reg 142) in insn 35:
  Adding insn 27 to worklist
Processing use of (reg 0 r0) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 1 r1) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 136 [ str ]) in insn 24:
Processing use of (reg 138) in insn 18:
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 13 sp) in insn 9:
Processing use of (reg 0 r0) in insn 9:
Processing use of (reg 1 r1) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 48:
Processing use of (reg 143) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 144) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 24 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 142) in insn 29:
Processing use of (reg 139) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 140) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 24 cc) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 138) in insn 12:


pcibios_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,7u} r1={5d,2u} r2={3d} r3={3d} r11={1d,6u} r12={3d} r13={1d,8u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r136={3d,2u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 306{259d,47u,0e} in 23{21 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249
0[0,5] 1[5,5] 2[10,3] 3[13,3] 11[16,1] 12[17,3] 13[20,1] 14[21,3] 15[24,2] 16[26,2] 17[28,2] 18[30,2] 19[32,2] 20[34,2] 21[36,2] 22[38,2] 23[40,2] 24[42,4] 25[46,1] 26[47,1] 27[48,2] 28[50,2] 29[52,2] 30[54,2] 31[56,2] 32[58,2] 33[60,2] 34[62,2] 35[64,2] 36[66,2] 37[68,2] 38[70,2] 39[72,2] 40[74,2] 41[76,2] 42[78,2] 43[80,2] 44[82,2] 45[84,2] 46[86,2] 47[88,2] 48[90,2] 49[92,2] 50[94,2] 51[96,2] 52[98,2] 53[100,2] 54[102,2] 55[104,2] 56[106,2] 57[108,2] 58[110,2] 59[112,2] 60[114,2] 61[116,2] 62[118,2] 63[120,2] 64[122,2] 65[124,2] 66[126,2] 67[128,2] 68[130,2] 69[132,2] 70[134,2] 71[136,2] 72[138,2] 73[140,2] 74[142,2] 75[144,2] 76[146,2] 77[148,2] 78[150,2] 79[152,2] 80[154,2] 81[156,2] 82[158,2] 83[160,2] 84[162,2] 85[164,2] 86[166,2] 87[168,2] 88[170,2] 89[172,2] 90[174,2] 91[176,2] 92[178,2] 93[180,2] 94[182,2] 95[184,2] 96[186,2] 97[188,2] 98[190,2] 99[192,2] 100[194,2] 101[196,2] 102[198,2] 103[200,2] 104[202,2] 105[204,2] 106[206,2] 107[208,2] 108[210,2] 109[212,2] 110[214,2] 111[216,2] 112[218,2] 113[220,2] 114[222,2] 115[224,2] 116[226,2] 117[228,2] 118[230,2] 119[232,2] 120[234,2] 121[236,2] 122[238,2] 123[240,2] 124[242,2] 125[244,2] 126[246,2] 127[248,2] 136[250,3] 138[253,1] 139[254,1] 140[255,1] 142[256,1] 143[257,1] 144[258,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 138
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 12, 15, 16, 19, 20, 23, 46, 47
;; rd  gen 	(4)
3, 43, 252, 253
;; rd  kill	(16)
0, 1, 2, 3, 4, 21, 22, 23, 42, 43, 44, 45, 250, 251, 252, 253

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:576 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 arch/arm/kernel/bios32.c:577 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1144a480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1144a480>)
        (nil)))

(call_insn/i 9 8 10 2 arch/arm/kernel/bios32.c:577 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 12 2 arch/arm/kernel/bios32.c:577 (set (reg:SI 138)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 10 13 2 arch/arm/kernel/bios32.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/bios32.c:577 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; rd  out 	(12)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 252, 253


;; Succ edge  3 [10.0%]  (fallthru)
;; Succ edge  4 [90.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 139 140
;; live  kill	
;; rd  in  	(12)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 252, 253
;; rd  gen 	(3)
251, 254, 255
;; rd  kill	(5)
250, 251, 252, 254, 255

;; Pred edge  2 [10.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/kernel/bios32.c:578 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:578 (set (reg:SI 140)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/bios32.c:578 (set (mem/c/i:SI (reg/f:SI 139) [0 debug_pci+0 S4 A32])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 18 17 52 3 arch/arm/kernel/bios32.c:579 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 52 18 53 3 arch/arm/kernel/bios32.c:579 (set (pc)
        (label_ref 36)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(14)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 251, 253, 254, 255


;; Succ edge  6 [100.0%] 

(barrier 53 52 21)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142
;; live  kill	 14 [lr]
;; rd  in  	(12)
3, 9, 12, 15, 16, 19, 20, 43, 46, 47, 252, 253
;; rd  gen 	(3)
1, 42, 256
;; rd  kill	(13)
0, 1, 2, 3, 4, 21, 22, 23, 42, 43, 44, 45, 256

;; Pred edge  2 [90.0%] 
(code_label 21 53 22 4 139 "" [1 uses])

(note 22 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 22 25 4 arch/arm/kernel/bios32.c:580 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/bios32.c:580 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1144b2d0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1144b2d0>)
        (nil)))

(call_insn/i 26 25 27 4 arch/arm/kernel/bios32.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 27 26 29 4 arch/arm/kernel/bios32.c:580 (set (reg:SI 142)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 29 27 30 4 arch/arm/kernel/bios32.c:580 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 4 arch/arm/kernel/bios32.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142
;; rd  out 	(13)
1, 9, 12, 15, 16, 19, 20, 42, 46, 47, 252, 253, 256


;; Succ edge  5 [10.0%]  (fallthru)
;; Succ edge  6 [90.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 136 143 144
;; live  kill	
;; rd  in  	(13)
1, 9, 12, 15, 16, 19, 20, 42, 46, 47, 252, 253, 256
;; rd  gen 	(3)
250, 257, 258
;; rd  kill	(5)
250, 251, 252, 257, 258

;; Pred edge  4 [10.0%]  (fallthru)
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 arch/arm/kernel/bios32.c:581 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/bios32.c:581 (set (reg:SI 144)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 arch/arm/kernel/bios32.c:581 (set (mem/c/i:SI (plus:SI (reg/f:SI 143)
                (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/f:SI 143)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 35 34 36 5 arch/arm/kernel/bios32.c:582 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
1, 9, 12, 15, 16, 19, 20, 42, 46, 47, 250, 253, 256, 257, 258


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(21)
1, 3, 9, 12, 15, 16, 19, 20, 42, 43, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
0
;; rd  kill	(5)
0, 1, 2, 3, 4

;; Pred edge  4 [90.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 36 35 37 6 140 "" [2 uses])

(note 37 36 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 37 48 6 arch/arm/kernel/bios32.c:585 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 136 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ str ])
        (nil)))

(insn 48 42 0 6 arch/arm/kernel/bios32.c:585 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
0, 9, 12, 15, 16, 19, 20, 42, 43, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_common_init (pci_common_init)[0:1062] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 28 count 44 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 28 count 53 (  2.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 28 count 54 (  2.5)


pci_common_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={25d,15u} r1={18d,4u} r2={14d} r3={14d} r11={1d,21u} r12={14d} r13={1d,34u} r14={14d,1u} r15={13d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={22d,9u} r25={1d,21u} r26={1d,20u} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r76={13d} r77={13d} r78={13d} r79={13d} r80={13d} r81={13d} r82={13d} r83={13d} r84={13d} r85={13d} r86={13d} r87={13d} r88={13d} r89={13d} r90={13d} r91={13d} r92={13d} r93={13d} r94={13d} r95={13d} r96={13d} r97={13d} r98={13d} r99={13d} r100={13d} r101={13d} r102={13d} r103={13d} r104={13d} r105={13d} r106={13d} r107={13d} r108={13d} r109={13d} r110={13d} r111={13d} r112={13d} r113={13d} r114={13d} r115={13d} r116={13d} r117={13d} r118={13d} r119={13d} r120={13d} r121={13d} r122={13d} r123={13d} r124={13d} r125={13d} r126={13d} r127={13d} r133={1d,3u} r136={1d,2u} r137={2d,4u} r138={2d,2u} r139={1d,15u} r140={1d,2u} r142={1d,4u} r143={2d,3u} r144={1d,2u} r145={1d,2u} r147={1d,17u} r151={1d,1u} r152={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 1772{1580d,192u,0e} in 87{74 regular + 13 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554
0[0,25] 1[25,18] 2[43,14] 3[57,14] 11[71,1] 12[72,14] 13[86,1] 14[87,14] 15[101,13] 16[114,13] 17[127,13] 18[140,13] 19[153,13] 20[166,13] 21[179,13] 22[192,13] 23[205,13] 24[218,22] 25[240,1] 26[241,1] 27[242,13] 28[255,13] 29[268,13] 30[281,13] 31[294,13] 32[307,13] 33[320,13] 34[333,13] 35[346,13] 36[359,13] 37[372,13] 38[385,13] 39[398,13] 40[411,13] 41[424,13] 42[437,13] 43[450,13] 44[463,13] 45[476,13] 46[489,13] 47[502,13] 48[515,13] 49[528,13] 50[541,13] 51[554,13] 52[567,13] 53[580,13] 54[593,13] 55[606,13] 56[619,13] 57[632,13] 58[645,13] 59[658,13] 60[671,13] 61[684,13] 62[697,13] 63[710,13] 64[723,13] 65[736,13] 66[749,13] 67[762,13] 68[775,13] 69[788,13] 70[801,13] 71[814,13] 72[827,13] 73[840,13] 74[853,13] 75[866,13] 76[879,13] 77[892,13] 78[905,13] 79[918,13] 80[931,13] 81[944,13] 82[957,13] 83[970,13] 84[983,13] 85[996,13] 86[1009,13] 87[1022,13] 88[1035,13] 89[1048,13] 90[1061,13] 91[1074,13] 92[1087,13] 93[1100,13] 94[1113,13] 95[1126,13] 96[1139,13] 97[1152,13] 98[1165,13] 99[1178,13] 100[1191,13] 101[1204,13] 102[1217,13] 103[1230,13] 104[1243,13] 105[1256,13] 106[1269,13] 107[1282,13] 108[1295,13] 109[1308,13] 110[1321,13] 111[1334,13] 112[1347,13] 113[1360,13] 114[1373,13] 115[1386,13] 116[1399,13] 117[1412,13] 118[1425,13] 119[1438,13] 120[1451,13] 121[1464,13] 122[1477,13] 123[1490,13] 124[1503,13] 125[1516,13] 126[1529,13] 127[1542,13] 133[1555,1] 136[1556,1] 137[1557,2] 138[1559,2] 139[1561,1] 140[1562,1] 142[1563,1] 143[1564,2] 144[1566,1] 145[1567,1] 147[1568,1] 151[1569,1] 152[1570,1] 155[1571,1] 156[1572,1] 158[1573,1] 159[1574,1] 163[1575,1] 164[1576,1] 165[1577,1] 167[1578,1] 168[1579,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d24(0){ }d42(1){ }d56(2){ }d70(3){ }d71(11){ }d85(12){ }d86(13){ }d100(14){ }d240(25){ }d241(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
24, 42, 56, 70, 71, 85, 86, 100, 240, 241
;; rd  kill	(103)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 240, 241
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
24, 42, 56, 70, 71, 85, 86, 100, 240, 241

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d71(bb 0 insn -1) }u1(13){ d86(bb 0 insn -1) }u2(25){ d240(bb 0 insn -1) }u3(26){ d241(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 145 147
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 145 147
;; live  kill	
;; rd  in  	(10)
24, 42, 56, 70, 71, 85, 86, 100, 240, 241
;; rd  gen 	(3)
239, 1567, 1568
;; rd  kill	(24)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1567, 1568
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; rd  out 	(13)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1567, 1568
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d24(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 7
;;      reg 147 { d1568(bb 2 insn 2) }
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 8
;;      reg 147 { d1568(bb 2 insn 2) }
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 9
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 10
;;      reg 145 { d1567(bb 2 insn 9) }
;;   UD chains for insn luid 5 uid 11
;;      reg 24 { d239(bb 2 insn 10) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ d71(bb 0 insn -1) }u13(13){ d86(bb 0 insn -1) }u14(25){ d240(bb 0 insn -1) }u15(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(13)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1567, 1568
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(12)
24, 42, 56, 70, 71, 85, 86, 239, 240, 241, 1567, 1568
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 13
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 145 { d1567(bb 2 insn 9) }

( 3 2 )->[4]->( 13 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ d71(bb 0 insn -1) }u19(13){ d86(bb 0 insn -1) }u20(25){ d240(bb 0 insn -1) }u21(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 138 165 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 137 138 165 167 168
;; live  kill	
;; rd  in  	(13)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1567, 1568
;; rd  gen 	(5)
1557, 1560, 1577, 1578, 1579
;; rd  kill	(7)
1557, 1558, 1559, 1560, 1577, 1578, 1579
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(18)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1557, 1560, 1567, 1568, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 17
;;      reg 138 { d1560(bb 4 insn 16) }

( 13 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ d71(bb 0 insn -1) }u24(13){ d86(bb 0 insn -1) }u25(25){ d240(bb 0 insn -1) }u26(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139
;; live  kill	 14 [lr]
;; rd  in  	(32)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 228, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(3)
22, 218, 1561
;; rd  kill	(62)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1561
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; rd  out 	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 24
;;      reg 165 { d1577(bb 4 insn 22) }
;;   UD chains for insn luid 2 uid 26
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d0(bb 5 insn 24) }
;;      reg 1 { d25(bb 5 insn 146) }
;;   UD chains for insn luid 3 uid 27
;;      reg 0 { d22(bb 5 insn 26) }
;;   UD chains for insn luid 4 uid 29
;;      reg 139 { d1561(bb 5 insn 27) }
;;   UD chains for insn luid 5 uid 30
;;      reg 24 { d218(bb 5 insn 29) }

( 5 )->[6]->( )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ d71(bb 0 insn -1) }u35(13){ d86(bb 0 insn -1) }u36(25){ d240(bb 0 insn -1) }u37(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 34
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d3(bb 6 insn 33) }

( 5 )->[7]->( 8 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(11){ d71(bb 0 insn -1) }u41(13){ d86(bb 0 insn -1) }u42(25){ d240(bb 0 insn -1) }u43(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 167 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 151 152 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 151 152 155
;; live  kill	 14 [lr]
;; rd  in  	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(6)
19, 234, 1556, 1569, 1570, 1571
;; rd  kill	(65)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1556, 1569, 1570, 1571
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; rd  out 	(29)
19, 42, 56, 70, 71, 85, 86, 234, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 38
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 39
;;      reg 138 { d1560(bb 4 insn 16) d1559(bb 10 insn 72) }
;;      reg 139 { d1561(bb 5 insn 27) }
;;   UD chains for insn luid 2 uid 40
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 41
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 151 { d1569(bb 7 insn 40) }
;;   UD chains for insn luid 4 uid 42
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 43
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 152 { d1570(bb 7 insn 42) }
;;   UD chains for insn luid 6 uid 45
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 167 { d1578(bb 4 insn 44) }
;;   UD chains for insn luid 7 uid 47
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 168 { d1579(bb 4 insn 46) }
;;   UD chains for insn luid 8 uid 48
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 9 uid 49
;;      reg 137 { d1558(bb 12 insn 89) d1557(bb 4 insn 17) }
;;   UD chains for insn luid 10 uid 50
;;      reg 139 { d1561(bb 5 insn 27) }
;;   UD chains for insn luid 11 uid 51
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d20(bb 7 insn 49) }
;;      reg 1 { d28(bb 7 insn 50) }
;;      reg 155 { d1571(bb 7 insn 48) }
;;   UD chains for insn luid 12 uid 52
;;      reg 0 { d19(bb 7 insn 51) }
;;   UD chains for insn luid 13 uid 53
;;      reg 136 { d1556(bb 7 insn 52) }
;;   UD chains for insn luid 14 uid 54
;;      reg 24 { d234(bb 7 insn 53) }

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(11){ d71(bb 0 insn -1) }u69(13){ d86(bb 0 insn -1) }u70(25){ d240(bb 0 insn -1) }u71(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 156
;; live  kill	 14 [lr]
;; rd  in  	(29)
19, 42, 56, 70, 71, 85, 86, 234, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(4)
17, 232, 1555, 1572
;; rd  kill	(63)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1555, 1572
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; rd  out 	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 56
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 57
;;      reg 137 { d1558(bb 12 insn 89) d1557(bb 4 insn 17) }
;;   UD chains for insn luid 2 uid 58
;;      reg 139 { d1561(bb 5 insn 27) }
;;   UD chains for insn luid 3 uid 59
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d18(bb 8 insn 57) }
;;      reg 1 { d27(bb 8 insn 58) }
;;      reg 156 { d1572(bb 8 insn 56) }
;;   UD chains for insn luid 4 uid 60
;;      reg 0 { d17(bb 8 insn 59) }
;;   UD chains for insn luid 5 uid 61
;;      reg 133 { d1555(bb 8 insn 60) }
;;      reg 139 { d1561(bb 5 insn 27) }
;;   UD chains for insn luid 6 uid 62
;;      reg 133 { d1555(bb 8 insn 60) }
;;   UD chains for insn luid 7 uid 63
;;      reg 24 { d232(bb 8 insn 62) }

( 8 )->[9]->( )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u84(11){ d71(bb 0 insn -1) }u85(13){ d86(bb 0 insn -1) }u86(25){ d240(bb 0 insn -1) }u87(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 67
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d2(bb 9 insn 66) }

( 8 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(11){ d71(bb 0 insn -1) }u91(13){ d86(bb 0 insn -1) }u92(25){ d240(bb 0 insn -1) }u93(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 147
;; lr  def 	 138 140 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; live  gen 	 138 140 158
;; live  kill	
;; rd  in  	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(3)
1559, 1562, 1573
;; rd  kill	(4)
1559, 1560, 1562, 1573
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(28)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 71
;;      reg 133 { d1555(bb 8 insn 60) }
;;   UD chains for insn luid 1 uid 72
;;      reg 158 { d1573(bb 10 insn 71) }
;;   UD chains for insn luid 2 uid 74
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 75
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 140 { d1562(bb 10 insn 74) }
;;   UD chains for insn luid 4 uid 76
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 140 { d1562(bb 10 insn 74) }
;;   UD chains for insn luid 5 uid 77
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 6 uid 78
;;      reg 139 { d1561(bb 5 insn 27) }
;;      reg 147 { d1568(bb 2 insn 2) }

( 7 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u105(11){ d71(bb 0 insn -1) }u106(13){ d86(bb 0 insn -1) }u107(25){ d240(bb 0 insn -1) }u108(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; rd  in  	(29)
19, 42, 56, 70, 71, 85, 86, 234, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(1)
229
;; rd  kill	(36)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(29)
19, 42, 56, 70, 71, 85, 86, 229, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 83
;;      reg 139 { d1561(bb 5 insn 27) }
;;   UD chains for insn luid 1 uid 84
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d4(bb 11 insn 83) }
;;   UD chains for insn luid 2 uid 85
;;      reg 136 { d1556(bb 7 insn 52) }
;;   UD chains for insn luid 3 uid 86
;;      reg 24 { d229(bb 11 insn 85) }

( 11 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ d71(bb 0 insn -1) }u115(13){ d86(bb 0 insn -1) }u116(25){ d240(bb 0 insn -1) }u117(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 137
;; live  kill	
;; rd  in  	(31)
17, 19, 42, 56, 70, 71, 85, 86, 229, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(1)
1558
;; rd  kill	(2)
1557, 1558
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(30)
17, 19, 42, 56, 70, 71, 85, 86, 229, 232, 240, 241, 1555, 1556, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 89
;;      reg 137 { d1558(bb 12 insn 89) d1557(bb 4 insn 17) }

( 12 4 )->[13]->( 5 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u119(11){ d71(bb 0 insn -1) }u120(13){ d86(bb 0 insn -1) }u121(25){ d240(bb 0 insn -1) }u122(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 147
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 24 [cc] 159
;; live  kill	
;; rd  in  	(34)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 229, 232, 239, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(2)
228, 1574
;; rd  kill	(23)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1574
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(32)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 228, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 93
;;      reg 137 { d1558(bb 12 insn 89) d1557(bb 4 insn 17) }
;;      reg 159 { d1574(bb 13 insn 92) }
;;   UD chains for insn luid 2 uid 94
;;      reg 24 { d228(bb 13 insn 93) }

( 13 11 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(11){ d71(bb 0 insn -1) }u128(13){ d86(bb 0 insn -1) }u129(25){ d240(bb 0 insn -1) }u130(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 24 [cc] 144
;; live  kill	
;; rd  in  	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 228, 229, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(2)
227, 1566
;; rd  kill	(23)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1566
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; rd  out 	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 97
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 98
;;      reg 144 { d1566(bb 14 insn 97) }
;;   UD chains for insn luid 2 uid 99
;;      reg 24 { d227(bb 14 insn 98) }

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(11){ d71(bb 0 insn -1) }u135(13){ d86(bb 0 insn -1) }u136(25){ d240(bb 0 insn -1) }u137(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(32)
17, 19, 24, 42, 56, 70, 71, 85, 86, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 101
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 144 { d1566(bb 14 insn 97) }

( 14 15 )->[16]->( 20 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u140(11){ d71(bb 0 insn -1) }u141(13){ d86(bb 0 insn -1) }u142(25){ d240(bb 0 insn -1) }u143(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1] 143 164
;; live  kill	 14 [lr]
;; rd  in  	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(2)
1565, 1576
;; rd  kill	(17)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 1564, 1565, 1576
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; rd  out 	(34)
17, 19, 24, 42, 56, 70, 71, 85, 86, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 108
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d1(bb 16 insn 106) }
;;      reg 1 { d26(bb 16 insn 107) }
;;   UD chains for insn luid 3 uid 109
;;      reg 147 { d1568(bb 2 insn 2) }

( 20 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(11){ d71(bb 0 insn -1) }u149(13){ d86(bb 0 insn -1) }u150(25){ d240(bb 0 insn -1) }u151(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 164
;; lr  def 	 24 [cc] 142 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; live  gen 	 24 [cc] 142 163
;; live  kill	
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(3)
224, 1563, 1575
;; rd  kill	(24)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1563, 1575
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 113
;;      reg 143 { d1565(bb 16 insn 109) d1564(bb 19 insn 129) }
;;   UD chains for insn luid 1 uid 115
;;      reg 164 { d1576(bb 16 insn 114) }
;;   UD chains for insn luid 2 uid 116
;;      reg 163 { d1575(bb 17 insn 115) }
;;   UD chains for insn luid 3 uid 117
;;      reg 24 { d224(bb 17 insn 116) }

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(11){ d71(bb 0 insn -1) }u157(13){ d86(bb 0 insn -1) }u158(25){ d240(bb 0 insn -1) }u159(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 119
;;      reg 142 { d1563(bb 17 insn 113) }
;;   UD chains for insn luid 1 uid 120
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d12(bb 18 insn 119) }
;;   UD chains for insn luid 2 uid 121
;;      reg 142 { d1563(bb 17 insn 113) }
;;   UD chains for insn luid 3 uid 122
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d10(bb 18 insn 121) }
;;   UD chains for insn luid 4 uid 123
;;      reg 142 { d1563(bb 17 insn 113) }
;;   UD chains for insn luid 5 uid 124
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d8(bb 18 insn 123) }

( 17 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u169(11){ d71(bb 0 insn -1) }u170(13){ d86(bb 0 insn -1) }u171(25){ d240(bb 0 insn -1) }u172(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  gen 	 0 [r0] 143
;; live  kill	 14 [lr]
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(1)
1564
;; rd  kill	(16)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 1564, 1565
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; rd  out 	(36)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 127
;;      reg 142 { d1563(bb 17 insn 113) }
;;   UD chains for insn luid 1 uid 128
;;      reg 13 { d86(bb 0 insn -1) }
;;      reg 0 { d6(bb 19 insn 127) }
;;   UD chains for insn luid 2 uid 129
;;      reg 143 { d1565(bb 16 insn 109) d1564(bb 19 insn 129) }

( 19 16 )->[20]->( 17 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u177(11){ d71(bb 0 insn -1) }u178(13){ d86(bb 0 insn -1) }u179(25){ d240(bb 0 insn -1) }u180(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(38)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(1)
219
;; rd  kill	(22)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 134
;;      reg 143 { d1565(bb 16 insn 109) d1564(bb 19 insn 129) }
;;      reg 147 { d1568(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 135
;;      reg 24 { d219(bb 20 insn 134) }

( 20 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u184(11){ d71(bb 0 insn -1) }u185(13){ d86(bb 0 insn -1) }u186(25){ d240(bb 0 insn -1) }u187(26){ d241(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 25 { d240(bb 0 insn -1) }
;;   reg 26 { d241(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u188(11){ d71(bb 0 insn -1) }u189(13){ d86(bb 0 insn -1) }u190(14){ }u191(25){ d240(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d86(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d240(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 13 to worklist
  Adding insn 149 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 34 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 67 to worklist
  Adding insn 151 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 94 to worklist
  Adding insn 99 to worklist
  Adding insn 101 to worklist
  Adding insn 153 to worklist
  Adding insn 108 to worklist
  Adding insn 117 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 128 to worklist
  Adding insn 135 to worklist
Finished finding needed instructions:
Processing use of (reg 24 cc) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 143 [ sys ]) in insn 134:
  Adding insn 109 to worklist
  Adding insn 129 to worklist
Processing use of (reg 147 [ hw ]) in insn 134:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 143 [ sys ]) in insn 129:
Processing use of (reg 147 [ hw ]) in insn 109:
Processing use of (reg 13 sp) in insn 128:
Processing use of (reg 0 r0) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 142 [ bus ]) in insn 127:
  Adding insn 113 to worklist
Processing use of (reg 143 [ sys ]) in insn 113:
Processing use of (reg 13 sp) in insn 120:
Processing use of (reg 0 r0) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 142 [ bus ]) in insn 119:
Processing use of (reg 13 sp) in insn 122:
Processing use of (reg 0 r0) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 142 [ bus ]) in insn 121:
Processing use of (reg 13 sp) in insn 124:
Processing use of (reg 0 r0) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 142 [ bus ]) in insn 123:
Processing use of (reg 24 cc) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 163 [ use_firmware ]) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 164) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 13 sp) in insn 108:
Processing use of (reg 0 r0) in insn 108:
  Adding insn 106 to worklist
Processing use of (reg 1 r1) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 13 sp) in insn 101:
Processing use of (reg 144 [ D.18781 ]) in insn 101:
  Adding insn 97 to worklist
Processing use of (reg 147 [ hw ]) in insn 97:
Processing use of (reg 24 cc) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 144 [ D.18781 ]) in insn 98:
Processing use of (reg 24 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 137 [ nr ]) in insn 93:
  Adding insn 89 to worklist
  Adding insn 17 to worklist
Processing use of (reg 159 [ <variable>.nr_controllers ]) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 147 [ hw ]) in insn 92:
Processing use of (reg 138 [ busnr ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 137 [ nr ]) in insn 89:
Processing use of (reg 13 sp) in insn 84:
Processing use of (reg 0 r0) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 139 [ ret ]) in insn 83:
  Adding insn 27 to worklist
Processing use of (reg 0 r0) in insn 27:
Processing use of (reg 24 cc) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 136 [ ret ]) in insn 85:
  Adding insn 52 to worklist
Processing use of (reg 0 r0) in insn 52:
Processing use of (reg 139 [ ret ]) in insn 75:
Processing use of (reg 140 [ D.19239 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 147 [ hw ]) in insn 74:
Processing use of (reg 139 [ ret ]) in insn 76:
Processing use of (reg 140 [ D.19239 ]) in insn 76:
Processing use of (reg 139 [ ret ]) in insn 77:
Processing use of (reg 147 [ hw ]) in insn 77:
Processing use of (reg 139 [ ret ]) in insn 78:
Processing use of (reg 147 [ hw ]) in insn 78:
Processing use of (reg 13 sp) in insn 67:
Processing use of (reg 0 r0) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 13 sp) in insn 59:
Processing use of (reg 0 r0) in insn 59:
  Adding insn 57 to worklist
Processing use of (reg 1 r1) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 156 [ <variable>.scan ]) in insn 59:
  Adding insn 56 to worklist
Processing use of (reg 147 [ hw ]) in insn 56:
Processing use of (reg 139 [ ret ]) in insn 58:
Processing use of (reg 137 [ nr ]) in insn 57:
Processing use of (reg 133 [ D.19246 ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 139 [ ret ]) in insn 61:
Processing use of (reg 0 r0) in insn 60:
Processing use of (reg 24 cc) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 133 [ D.19246 ]) in insn 62:
Processing use of (reg 139 [ ret ]) in insn 38:
Processing use of (reg 147 [ hw ]) in insn 38:
Processing use of (reg 138 [ busnr ]) in insn 39:
  Adding insn 72 to worklist
Processing use of (reg 139 [ ret ]) in insn 39:
Processing use of (reg 158 [ <variable>.subordinate ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 133 [ D.19246 ]) in insn 71:
Processing use of (reg 139 [ ret ]) in insn 41:
Processing use of (reg 151 [ <variable>.swizzle ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 147 [ hw ]) in insn 40:
Processing use of (reg 139 [ ret ]) in insn 43:
Processing use of (reg 152 [ <variable>.map_irq ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 147 [ hw ]) in insn 42:
Processing use of (reg 139 [ ret ]) in insn 45:
Processing use of (reg 167) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 139 [ ret ]) in insn 47:
Processing use of (reg 168) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 13 sp) in insn 51:
Processing use of (reg 0 r0) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 1 r1) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 155 [ <variable>.setup ]) in insn 51:
  Adding insn 48 to worklist
Processing use of (reg 147 [ hw ]) in insn 48:
Processing use of (reg 139 [ ret ]) in insn 50:
Processing use of (reg 137 [ nr ]) in insn 49:
Processing use of (reg 24 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 136 [ ret ]) in insn 53:
Processing use of (reg 13 sp) in insn 34:
Processing use of (reg 0 r0) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 1 r1) in insn 26:
  Adding insn 146 to worklist
Processing use of (reg 165) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 24 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 139 [ ret ]) in insn 29:
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 145 [ D.18778 ]) in insn 13:
  Adding insn 9 to worklist
Processing use of (reg 147 [ hw ]) in insn 9:
Processing use of (reg 147 [ hw ]) in insn 7:
Processing use of (reg 147 [ hw ]) in insn 7:
Processing use of (reg 147 [ hw ]) in insn 8:
Processing use of (reg 147 [ hw ]) in insn 8:
Processing use of (reg 24 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 145 [ D.18778 ]) in insn 10:


pci_common_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={25d,15u} r1={18d,4u} r2={14d} r3={14d} r11={1d,21u} r12={14d} r13={1d,34u} r14={14d,1u} r15={13d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={22d,9u} r25={1d,21u} r26={1d,20u} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r76={13d} r77={13d} r78={13d} r79={13d} r80={13d} r81={13d} r82={13d} r83={13d} r84={13d} r85={13d} r86={13d} r87={13d} r88={13d} r89={13d} r90={13d} r91={13d} r92={13d} r93={13d} r94={13d} r95={13d} r96={13d} r97={13d} r98={13d} r99={13d} r100={13d} r101={13d} r102={13d} r103={13d} r104={13d} r105={13d} r106={13d} r107={13d} r108={13d} r109={13d} r110={13d} r111={13d} r112={13d} r113={13d} r114={13d} r115={13d} r116={13d} r117={13d} r118={13d} r119={13d} r120={13d} r121={13d} r122={13d} r123={13d} r124={13d} r125={13d} r126={13d} r127={13d} r133={1d,3u} r136={1d,2u} r137={2d,4u} r138={2d,2u} r139={1d,15u} r140={1d,2u} r142={1d,4u} r143={2d,3u} r144={1d,2u} r145={1d,2u} r147={1d,17u} r151={1d,1u} r152={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 1772{1580d,192u,0e} in 87{74 regular + 13 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554
0[0,25] 1[25,18] 2[43,14] 3[57,14] 11[71,1] 12[72,14] 13[86,1] 14[87,14] 15[101,13] 16[114,13] 17[127,13] 18[140,13] 19[153,13] 20[166,13] 21[179,13] 22[192,13] 23[205,13] 24[218,22] 25[240,1] 26[241,1] 27[242,13] 28[255,13] 29[268,13] 30[281,13] 31[294,13] 32[307,13] 33[320,13] 34[333,13] 35[346,13] 36[359,13] 37[372,13] 38[385,13] 39[398,13] 40[411,13] 41[424,13] 42[437,13] 43[450,13] 44[463,13] 45[476,13] 46[489,13] 47[502,13] 48[515,13] 49[528,13] 50[541,13] 51[554,13] 52[567,13] 53[580,13] 54[593,13] 55[606,13] 56[619,13] 57[632,13] 58[645,13] 59[658,13] 60[671,13] 61[684,13] 62[697,13] 63[710,13] 64[723,13] 65[736,13] 66[749,13] 67[762,13] 68[775,13] 69[788,13] 70[801,13] 71[814,13] 72[827,13] 73[840,13] 74[853,13] 75[866,13] 76[879,13] 77[892,13] 78[905,13] 79[918,13] 80[931,13] 81[944,13] 82[957,13] 83[970,13] 84[983,13] 85[996,13] 86[1009,13] 87[1022,13] 88[1035,13] 89[1048,13] 90[1061,13] 91[1074,13] 92[1087,13] 93[1100,13] 94[1113,13] 95[1126,13] 96[1139,13] 97[1152,13] 98[1165,13] 99[1178,13] 100[1191,13] 101[1204,13] 102[1217,13] 103[1230,13] 104[1243,13] 105[1256,13] 106[1269,13] 107[1282,13] 108[1295,13] 109[1308,13] 110[1321,13] 111[1334,13] 112[1347,13] 113[1360,13] 114[1373,13] 115[1386,13] 116[1399,13] 117[1412,13] 118[1425,13] 119[1438,13] 120[1451,13] 121[1464,13] 122[1477,13] 123[1490,13] 124[1503,13] 125[1516,13] 126[1529,13] 127[1542,13] 133[1555,1] 136[1556,1] 137[1557,2] 138[1559,2] 139[1561,1] 140[1562,1] 142[1563,1] 143[1564,2] 144[1566,1] 145[1567,1] 147[1568,1] 151[1569,1] 152[1570,1] 155[1571,1] 156[1572,1] 158[1573,1] 159[1574,1] 163[1575,1] 164[1576,1] 165[1577,1] 167[1578,1] 168[1579,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 145 147
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 145 147
;; live  kill	
;; rd  in  	(10)
24, 42, 56, 70, 71, 85, 86, 100, 240, 241
;; rd  gen 	(3)
239, 1567, 1568
;; rd  kill	(24)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1567, 1568

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:535 (set (reg/v/f:SI 147 [ hw ])
        (reg:SI 0 r0 [ hw ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hw ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 include/linux/list.h:26 (set (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/list.h:27 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 4 [0x4])) [0 <variable>.buses.prev+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:540 (set (reg/f:SI 145 [ D.18778 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 145 [ D.18778 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:540 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; rd  out 	(13)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1567, 1568


;; Succ edge  3 [69.8%]  (fallthru)
;; Succ edge  4 [30.2%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(13)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1567, 1568
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

;; Pred edge  2 [69.8%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 13 12 14 3 arch/arm/kernel/bios32.c:541 (parallel [
            (call (mem:SI (reg/f:SI 145 [ D.18778 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 145 [ D.18778 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(12)
24, 42, 56, 70, 71, 85, 86, 239, 240, 241, 1567, 1568


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 138 165 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 137 138 165 167 168
;; live  kill	
;; rd  in  	(13)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1567, 1568
;; rd  gen 	(5)
1557, 1560, 1577, 1578, 1579
;; rd  kill	(7)
1557, 1558, 1559, 1560, 1577, 1578, 1579

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [30.2%] 
(code_label 14 13 15 4 145 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/bios32.c:541 (set (reg/v:SI 138 [ busnr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 22 4 arch/arm/kernel/bios32.c:541 (set (reg/v:SI 137 [ nr ])
        (reg/v:SI 138 [ busnr ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 17 44 4 include/linux/slab_def.h:122 (set (reg/f:SI 165)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x111d99c0 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 44 22 46 4 arch/arm/kernel/bios32.c:512 (set (reg/f:SI 167)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e6a3c0 ioport_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 46 44 149 4 arch/arm/kernel/bios32.c:513 (set (reg/f:SI 168)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e6a360 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(jump_insn 149 46 150 4 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(18)
24, 42, 56, 70, 71, 85, 86, 100, 239, 240, 241, 1557, 1560, 1567, 1568, 1577, 1578, 1579


;; Succ edge  13 [100.0%] 

(barrier 150 149 20)

;; Start of basic block ( 13) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139
;; live  kill	 14 [lr]
;; rd  in  	(32)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 228, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(3)
22, 218, 1561
;; rd  kill	(62)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1561

;; Pred edge  13 [97.8%] 
(code_label 20 150 21 5 147 ("found") [1 uses])

(note 21 20 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 21 146 5 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 165)
                (const_int 12 [0xc])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x111d99c0 malloc_sizes>)
                    (const_int 12 [0xc]))) [0 <variable>.cs_cachep+0 S4 A32])
        (nil)))

(insn 146 24 26 5 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 32976 [0x80d0])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 146 27 5 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x111cff00 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 27 26 29 5 include/linux/slab_def.h:122 (set (reg/v/f:SI 139 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 29 27 30 5 arch/arm/kernel/bios32.c:502 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 139 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 5 arch/arm/kernel/bios32.c:502 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; rd  out 	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  6 [0.0%]  (fallthru,loop_exit)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

;; Pred edge  5 [0.0%]  (fallthru,loop_exit)
(note 31 30 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 31 34 6 arch/arm/kernel/bios32.c:503 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1144d800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1144d800>)
        (nil)))

(call_insn 34 33 35 6 arch/arm/kernel/bios32.c:503 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a67680 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579



(barrier 35 34 36)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 167 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 151 152 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 151 152 155
;; live  kill	 14 [lr]
;; rd  in  	(29)
22, 42, 56, 70, 71, 85, 86, 218, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(6)
19, 234, 1556, 1569, 1570, 1571
;; rd  kill	(65)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1556, 1569, 1570, 1571

;; Pred edge  5 [100.0%] 
(code_label 36 35 37 7 148 "" [1 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 arch/arm/kernel/bios32.c:508 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 52 [0x34])) [0 <variable>.hw+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 7 arch/arm/kernel/bios32.c:509 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 8 [0x8])) [0 <variable>.busnr+0 S4 A64])
        (reg/v:SI 138 [ busnr ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 7 arch/arm/kernel/bios32.c:510 (set (reg/f:SI 151 [ <variable>.swizzle ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 28 [0x1c])) [0 <variable>.swizzle+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 7 arch/arm/kernel/bios32.c:510 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
        (reg/f:SI 151 [ <variable>.swizzle ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.swizzle ])
        (nil)))

(insn 42 41 43 7 arch/arm/kernel/bios32.c:511 (set (reg/f:SI 152 [ <variable>.map_irq ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 32 [0x20])) [0 <variable>.map_irq+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 7 arch/arm/kernel/bios32.c:511 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
        (reg/f:SI 152 [ <variable>.map_irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152 [ <variable>.map_irq ])
        (nil)))

(insn 45 43 47 7 arch/arm/kernel/bios32.c:512 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 32 [0x20])) [0 <variable>.resource+0 S4 A64])
        (reg/f:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e6a3c0 ioport_resource>)
        (nil)))

(insn 47 45 48 7 arch/arm/kernel/bios32.c:513 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 36 [0x24])) [0 <variable>.resource+4 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e6a360 iomem_resource>)
        (nil)))

(insn 48 47 49 7 arch/arm/kernel/bios32.c:515 (set (reg/f:SI 155 [ <variable>.setup ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 12 [0xc])) [0 <variable>.setup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 7 arch/arm/kernel/bios32.c:515 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ nr ])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/bios32.c:515 (set (reg:SI 1 r1)
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 51 50 52 7 arch/arm/kernel/bios32.c:515 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 155 [ <variable>.setup ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 155 [ <variable>.setup ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 52 51 53 7 arch/arm/kernel/bios32.c:515 (set (reg/v:SI 136 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 53 52 54 7 arch/arm/kernel/bios32.c:517 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 7 arch/arm/kernel/bios32.c:517 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2699 [0xa8b])
            (nil))))
;; End of basic block 7 -> ( 8 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; rd  out 	(29)
19, 42, 56, 70, 71, 85, 86, 234, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  8 [73.0%]  (fallthru)
;; Succ edge  11 [27.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 156
;; live  kill	 14 [lr]
;; rd  in  	(29)
19, 42, 56, 70, 71, 85, 86, 234, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(4)
17, 232, 1555, 1572
;; rd  kill	(63)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1555, 1572

;; Pred edge  7 [73.0%]  (fallthru)
(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 8 arch/arm/kernel/bios32.c:518 (set (reg/f:SI 156 [ <variable>.scan ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 16 [0x10])) [0 <variable>.scan+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/bios32.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ nr ])) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 8 arch/arm/kernel/bios32.c:518 (set (reg:SI 1 r1)
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 59 58 60 8 arch/arm/kernel/bios32.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 156 [ <variable>.scan ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 156 [ <variable>.scan ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 60 59 61 8 arch/arm/kernel/bios32.c:518 (set (reg/f:SI 133 [ D.19246 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 61 60 62 8 arch/arm/kernel/bios32.c:518 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 28 [0x1c])) [0 <variable>.bus+0 S4 A32])
        (reg/f:SI 133 [ D.19246 ])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 arch/arm/kernel/bios32.c:520 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19246 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 64 8 arch/arm/kernel/bios32.c:520 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; rd  out 	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  9 [0.0%]  (fallthru,loop_exit)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

;; Pred edge  8 [0.0%]  (fallthru,loop_exit)
(note 64 63 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 66 64 67 9 arch/arm/kernel/bios32.c:521 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1139b940>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1139b940>)
        (nil)))

(call_insn 67 66 68 9 arch/arm/kernel/bios32.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a67680 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 9 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579



(barrier 68 67 69)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 147
;; lr  def 	 138 140 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; live  gen 	 138 140 158
;; live  kill	
;; rd  in  	(29)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(3)
1559, 1562, 1573
;; rd  kill	(4)
1559, 1560, 1562, 1573

;; Pred edge  8 [100.0%] 
(code_label 69 68 70 10 150 "" [1 uses])

(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 arch/arm/kernel/bios32.c:523 (set (reg:SI 158 [ <variable>.subordinate ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 133 [ D.19246 ])
                    (const_int 79 [0x4f])) [0 <variable>.subordinate+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19246 ])
        (nil)))

(insn 72 71 74 10 arch/arm/kernel/bios32.c:523 (set (reg/v:SI 138 [ busnr ])
        (plus:SI (reg:SI 158 [ <variable>.subordinate ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 158 [ <variable>.subordinate ])
        (nil)))

(insn 74 72 75 10 include/linux/list.h:62 (set (reg/f:SI 140 [ D.19239 ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 10 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ D.19239 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 10 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 139 [ ret ]) [0 <variable>.node.next+0 S4 A64])
        (reg/f:SI 140 [ D.19239 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ D.19239 ])
        (nil)))

(insn 77 76 78 10 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 151 10 include/linux/list.h:44 (set (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ ret ])
        (nil)))

(jump_insn 151 78 152 10 (set (pc)
        (label_ref 87)) -1 (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(28)
17, 42, 56, 70, 71, 85, 86, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  12 [100.0%] 

(barrier 152 151 81)

;; Start of basic block ( 7) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; rd  in  	(29)
19, 42, 56, 70, 71, 85, 86, 234, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(1)
229
;; rd  kill	(36)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239

;; Pred edge  7 [27.0%] 
(code_label 81 152 82 11 149 "" [1 uses])

(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 11 arch/arm/kernel/bios32.c:527 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ ret ])
        (nil)))

(call_insn 84 83 85 11 arch/arm/kernel/bios32.c:527 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10d75880 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 85 84 86 11 arch/arm/kernel/bios32.c:528 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ ret ])
        (nil)))

(jump_insn 86 85 87 11 arch/arm/kernel/bios32.c:528 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 95)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 11 -> ( 14 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(29)
19, 42, 56, 70, 71, 85, 86, 229, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  14 [2.2%]  (loop_exit)
;; Succ edge  12 [97.8%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 137
;; live  kill	
;; rd  in  	(31)
17, 19, 42, 56, 70, 71, 85, 86, 229, 232, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(1)
1558
;; rd  kill	(2)
1557, 1558

;; Pred edge  11 [97.8%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 87 86 88 12 151 "" [1 uses])

(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 12 arch/arm/kernel/bios32.c:500 (set (reg/v:SI 137 [ nr ])
        (plus:SI (reg/v:SI 137 [ nr ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(30)
17, 19, 42, 56, 70, 71, 85, 86, 229, 232, 240, 241, 1555, 1556, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  13 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 147
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 24 [cc] 159
;; live  kill	
;; rd  in  	(34)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 229, 232, 239, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(2)
228, 1574
;; rd  kill	(23)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1574

;; Pred edge  12 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 90 89 91 13 146 "" [1 uses])

(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 13 arch/arm/kernel/bios32.c:500 discrim 1 (set (reg:SI 159 [ <variable>.nr_controllers ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 8 [0x8])) [0 <variable>.nr_controllers+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 13 arch/arm/kernel/bios32.c:500 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ nr ])
            (reg:SI 159 [ <variable>.nr_controllers ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159 [ <variable>.nr_controllers ])
        (nil)))

(jump_insn 94 93 95 13 arch/arm/kernel/bios32.c:500 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 13 -> ( 5 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; rd  out 	(32)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 228, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  5 [97.8%] 
;; Succ edge  14 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 13 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 24 [cc] 144
;; live  kill	
;; rd  in  	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 228, 229, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(2)
227, 1566
;; rd  kill	(23)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1566

;; Pred edge  13 [2.2%]  (fallthru,loop_exit)
;; Pred edge  11 [2.2%]  (loop_exit)
(code_label 95 94 96 14 152 "" [1 uses])

(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 14 arch/arm/kernel/bios32.c:543 (set (reg/f:SI 144 [ D.18781 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 14 arch/arm/kernel/bios32.c:543 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.18781 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 100 14 arch/arm/kernel/bios32.c:543 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; rd  out 	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  16 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

;; Pred edge  14 [69.8%]  (fallthru)
(note 100 99 101 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn 101 100 102 15 arch/arm/kernel/bios32.c:544 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.18781 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.18781 ])
        (nil))
    (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(32)
17, 19, 24, 42, 56, 70, 71, 85, 86, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1] 143 164
;; live  kill	 14 [lr]
;; rd  in  	(33)
17, 19, 24, 42, 56, 70, 71, 85, 86, 100, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1577, 1578, 1579
;; rd  gen 	(2)
1565, 1576
;; rd  kill	(17)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 1564, 1565, 1576

;; Pred edge  14 [30.2%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 102 101 103 16 153 "" [1 uses])

(note 103 102 106 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 106 103 107 16 arch/arm/kernel/bios32.c:546 (set (reg:SI 0 r0)
        (symbol_ref:SI ("pcibios_swizzle") [flags 0x3] <function_decl 0x1126cd00 pcibios_swizzle>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("pcibios_swizzle") [flags 0x3] <function_decl 0x1126cd00 pcibios_swizzle>)
        (nil)))

(insn 107 106 108 16 arch/arm/kernel/bios32.c:546 (set (reg:SI 1 r1)
        (symbol_ref:SI ("pcibios_map_irq") [flags 0x3] <function_decl 0x1126ce00 pcibios_map_irq>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("pcibios_map_irq") [flags 0x3] <function_decl 0x1126ce00 pcibios_map_irq>)
        (nil)))

(call_insn 108 107 109 16 arch/arm/kernel/bios32.c:546 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_fixup_irqs") [flags 0x41] <function_decl 0x10faa900 pci_fixup_irqs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 109 108 114 16 arch/arm/kernel/bios32.c:548 (set (reg/v/f:SI 143 [ sys ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 114 109 153 16 arch/arm/kernel/bios32.c:551 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 153 114 154 16 arch/arm/kernel/bios32.c:548 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 16 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; rd  out 	(34)
17, 19, 24, 42, 56, 70, 71, 85, 86, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1576, 1577, 1578, 1579


;; Succ edge  20 [100.0%] 

(barrier 154 153 133)

;; Start of basic block ( 20) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(11){ }u149(13){ }u150(25){ }u151(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 164
;; lr  def 	 24 [cc] 142 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; live  gen 	 24 [cc] 142 163
;; live  kill	
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(3)
224, 1563, 1575
;; rd  kill	(24)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 1563, 1575

;; Pred edge  20 [91.0%] 
(code_label 133 154 112 17 156 "" [1 uses])

(note 112 133 113 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 115 17 arch/arm/kernel/bios32.c:549 (set (reg/v/f:SI 142 [ bus ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ sys ])
                (const_int 28 [0x1c])) [0 <variable>.bus+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 115 113 116 17 arch/arm/kernel/bios32.c:551 (set (reg:SI 163 [ use_firmware ])
        (mem/c/i:SI (plus:SI (reg/f:SI 164)
                (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 use_firmware+0 S4 A32])
        (nil)))

(insn 116 115 117 17 arch/arm/kernel/bios32.c:551 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ use_firmware ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ use_firmware ])
        (nil)))

(jump_insn 117 116 118 17 arch/arm/kernel/bios32.c:551 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579


;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(14)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

;; Pred edge  17 [29.0%]  (fallthru)
(note 118 117 119 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 18 arch/arm/kernel/bios32.c:555 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (nil))

(call_insn 120 119 121 18 arch/arm/kernel/bios32.c:555 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_bus_size_bridges") [flags 0x41] <function_decl 0x10faa580 pci_bus_size_bridges>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 121 120 122 18 arch/arm/kernel/bios32.c:560 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (nil))

(call_insn 122 121 123 18 arch/arm/kernel/bios32.c:560 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_bus_assign_resources") [flags 0x41] <function_decl 0x10faa500 pci_bus_assign_resources>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 123 122 124 18 arch/arm/kernel/bios32.c:565 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (nil))

(call_insn 124 123 125 18 arch/arm/kernel/bios32.c:565 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_enable_bridges") [flags 0x41] <function_decl 0x10fb1000 pci_enable_bridges>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  gen 	 0 [r0] 143
;; live  kill	 14 [lr]
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(1)
1564
;; rd  kill	(16)
87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 1564, 1565

;; Pred edge  17 [71.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 125 124 126 19 155 "" [1 uses])

(note 126 125 127 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 19 arch/arm/kernel/bios32.c:571 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ bus ])
        (nil)))

(call_insn 128 127 129 19 arch/arm/kernel/bios32.c:571 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_bus_add_devices") [flags 0x41] <function_decl 0x10f8e080 pci_bus_add_devices>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 129 128 131 19 arch/arm/kernel/bios32.c:548 (set (reg/v/f:SI 143 [ sys ])
        (mem/s/f/j:SI (reg/v/f:SI 143 [ sys ]) [0 <variable>.node.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; rd  out 	(36)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579


;; Succ edge  20 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 16) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(38)
17, 19, 24, 42, 56, 70, 71, 85, 86, 224, 227, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(1)
219
;; rd  kill	(22)
218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239

;; Pred edge  19 [100.0%]  (fallthru,dfs_back)
;; Pred edge  16 [100.0%] 
(code_label 131 129 132 20 154 "" [1 uses])

(note 132 131 134 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 134 132 135 20 arch/arm/kernel/bios32.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ sys ])
            (reg/v/f:SI 147 [ hw ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 135 134 143 20 arch/arm/kernel/bios32.c:548 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 20 -> ( 17 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579


;; Succ edge  17 [91.0%] 
;; Succ edge  21 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  20 [9.0%]  (fallthru,loop_exit)
(note 143 135 0 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 21 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(37)
17, 19, 24, 42, 56, 70, 71, 85, 86, 219, 240, 241, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
