
remode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008908  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d8  08008a14  08008a14  00009a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092ec  080092ec  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080092ec  080092ec  0000b074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080092ec  080092ec  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092ec  080092ec  0000a2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092f0  080092f0  0000a2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080092f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000528  20000078  08009368  0000b078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08009368  0000b5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f29  00000000  00000000  0000b09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d8a  00000000  00000000  00021fc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00025d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ac  00000000  00000000  000273f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aba1  00000000  00000000  000285a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c798  00000000  00000000  00043145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000953e5  00000000  00000000  0005f8dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4cc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006338  00000000  00000000  000f4d08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000fb040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	080089fc 	.word	0x080089fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	080089fc 	.word	0x080089fc

0800014c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b3d      	ldr	r3, [pc, #244]	@ (8000254 <MX_ADC1_Init+0x108>)
 800015e:	4a3e      	ldr	r2, [pc, #248]	@ (8000258 <MX_ADC1_Init+0x10c>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000162:	4b3c      	ldr	r3, [pc, #240]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000168:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800016a:	4b3a      	ldr	r3, [pc, #232]	@ (8000254 <MX_ADC1_Init+0x108>)
 800016c:	2200      	movs	r2, #0
 800016e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000170:	4b38      	ldr	r3, [pc, #224]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000172:	2200      	movs	r2, #0
 8000174:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000176:	4b37      	ldr	r3, [pc, #220]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000178:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017e:	4b35      	ldr	r3, [pc, #212]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000180:	2200      	movs	r2, #0
 8000182:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 8000184:	4b33      	ldr	r3, [pc, #204]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000186:	2206      	movs	r2, #6
 8000188:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800018a:	4832      	ldr	r0, [pc, #200]	@ (8000254 <MX_ADC1_Init+0x108>)
 800018c:	f001 fae8 	bl	8001760 <HAL_ADC_Init>
 8000190:	4603      	mov	r3, r0
 8000192:	2b00      	cmp	r3, #0
 8000194:	d001      	beq.n	800019a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000196:	f000 fce8 	bl	8000b6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800019a:	2300      	movs	r3, #0
 800019c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019e:	2301      	movs	r3, #1
 80001a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80001a2:	2301      	movs	r3, #1
 80001a4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a6:	1d3b      	adds	r3, r7, #4
 80001a8:	4619      	mov	r1, r3
 80001aa:	482a      	ldr	r0, [pc, #168]	@ (8000254 <MX_ADC1_Init+0x108>)
 80001ac:	f001 fd68 	bl	8001c80 <HAL_ADC_ConfigChannel>
 80001b0:	4603      	mov	r3, r0
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d001      	beq.n	80001ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80001b6:	f000 fcd8 	bl	8000b6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80001ba:	2301      	movs	r3, #1
 80001bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80001be:	2302      	movs	r3, #2
 80001c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001c2:	1d3b      	adds	r3, r7, #4
 80001c4:	4619      	mov	r1, r3
 80001c6:	4823      	ldr	r0, [pc, #140]	@ (8000254 <MX_ADC1_Init+0x108>)
 80001c8:	f001 fd5a 	bl	8001c80 <HAL_ADC_ConfigChannel>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d001      	beq.n	80001d6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80001d2:	f000 fcca 	bl	8000b6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80001d6:	2302      	movs	r3, #2
 80001d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80001da:	2303      	movs	r3, #3
 80001dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001de:	1d3b      	adds	r3, r7, #4
 80001e0:	4619      	mov	r1, r3
 80001e2:	481c      	ldr	r0, [pc, #112]	@ (8000254 <MX_ADC1_Init+0x108>)
 80001e4:	f001 fd4c 	bl	8001c80 <HAL_ADC_ConfigChannel>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d001      	beq.n	80001f2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80001ee:	f000 fcbc 	bl	8000b6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80001f2:	2303      	movs	r3, #3
 80001f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80001f6:	2304      	movs	r3, #4
 80001f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4619      	mov	r1, r3
 80001fe:	4815      	ldr	r0, [pc, #84]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000200:	f001 fd3e 	bl	8001c80 <HAL_ADC_ConfigChannel>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d001      	beq.n	800020e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800020a:	f000 fcae 	bl	8000b6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800020e:	2310      	movs	r3, #16
 8000210:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000212:	2305      	movs	r3, #5
 8000214:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8000216:	2304      	movs	r3, #4
 8000218:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4619      	mov	r1, r3
 800021e:	480d      	ldr	r0, [pc, #52]	@ (8000254 <MX_ADC1_Init+0x108>)
 8000220:	f001 fd2e 	bl	8001c80 <HAL_ADC_ConfigChannel>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800022a:	f000 fc9e 	bl	8000b6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800022e:	2311      	movs	r3, #17
 8000230:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000232:	2306      	movs	r3, #6
 8000234:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4619      	mov	r1, r3
 800023a:	4806      	ldr	r0, [pc, #24]	@ (8000254 <MX_ADC1_Init+0x108>)
 800023c:	f001 fd20 	bl	8001c80 <HAL_ADC_ConfigChannel>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000246:	f000 fc90 	bl	8000b6a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000094 	.word	0x20000094
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a2c      	ldr	r2, [pc, #176]	@ (8000328 <HAL_ADC_MspInit+0xcc>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d151      	bne.n	8000320 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b2b      	ldr	r3, [pc, #172]	@ (800032c <HAL_ADC_MspInit+0xd0>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a2a      	ldr	r2, [pc, #168]	@ (800032c <HAL_ADC_MspInit+0xd0>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b28      	ldr	r3, [pc, #160]	@ (800032c <HAL_ADC_MspInit+0xd0>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b25      	ldr	r3, [pc, #148]	@ (800032c <HAL_ADC_MspInit+0xd0>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a24      	ldr	r2, [pc, #144]	@ (800032c <HAL_ADC_MspInit+0xd0>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b22      	ldr	r3, [pc, #136]	@ (800032c <HAL_ADC_MspInit+0xd0>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80002ac:	230f      	movs	r3, #15
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	481d      	ldr	r0, [pc, #116]	@ (8000330 <HAL_ADC_MspInit+0xd4>)
 80002bc:	f002 fcd8 	bl	8002c70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80002c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000338 <HAL_ADC_MspInit+0xdc>)
 80002c4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80002c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80002cc:	4b19      	ldr	r3, [pc, #100]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80002d2:	4b18      	ldr	r3, [pc, #96]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002d4:	2280      	movs	r2, #128	@ 0x80
 80002d6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80002d8:	4b16      	ldr	r3, [pc, #88]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002de:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80002e0:	4b14      	ldr	r3, [pc, #80]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80002e6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80002e8:	4b12      	ldr	r3, [pc, #72]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80002ee:	4b11      	ldr	r3, [pc, #68]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80002f4:	480f      	ldr	r0, [pc, #60]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 80002f6:	f002 f88f 	bl	8002418 <HAL_DMA_Init>
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d001      	beq.n	8000304 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000300:	f000 fc33 	bl	8000b6a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	4a0b      	ldr	r2, [pc, #44]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 8000308:	621a      	str	r2, [r3, #32]
 800030a:	4a0a      	ldr	r2, [pc, #40]	@ (8000334 <HAL_ADC_MspInit+0xd8>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000310:	2200      	movs	r2, #0
 8000312:	2100      	movs	r1, #0
 8000314:	2012      	movs	r0, #18
 8000316:	f002 f83c 	bl	8002392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800031a:	2012      	movs	r0, #18
 800031c:	f002 f855 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000320:	bf00      	nop
 8000322:	3720      	adds	r7, #32
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	40012400 	.word	0x40012400
 800032c:	40021000 	.word	0x40021000
 8000330:	40010800 	.word	0x40010800
 8000334:	200000c4 	.word	0x200000c4
 8000338:	40020008 	.word	0x40020008

0800033c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000342:	4b1c      	ldr	r3, [pc, #112]	@ (80003b4 <MX_DMA_Init+0x78>)
 8000344:	695b      	ldr	r3, [r3, #20]
 8000346:	4a1b      	ldr	r2, [pc, #108]	@ (80003b4 <MX_DMA_Init+0x78>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6153      	str	r3, [r2, #20]
 800034e:	4b19      	ldr	r3, [pc, #100]	@ (80003b4 <MX_DMA_Init+0x78>)
 8000350:	695b      	ldr	r3, [r3, #20]
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800035a:	2200      	movs	r2, #0
 800035c:	2100      	movs	r1, #0
 800035e:	200b      	movs	r0, #11
 8000360:	f002 f817 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000364:	200b      	movs	r0, #11
 8000366:	f002 f830 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800036a:	2200      	movs	r2, #0
 800036c:	2100      	movs	r1, #0
 800036e:	200c      	movs	r0, #12
 8000370:	f002 f80f 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000374:	200c      	movs	r0, #12
 8000376:	f002 f828 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800037a:	2200      	movs	r2, #0
 800037c:	2100      	movs	r1, #0
 800037e:	200d      	movs	r0, #13
 8000380:	f002 f807 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000384:	200d      	movs	r0, #13
 8000386:	f002 f820 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800038a:	2200      	movs	r2, #0
 800038c:	2100      	movs	r1, #0
 800038e:	2010      	movs	r0, #16
 8000390:	f001 ffff 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000394:	2010      	movs	r0, #16
 8000396:	f002 f818 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800039a:	2200      	movs	r2, #0
 800039c:	2100      	movs	r1, #0
 800039e:	2011      	movs	r0, #17
 80003a0:	f001 fff7 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80003a4:	2011      	movs	r0, #17
 80003a6:	f002 f810 	bl	80023ca <HAL_NVIC_EnableIRQ>

}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	40021000 	.word	0x40021000

080003b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b088      	sub	sp, #32
 80003bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003be:	f107 0310 	add.w	r3, r7, #16
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	605a      	str	r2, [r3, #4]
 80003c8:	609a      	str	r2, [r3, #8]
 80003ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003cc:	4b56      	ldr	r3, [pc, #344]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a55      	ldr	r2, [pc, #340]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003d2:	f043 0310 	orr.w	r3, r3, #16
 80003d6:	6193      	str	r3, [r2, #24]
 80003d8:	4b53      	ldr	r3, [pc, #332]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	f003 0310 	and.w	r3, r3, #16
 80003e0:	60fb      	str	r3, [r7, #12]
 80003e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e4:	4b50      	ldr	r3, [pc, #320]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a4f      	ldr	r2, [pc, #316]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003ea:	f043 0320 	orr.w	r3, r3, #32
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b4d      	ldr	r3, [pc, #308]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0320 	and.w	r3, r3, #32
 80003f8:	60bb      	str	r3, [r7, #8]
 80003fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fc:	4b4a      	ldr	r3, [pc, #296]	@ (8000528 <MX_GPIO_Init+0x170>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a49      	ldr	r2, [pc, #292]	@ (8000528 <MX_GPIO_Init+0x170>)
 8000402:	f043 0304 	orr.w	r3, r3, #4
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b47      	ldr	r3, [pc, #284]	@ (8000528 <MX_GPIO_Init+0x170>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0304 	and.w	r3, r3, #4
 8000410:	607b      	str	r3, [r7, #4]
 8000412:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000414:	4b44      	ldr	r3, [pc, #272]	@ (8000528 <MX_GPIO_Init+0x170>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a43      	ldr	r2, [pc, #268]	@ (8000528 <MX_GPIO_Init+0x170>)
 800041a:	f043 0308 	orr.w	r3, r3, #8
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b41      	ldr	r3, [pc, #260]	@ (8000528 <MX_GPIO_Init+0x170>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0308 	and.w	r3, r3, #8
 8000428:	603b      	str	r3, [r7, #0]
 800042a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000432:	483e      	ldr	r0, [pc, #248]	@ (800052c <MX_GPIO_Init+0x174>)
 8000434:	f002 fda0 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_CE_Pin|SPI1_CSN_Pin, GPIO_PIN_SET);
 8000438:	2201      	movs	r2, #1
 800043a:	2103      	movs	r1, #3
 800043c:	483c      	ldr	r0, [pc, #240]	@ (8000530 <MX_GPIO_Init+0x178>)
 800043e:	f002 fd9b 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000448:	4839      	ldr	r0, [pc, #228]	@ (8000530 <MX_GPIO_Init+0x178>)
 800044a:	f002 fd95 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800044e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000452:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000454:	2301      	movs	r3, #1
 8000456:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000458:	2300      	movs	r3, #0
 800045a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045c:	2302      	movs	r3, #2
 800045e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000460:	f107 0310 	add.w	r3, r7, #16
 8000464:	4619      	mov	r1, r3
 8000466:	4831      	ldr	r0, [pc, #196]	@ (800052c <MX_GPIO_Init+0x174>)
 8000468:	f002 fc02 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_IRQ_Pin */
  GPIO_InitStruct.Pin = SPI1_IRQ_Pin;
 800046c:	2310      	movs	r3, #16
 800046e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000474:	2301      	movs	r3, #1
 8000476:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000478:	f107 0310 	add.w	r3, r7, #16
 800047c:	4619      	mov	r1, r3
 800047e:	482d      	ldr	r0, [pc, #180]	@ (8000534 <MX_GPIO_Init+0x17c>)
 8000480:	f002 fbf6 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CE_Pin SPI1_CSN_Pin */
  GPIO_InitStruct.Pin = SPI1_CE_Pin|SPI1_CSN_Pin;
 8000484:	2303      	movs	r3, #3
 8000486:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000488:	2301      	movs	r3, #1
 800048a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048c:	2300      	movs	r3, #0
 800048e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000490:	2303      	movs	r3, #3
 8000492:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000494:	f107 0310 	add.w	r3, r7, #16
 8000498:	4619      	mov	r1, r3
 800049a:	4825      	ldr	r0, [pc, #148]	@ (8000530 <MX_GPIO_Init+0x178>)
 800049c:	f002 fbe8 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004a6:	2303      	movs	r3, #3
 80004a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004aa:	f107 0310 	add.w	r3, r7, #16
 80004ae:	4619      	mov	r1, r3
 80004b0:	481f      	ldr	r0, [pc, #124]	@ (8000530 <MX_GPIO_Init+0x178>)
 80004b2:	f002 fbdd 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80004b6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80004ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004bc:	2300      	movs	r3, #0
 80004be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c0:	2300      	movs	r3, #0
 80004c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c4:	f107 0310 	add.w	r3, r7, #16
 80004c8:	4619      	mov	r1, r3
 80004ca:	4819      	ldr	r0, [pc, #100]	@ (8000530 <MX_GPIO_Init+0x178>)
 80004cc:	f002 fbd0 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80004d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d6:	2300      	movs	r3, #0
 80004d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004da:	2300      	movs	r3, #0
 80004dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	4619      	mov	r1, r3
 80004e4:	4813      	ldr	r0, [pc, #76]	@ (8000534 <MX_GPIO_Init+0x17c>)
 80004e6:	f002 fbc3 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : remode1_Pin remode2_Pin */
  GPIO_InitStruct.Pin = remode1_Pin|remode2_Pin;
 80004ea:	2318      	movs	r3, #24
 80004ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ee:	2300      	movs	r3, #0
 80004f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004f2:	2301      	movs	r3, #1
 80004f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	4619      	mov	r1, r3
 80004fc:	480c      	ldr	r0, [pc, #48]	@ (8000530 <MX_GPIO_Init+0x178>)
 80004fe:	f002 fbb7 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000502:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000506:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000508:	2311      	movs	r3, #17
 800050a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800050c:	2301      	movs	r3, #1
 800050e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000510:	2302      	movs	r3, #2
 8000512:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	4619      	mov	r1, r3
 800051a:	4805      	ldr	r0, [pc, #20]	@ (8000530 <MX_GPIO_Init+0x178>)
 800051c:	f002 fba8 	bl	8002c70 <HAL_GPIO_Init>

}
 8000520:	bf00      	nop
 8000522:	3720      	adds	r7, #32
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	40021000 	.word	0x40021000
 800052c:	40011000 	.word	0x40011000
 8000530:	40010c00 	.word	0x40010c00
 8000534:	40010800 	.word	0x40010800

08000538 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800053c:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <MX_I2C1_Init+0x50>)
 800053e:	4a13      	ldr	r2, [pc, #76]	@ (800058c <MX_I2C1_Init+0x54>)
 8000540:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000542:	4b11      	ldr	r3, [pc, #68]	@ (8000588 <MX_I2C1_Init+0x50>)
 8000544:	4a12      	ldr	r2, [pc, #72]	@ (8000590 <MX_I2C1_Init+0x58>)
 8000546:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000548:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <MX_I2C1_Init+0x50>)
 800054a:	2200      	movs	r2, #0
 800054c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800054e:	4b0e      	ldr	r3, [pc, #56]	@ (8000588 <MX_I2C1_Init+0x50>)
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000554:	4b0c      	ldr	r3, [pc, #48]	@ (8000588 <MX_I2C1_Init+0x50>)
 8000556:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800055a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800055c:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <MX_I2C1_Init+0x50>)
 800055e:	2200      	movs	r2, #0
 8000560:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000562:	4b09      	ldr	r3, [pc, #36]	@ (8000588 <MX_I2C1_Init+0x50>)
 8000564:	2200      	movs	r2, #0
 8000566:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000568:	4b07      	ldr	r3, [pc, #28]	@ (8000588 <MX_I2C1_Init+0x50>)
 800056a:	2200      	movs	r2, #0
 800056c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800056e:	4b06      	ldr	r3, [pc, #24]	@ (8000588 <MX_I2C1_Init+0x50>)
 8000570:	2200      	movs	r2, #0
 8000572:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000574:	4804      	ldr	r0, [pc, #16]	@ (8000588 <MX_I2C1_Init+0x50>)
 8000576:	f002 fd31 	bl	8002fdc <HAL_I2C_Init>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000580:	f000 faf3 	bl	8000b6a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000108 	.word	0x20000108
 800058c:	40005400 	.word	0x40005400
 8000590:	00061a80 	.word	0x00061a80

08000594 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800059c:	f107 0310 	add.w	r3, r7, #16
 80005a0:	2200      	movs	r2, #0
 80005a2:	601a      	str	r2, [r3, #0]
 80005a4:	605a      	str	r2, [r3, #4]
 80005a6:	609a      	str	r2, [r3, #8]
 80005a8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a45      	ldr	r2, [pc, #276]	@ (80006c4 <HAL_I2C_MspInit+0x130>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	f040 8082 	bne.w	80006ba <HAL_I2C_MspInit+0x126>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b6:	4b44      	ldr	r3, [pc, #272]	@ (80006c8 <HAL_I2C_MspInit+0x134>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	4a43      	ldr	r2, [pc, #268]	@ (80006c8 <HAL_I2C_MspInit+0x134>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6193      	str	r3, [r2, #24]
 80005c2:	4b41      	ldr	r3, [pc, #260]	@ (80006c8 <HAL_I2C_MspInit+0x134>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005ce:	23c0      	movs	r3, #192	@ 0xc0
 80005d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005d2:	2312      	movs	r3, #18
 80005d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005d6:	2303      	movs	r3, #3
 80005d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	4619      	mov	r1, r3
 80005e0:	483a      	ldr	r0, [pc, #232]	@ (80006cc <HAL_I2C_MspInit+0x138>)
 80005e2:	f002 fb45 	bl	8002c70 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005e6:	4b38      	ldr	r3, [pc, #224]	@ (80006c8 <HAL_I2C_MspInit+0x134>)
 80005e8:	69db      	ldr	r3, [r3, #28]
 80005ea:	4a37      	ldr	r2, [pc, #220]	@ (80006c8 <HAL_I2C_MspInit+0x134>)
 80005ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005f0:	61d3      	str	r3, [r2, #28]
 80005f2:	4b35      	ldr	r3, [pc, #212]	@ (80006c8 <HAL_I2C_MspInit+0x134>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80005fe:	4b34      	ldr	r3, [pc, #208]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000600:	4a34      	ldr	r2, [pc, #208]	@ (80006d4 <HAL_I2C_MspInit+0x140>)
 8000602:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000604:	4b32      	ldr	r3, [pc, #200]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000606:	2200      	movs	r2, #0
 8000608:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800060a:	4b31      	ldr	r3, [pc, #196]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000610:	4b2f      	ldr	r3, [pc, #188]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000616:	4b2e      	ldr	r3, [pc, #184]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800061c:	4b2c      	ldr	r3, [pc, #176]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 800061e:	2200      	movs	r2, #0
 8000620:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000622:	4b2b      	ldr	r3, [pc, #172]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000628:	4b29      	ldr	r3, [pc, #164]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 800062a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800062e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000630:	4827      	ldr	r0, [pc, #156]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000632:	f001 fef1 	bl	8002418 <HAL_DMA_Init>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <HAL_I2C_MspInit+0xac>
    {
      Error_Handler();
 800063c:	f000 fa95 	bl	8000b6a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4a23      	ldr	r2, [pc, #140]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000644:	639a      	str	r2, [r3, #56]	@ 0x38
 8000646:	4a22      	ldr	r2, [pc, #136]	@ (80006d0 <HAL_I2C_MspInit+0x13c>)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800064c:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 800064e:	4a23      	ldr	r2, [pc, #140]	@ (80006dc <HAL_I2C_MspInit+0x148>)
 8000650:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000652:	4b21      	ldr	r3, [pc, #132]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000654:	2210      	movs	r2, #16
 8000656:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000658:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800065e:	4b1e      	ldr	r3, [pc, #120]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000660:	2280      	movs	r2, #128	@ 0x80
 8000662:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000664:	4b1c      	ldr	r3, [pc, #112]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800066a:	4b1b      	ldr	r3, [pc, #108]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 800066c:	2200      	movs	r2, #0
 800066e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000670:	4b19      	ldr	r3, [pc, #100]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000676:	4b18      	ldr	r3, [pc, #96]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000678:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800067c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800067e:	4816      	ldr	r0, [pc, #88]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000680:	f001 feca 	bl	8002418 <HAL_DMA_Init>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 800068a:	f000 fa6e 	bl	8000b6a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a11      	ldr	r2, [pc, #68]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000692:	635a      	str	r2, [r3, #52]	@ 0x34
 8000694:	4a10      	ldr	r2, [pc, #64]	@ (80006d8 <HAL_I2C_MspInit+0x144>)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	201f      	movs	r0, #31
 80006a0:	f001 fe77 	bl	8002392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80006a4:	201f      	movs	r0, #31
 80006a6:	f001 fe90 	bl	80023ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2100      	movs	r1, #0
 80006ae:	2020      	movs	r0, #32
 80006b0:	f001 fe6f 	bl	8002392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80006b4:	2020      	movs	r0, #32
 80006b6:	f001 fe88 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3720      	adds	r7, #32
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40005400 	.word	0x40005400
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40010c00 	.word	0x40010c00
 80006d0:	2000015c 	.word	0x2000015c
 80006d4:	40020080 	.word	0x40020080
 80006d8:	200001a0 	.word	0x200001a0
 80006dc:	4002006c 	.word	0x4002006c

080006e0 <HAL_I2C_WriteCommand>:
 * 参    数：Control_bytes，控制字节
 * 参    数：Command 要写入的命令值，范围：0x00~0xFF
 * 返 回 值：无
 */
void HAL_I2C_WriteCommand(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Control_bytes, uint8_t Command)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	4608      	mov	r0, r1
 80006ea:	4611      	mov	r1, r2
 80006ec:	461a      	mov	r2, r3
 80006ee:	4603      	mov	r3, r0
 80006f0:	807b      	strh	r3, [r7, #2]
 80006f2:	460b      	mov	r3, r1
 80006f4:	707b      	strb	r3, [r7, #1]
 80006f6:	4613      	mov	r3, r2
 80006f8:	703b      	strb	r3, [r7, #0]
    uint8_t TxData[2] = { Control_bytes , Command }; // 将控制字节和命令值打包
 80006fa:	787b      	ldrb	r3, [r7, #1]
 80006fc:	733b      	strb	r3, [r7, #12]
 80006fe:	783b      	ldrb	r3, [r7, #0]
 8000700:	737b      	strb	r3, [r7, #13]

//    HAL_I2C_Master_Transmit(&hi2c1 , DevAddress << 1 , TxData , 2 , HAL_MAX_DELAY);
//      HAL_I2C_Master_Transmit_IT(&hi2c1 , DevAddress << 1 , TxData , 2 );
    HAL_I2C_Master_Transmit_DMA(&hi2c1 , DevAddress << 1 , TxData , 2);
 8000702:	887b      	ldrh	r3, [r7, #2]
 8000704:	005b      	lsls	r3, r3, #1
 8000706:	b299      	uxth	r1, r3
 8000708:	f107 020c 	add.w	r2, r7, #12
 800070c:	2302      	movs	r3, #2
 800070e:	4807      	ldr	r0, [pc, #28]	@ (800072c <HAL_I2C_WriteCommand+0x4c>)
 8000710:	f002 fdbc 	bl	800328c <HAL_I2C_Master_Transmit_DMA>
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000714:	bf00      	nop
 8000716:	4805      	ldr	r0, [pc, #20]	@ (800072c <HAL_I2C_WriteCommand+0x4c>)
 8000718:	f003 f95a 	bl	80039d0 <HAL_I2C_GetState>
 800071c:	4603      	mov	r3, r0
 800071e:	2b20      	cmp	r3, #32
 8000720:	d1f9      	bne.n	8000716 <HAL_I2C_WriteCommand+0x36>

}
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000108 	.word	0x20000108

08000730 <HAL_I2C_WriteData>:
 * 参    数：DataLength，要写入数据的数量
 * 返 回 值：无
 */
void HAL_I2C_WriteData(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Control_bytes, uint8_t *Data,
        uint8_t DataLength)
{
 8000730:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000734:	b089      	sub	sp, #36	@ 0x24
 8000736:	af00      	add	r7, sp, #0
 8000738:	60f8      	str	r0, [r7, #12]
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	817b      	strh	r3, [r7, #10]
 8000740:	4613      	mov	r3, r2
 8000742:	727b      	strb	r3, [r7, #9]
 8000744:	466b      	mov	r3, sp
 8000746:	461e      	mov	r6, r3
    uint8_t TxData[1 + DataLength]; // 创建缓冲区，包含控制字节和数据
 8000748:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800074c:	1c59      	adds	r1, r3, #1
 800074e:	1e4b      	subs	r3, r1, #1
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	460a      	mov	r2, r1
 8000754:	2300      	movs	r3, #0
 8000756:	4690      	mov	r8, r2
 8000758:	4699      	mov	r9, r3
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800076a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800076e:	460a      	mov	r2, r1
 8000770:	2300      	movs	r3, #0
 8000772:	4614      	mov	r4, r2
 8000774:	461d      	mov	r5, r3
 8000776:	f04f 0200 	mov.w	r2, #0
 800077a:	f04f 0300 	mov.w	r3, #0
 800077e:	00eb      	lsls	r3, r5, #3
 8000780:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000784:	00e2      	lsls	r2, r4, #3
 8000786:	460b      	mov	r3, r1
 8000788:	3307      	adds	r3, #7
 800078a:	08db      	lsrs	r3, r3, #3
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	ebad 0d03 	sub.w	sp, sp, r3
 8000792:	466b      	mov	r3, sp
 8000794:	3300      	adds	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
    TxData[0] = Control_bytes;        // 第一个字节是控制字节
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	7a7a      	ldrb	r2, [r7, #9]
 800079c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < DataLength; i++)
 800079e:	2300      	movs	r3, #0
 80007a0:	77fb      	strb	r3, [r7, #31]
 80007a2:	e00a      	b.n	80007ba <HAL_I2C_WriteData+0x8a>
    {
        TxData[1 + i] = Data[i];    // 将数据复制到缓冲区
 80007a4:	7ffb      	ldrb	r3, [r7, #31]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	441a      	add	r2, r3
 80007aa:	7ffb      	ldrb	r3, [r7, #31]
 80007ac:	3301      	adds	r3, #1
 80007ae:	7811      	ldrb	r1, [r2, #0]
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < DataLength; i++)
 80007b4:	7ffb      	ldrb	r3, [r7, #31]
 80007b6:	3301      	adds	r3, #1
 80007b8:	77fb      	strb	r3, [r7, #31]
 80007ba:	7ffa      	ldrb	r2, [r7, #31]
 80007bc:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80007c0:	429a      	cmp	r2, r3
 80007c2:	d3ef      	bcc.n	80007a4 <HAL_I2C_WriteData+0x74>
    }
//    HAL_I2C_Master_Transmit(&hi2c1, DevAddress << 1, TxData,  1 + DataLength, HAL_MAX_DELAY);
//    HAL_I2C_Master_Transmit_IT(&hi2c1, DevAddress << 1, TxData,  1 + DataLength);
    HAL_I2C_Master_Transmit_DMA(&hi2c1 , DevAddress << 1 , TxData , 1 + DataLength); // 发送数据
 80007c4:	897b      	ldrh	r3, [r7, #10]
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	b299      	uxth	r1, r3
 80007ca:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	3301      	adds	r3, #1
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	697a      	ldr	r2, [r7, #20]
 80007d6:	4808      	ldr	r0, [pc, #32]	@ (80007f8 <HAL_I2C_WriteData+0xc8>)
 80007d8:	f002 fd58 	bl	800328c <HAL_I2C_Master_Transmit_DMA>
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 80007dc:	bf00      	nop
 80007de:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <HAL_I2C_WriteData+0xc8>)
 80007e0:	f003 f8f6 	bl	80039d0 <HAL_I2C_GetState>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b20      	cmp	r3, #32
 80007e8:	d1f9      	bne.n	80007de <HAL_I2C_WriteData+0xae>
 80007ea:	46b5      	mov	sp, r6
}
 80007ec:	bf00      	nop
 80007ee:	3724      	adds	r7, #36	@ 0x24
 80007f0:	46bd      	mov	sp, r7
 80007f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80007f6:	bf00      	nop
 80007f8:	20000108 	.word	0x20000108

080007fc <HAL_ADC_ConvHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b08b      	sub	sp, #44	@ 0x2c
 8000800:	af04      	add	r7, sp, #16
 8000802:	6078      	str	r0, [r7, #4]
    if (hadc == &hadc1)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a58      	ldr	r2, [pc, #352]	@ (8000968 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8000808:	4293      	cmp	r3, r2
 800080a:	f040 80a9 	bne.w	8000960 <HAL_ADC_ConvHalfCpltCallback+0x164>
    {
        static uint8_t i = 0;
//    i++;
        // 遍历所有通道进行滤波
        for (uint8_t ch = 0; ch < ADC_CHANNELS; ch++)
 800080e:	2300      	movs	r3, #0
 8000810:	75fb      	strb	r3, [r7, #23]
 8000812:	e067      	b.n	80008e4 <HAL_ADC_ConvHalfCpltCallback+0xe8>
        {
            // 更新滤波器
            joystick_filters[ch].buffer[joystick_filters[ch].index] = adc_raw[ch];
 8000814:	7df8      	ldrb	r0, [r7, #23]
 8000816:	7dfa      	ldrb	r2, [r7, #23]
 8000818:	7df9      	ldrb	r1, [r7, #23]
 800081a:	4c54      	ldr	r4, [pc, #336]	@ (800096c <HAL_ADC_ConvHalfCpltCallback+0x170>)
 800081c:	460b      	mov	r3, r1
 800081e:	00db      	lsls	r3, r3, #3
 8000820:	440b      	add	r3, r1
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	4423      	add	r3, r4
 8000826:	3310      	adds	r3, #16
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	461c      	mov	r4, r3
 800082c:	4b50      	ldr	r3, [pc, #320]	@ (8000970 <HAL_ADC_ConvHalfCpltCallback+0x174>)
 800082e:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 8000832:	b298      	uxth	r0, r3
 8000834:	494d      	ldr	r1, [pc, #308]	@ (800096c <HAL_ADC_ConvHalfCpltCallback+0x170>)
 8000836:	4613      	mov	r3, r2
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	4413      	add	r3, r2
 800083c:	4423      	add	r3, r4
 800083e:	4602      	mov	r2, r0
 8000840:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            joystick_filters[ch].index = (joystick_filters[ch].index + 1) % FILTER_WINDOW;
 8000844:	7dfa      	ldrb	r2, [r7, #23]
 8000846:	4949      	ldr	r1, [pc, #292]	@ (800096c <HAL_ADC_ConvHalfCpltCallback+0x170>)
 8000848:	4613      	mov	r3, r2
 800084a:	00db      	lsls	r3, r3, #3
 800084c:	4413      	add	r3, r2
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	440b      	add	r3, r1
 8000852:	3310      	adds	r3, #16
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	3301      	adds	r3, #1
 8000858:	425a      	negs	r2, r3
 800085a:	f003 0307 	and.w	r3, r3, #7
 800085e:	f002 0207 	and.w	r2, r2, #7
 8000862:	bf58      	it	pl
 8000864:	4253      	negpl	r3, r2
 8000866:	7dfa      	ldrb	r2, [r7, #23]
 8000868:	b2d8      	uxtb	r0, r3
 800086a:	4940      	ldr	r1, [pc, #256]	@ (800096c <HAL_ADC_ConvHalfCpltCallback+0x170>)
 800086c:	4613      	mov	r3, r2
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	4413      	add	r3, r2
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	440b      	add	r3, r1
 8000876:	3310      	adds	r3, #16
 8000878:	4602      	mov	r2, r0
 800087a:	701a      	strb	r2, [r3, #0]

            // 计算滑动平均
            uint32_t sum = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	613b      	str	r3, [r7, #16]
            for (uint8_t i = 0; i < FILTER_WINDOW; i++)
 8000880:	2300      	movs	r3, #0
 8000882:	73fb      	strb	r3, [r7, #15]
 8000884:	e00f      	b.n	80008a6 <HAL_ADC_ConvHalfCpltCallback+0xaa>
            {
                sum += joystick_filters[ch].buffer[i];
 8000886:	7dfa      	ldrb	r2, [r7, #23]
 8000888:	7bf9      	ldrb	r1, [r7, #15]
 800088a:	4838      	ldr	r0, [pc, #224]	@ (800096c <HAL_ADC_ConvHalfCpltCallback+0x170>)
 800088c:	4613      	mov	r3, r2
 800088e:	00db      	lsls	r3, r3, #3
 8000890:	4413      	add	r3, r2
 8000892:	440b      	add	r3, r1
 8000894:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000898:	461a      	mov	r2, r3
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	4413      	add	r3, r2
 800089e:	613b      	str	r3, [r7, #16]
            for (uint8_t i = 0; i < FILTER_WINDOW; i++)
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	3301      	adds	r3, #1
 80008a4:	73fb      	strb	r3, [r7, #15]
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	2b07      	cmp	r3, #7
 80008aa:	d9ec      	bls.n	8000886 <HAL_ADC_ConvHalfCpltCallback+0x8a>
            }
            filtered_values[ch] = sum / FILTER_WINDOW;
 80008ac:	693b      	ldr	r3, [r7, #16]
 80008ae:	08da      	lsrs	r2, r3, #3
 80008b0:	7dfb      	ldrb	r3, [r7, #23]
 80008b2:	b291      	uxth	r1, r2
 80008b4:	4a2f      	ldr	r2, [pc, #188]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 80008b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            if (abs(filtered_values[ch] - 2048) <= DEADZONE_THRESHOLD)
 80008ba:	7dfb      	ldrb	r3, [r7, #23]
 80008bc:	4a2d      	ldr	r2, [pc, #180]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 80008be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	bfb8      	it	lt
 80008cc:	425b      	neglt	r3, r3
 80008ce:	2b46      	cmp	r3, #70	@ 0x46
 80008d0:	dc05      	bgt.n	80008de <HAL_ADC_ConvHalfCpltCallback+0xe2>
            {
                filtered_values[ch] = 2048;
 80008d2:	7dfb      	ldrb	r3, [r7, #23]
 80008d4:	4a27      	ldr	r2, [pc, #156]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 80008d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t ch = 0; ch < ADC_CHANNELS; ch++)
 80008de:	7dfb      	ldrb	r3, [r7, #23]
 80008e0:	3301      	adds	r3, #1
 80008e2:	75fb      	strb	r3, [r7, #23]
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	2b03      	cmp	r3, #3
 80008e8:	d994      	bls.n	8000814 <HAL_ADC_ConvHalfCpltCallback+0x18>
            }
        }
        if (filtered_values[0] == 2048)
 80008ea:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 80008ec:	881b      	ldrh	r3, [r3, #0]
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80008f4:	d102      	bne.n	80008fc <HAL_ADC_ConvHalfCpltCallback+0x100>
            i = 1;
 80008f6:	4b20      	ldr	r3, [pc, #128]	@ (8000978 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	701a      	strb	r2, [r3, #0]
        if (i == 1)
 80008fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000978 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d12d      	bne.n	8000960 <HAL_ADC_ConvHalfCpltCallback+0x164>
        {
            snprintf(tx_buffer , MAX_MSG_LEN , "%d,%d,%d,%d" , filtered_values[0] , filtered_values[1] ,
 8000904:	4b1b      	ldr	r3, [pc, #108]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 8000906:	881b      	ldrh	r3, [r3, #0]
 8000908:	b29b      	uxth	r3, r3
 800090a:	4618      	mov	r0, r3
 800090c:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 800090e:	885b      	ldrh	r3, [r3, #2]
 8000910:	b29b      	uxth	r3, r3
 8000912:	461a      	mov	r2, r3
                    filtered_values[2] , filtered_values[3]);
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 8000916:	889b      	ldrh	r3, [r3, #4]
 8000918:	b29b      	uxth	r3, r3
            snprintf(tx_buffer , MAX_MSG_LEN , "%d,%d,%d,%d" , filtered_values[0] , filtered_values[1] ,
 800091a:	4619      	mov	r1, r3
                    filtered_values[2] , filtered_values[3]);
 800091c:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 800091e:	88db      	ldrh	r3, [r3, #6]
 8000920:	b29b      	uxth	r3, r3
            snprintf(tx_buffer , MAX_MSG_LEN , "%d,%d,%d,%d" , filtered_values[0] , filtered_values[1] ,
 8000922:	9302      	str	r3, [sp, #8]
 8000924:	9101      	str	r1, [sp, #4]
 8000926:	9200      	str	r2, [sp, #0]
 8000928:	4603      	mov	r3, r0
 800092a:	4a14      	ldr	r2, [pc, #80]	@ (800097c <HAL_ADC_ConvHalfCpltCallback+0x180>)
 800092c:	2114      	movs	r1, #20
 800092e:	4814      	ldr	r0, [pc, #80]	@ (8000980 <HAL_ADC_ConvHalfCpltCallback+0x184>)
 8000930:	f007 fb7e 	bl	8008030 <sniprintf>

            sprintf(remode1 , "%d,%d " , filtered_values[0] , filtered_values[1]);
 8000934:	4b0f      	ldr	r3, [pc, #60]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 8000936:	881b      	ldrh	r3, [r3, #0]
 8000938:	b29b      	uxth	r3, r3
 800093a:	461a      	mov	r2, r3
 800093c:	4b0d      	ldr	r3, [pc, #52]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 800093e:	885b      	ldrh	r3, [r3, #2]
 8000940:	b29b      	uxth	r3, r3
 8000942:	4910      	ldr	r1, [pc, #64]	@ (8000984 <HAL_ADC_ConvHalfCpltCallback+0x188>)
 8000944:	4810      	ldr	r0, [pc, #64]	@ (8000988 <HAL_ADC_ConvHalfCpltCallback+0x18c>)
 8000946:	f007 fba9 	bl	800809c <siprintf>
            sprintf(remode2 , "%d,%d " , filtered_values[2] , filtered_values[3]);
 800094a:	4b0a      	ldr	r3, [pc, #40]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 800094c:	889b      	ldrh	r3, [r3, #4]
 800094e:	b29b      	uxth	r3, r3
 8000950:	461a      	mov	r2, r3
 8000952:	4b08      	ldr	r3, [pc, #32]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 8000954:	88db      	ldrh	r3, [r3, #6]
 8000956:	b29b      	uxth	r3, r3
 8000958:	490a      	ldr	r1, [pc, #40]	@ (8000984 <HAL_ADC_ConvHalfCpltCallback+0x188>)
 800095a:	480c      	ldr	r0, [pc, #48]	@ (800098c <HAL_ADC_ConvHalfCpltCallback+0x190>)
 800095c:	f007 fb9e 	bl	800809c <siprintf>

        }
    }
}
 8000960:	bf00      	nop
 8000962:	371c      	adds	r7, #28
 8000964:	46bd      	mov	sp, r7
 8000966:	bd90      	pop	{r4, r7, pc}
 8000968:	20000094 	.word	0x20000094
 800096c:	20000274 	.word	0x20000274
 8000970:	20000260 	.word	0x20000260
 8000974:	20000268 	.word	0x20000268
 8000978:	200002bc 	.word	0x200002bc
 800097c:	08008a14 	.word	0x08008a14
 8000980:	200001e4 	.word	0x200001e4
 8000984:	08008a20 	.word	0x08008a20
 8000988:	200001f8 	.word	0x200001f8
 800098c:	2000022c 	.word	0x2000022c

08000990 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a05      	ldr	r2, [pc, #20]	@ (80009b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d102      	bne.n	80009a8 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        timer_flag = 1; // 设置2000ms标志
 80009a2:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	701a      	strb	r2, [r3, #0]

    }
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bc80      	pop	{r7}
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	40012c00 	.word	0x40012c00
 80009b8:	20000270 	.word	0x20000270

080009bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80009c2:	f000 fe47 	bl	8001654 <HAL_Init>

    /* USER CODE BEGIN Init */
    HAL_SYSTICK_IRQHandler();
 80009c6:	f001 fd1a 	bl	80023fe <HAL_SYSTICK_IRQHandler>
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80009ca:	f000 f873 	bl	8000ab4 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80009ce:	f7ff fcf3 	bl	80003b8 <MX_GPIO_Init>
    MX_DMA_Init();
 80009d2:	f7ff fcb3 	bl	800033c <MX_DMA_Init>
    MX_I2C1_Init();
 80009d6:	f7ff fdaf 	bl	8000538 <MX_I2C1_Init>
    MX_ADC1_Init();
 80009da:	f7ff fbb7 	bl	800014c <MX_ADC1_Init>
    MX_SPI1_Init();
 80009de:	f000 fb19 	bl	8001014 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 80009e2:	f000 fd93 	bl	800150c <MX_USART1_UART_Init>
    MX_TIM1_Init();
 80009e6:	f000 fd19 	bl	800141c <MX_TIM1_Init>
    /* USER CODE BEGIN 2 */
    // 启动定时器中断
    HAL_TIM_Base_Start_IT(&htim1);
 80009ea:	482a      	ldr	r0, [pc, #168]	@ (8000a94 <main+0xd8>)
 80009ec:	f006 f8c0 	bl	8006b70 <HAL_TIM_Base_Start_IT>

    // 初始化滤波器结构体
    memset(joystick_filters , 0 , sizeof(joystick_filters));
 80009f0:	2248      	movs	r2, #72	@ 0x48
 80009f2:	2100      	movs	r1, #0
 80009f4:	4828      	ldr	r0, [pc, #160]	@ (8000a98 <main+0xdc>)
 80009f6:	f007 fb73 	bl	80080e0 <memset>
    HAL_ADCEx_Calibration_Start(&hadc1);
 80009fa:	4828      	ldr	r0, [pc, #160]	@ (8000a9c <main+0xe0>)
 80009fc:	f001 fb3a 	bl	8002074 <HAL_ADCEx_Calibration_Start>
    hadc1.Instance->CR2 |= ADC_CR2_CAL;  // 启动内部校准
 8000a00:	4b26      	ldr	r3, [pc, #152]	@ (8000a9c <main+0xe0>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	689a      	ldr	r2, [r3, #8]
 8000a06:	4b25      	ldr	r3, [pc, #148]	@ (8000a9c <main+0xe0>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f042 0204 	orr.w	r2, r2, #4
 8000a0e:	609a      	str	r2, [r3, #8]
    while (hadc1.Instance->CR2 & ADC_CR2_CAL); // 等待校准完成
 8000a10:	bf00      	nop
 8000a12:	4b22      	ldr	r3, [pc, #136]	@ (8000a9c <main+0xe0>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	f003 0304 	and.w	r3, r3, #4
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d1f8      	bne.n	8000a12 <main+0x56>

    OLED_Init();                           //OLED初始
 8000a20:	f007 f97a 	bl	8007d18 <OLED_Init>
    OLED_ShowString(42 , 3 , "hellow" , 12 , 0);    //反相显示8X16字符串
 8000a24:	2300      	movs	r3, #0
 8000a26:	9300      	str	r3, [sp, #0]
 8000a28:	230c      	movs	r3, #12
 8000a2a:	4a1d      	ldr	r2, [pc, #116]	@ (8000aa0 <main+0xe4>)
 8000a2c:	2103      	movs	r1, #3
 8000a2e:	202a      	movs	r0, #42	@ 0x2a
 8000a30:	f007 fab4 	bl	8007f9c <OLED_ShowString>

    //RF24L01引脚初始化
    NRF24L01_Gpio_Init();
 8000a34:	f000 fa6c 	bl	8000f10 <NRF24L01_Gpio_Init>

    //检测nRF24L01
    while (NRF24L01_check_DMA() == 0)
 8000a38:	e001      	b.n	8000a3e <main+0x82>
        RF24L01_Init_DMA();
 8000a3a:	f000 fa85 	bl	8000f48 <RF24L01_Init_DMA>
    while (NRF24L01_check_DMA() == 0)
 8000a3e:	f000 f973 	bl	8000d28 <NRF24L01_check_DMA>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d0f8      	beq.n	8000a3a <main+0x7e>
    RF24L01_Set_Mode_DMA(MODE_TX);        //发送模式
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f000 fa09 	bl	8000e60 <RF24L01_Set_Mode_DMA>
    if (timer_flag)
 8000a4e:	4b15      	ldr	r3, [pc, #84]	@ (8000aa4 <main+0xe8>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d004      	beq.n	8000a62 <main+0xa6>
    {
        timer_flag = 0; // 清除标志
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <main+0xe8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
        OLED_Clear();
 8000a5e:	f007 f99d 	bl	8007d9c <OLED_Clear>

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        HAL_ADC_Start_DMA(&hadc1 , (uint32_t*) adc_raw , ADC_CHANNELS);
 8000a62:	2204      	movs	r2, #4
 8000a64:	4910      	ldr	r1, [pc, #64]	@ (8000aa8 <main+0xec>)
 8000a66:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <main+0xe0>)
 8000a68:	f000 ff52 	bl	8001910 <HAL_ADC_Start_DMA>
        if (timer_flag>=1000)
 8000a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa4 <main+0xe8>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
            {
                // 发送成功处理
                timer_flag = 0; // 清除标志
            }
        }
        OLED_ShowString(0 , 0 , remode1 , 12 , 0);
 8000a70:	2300      	movs	r3, #0
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	230c      	movs	r3, #12
 8000a76:	4a0d      	ldr	r2, [pc, #52]	@ (8000aac <main+0xf0>)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	f007 fa8e 	bl	8007f9c <OLED_ShowString>
        OLED_ShowString(0 , 1 , remode2 , 12 , 0);
 8000a80:	2300      	movs	r3, #0
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	230c      	movs	r3, #12
 8000a86:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <main+0xf4>)
 8000a88:	2101      	movs	r1, #1
 8000a8a:	2000      	movs	r0, #0
 8000a8c:	f007 fa86 	bl	8007f9c <OLED_ShowString>
        HAL_ADC_Start_DMA(&hadc1 , (uint32_t*) adc_raw , ADC_CHANNELS);
 8000a90:	e7e7      	b.n	8000a62 <main+0xa6>
 8000a92:	bf00      	nop
 8000a94:	200003a4 	.word	0x200003a4
 8000a98:	20000274 	.word	0x20000274
 8000a9c:	20000094 	.word	0x20000094
 8000aa0:	08008a28 	.word	0x08008a28
 8000aa4:	20000270 	.word	0x20000270
 8000aa8:	20000260 	.word	0x20000260
 8000aac:	200001f8 	.word	0x200001f8
 8000ab0:	2000022c 	.word	0x2000022c

08000ab4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b094      	sub	sp, #80	@ 0x50
 8000ab8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000aba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000abe:	2228      	movs	r2, #40	@ 0x28
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f007 fb0c 	bl	80080e0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ae8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000aee:	2300      	movs	r3, #0
 8000af0:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000af2:	2301      	movs	r3, #1
 8000af4:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000af6:	2302      	movs	r3, #2
 8000af8:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000afa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000afe:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000b00:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 8000b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f004 fb00 	bl	8005110 <HAL_RCC_OscConfig>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <SystemClock_Config+0x66>
    {
        Error_Handler();
 8000b16:	f000 f828 	bl	8000b6a <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000b1a:	230f      	movs	r3, #15
 8000b1c:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b2a:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	627b      	str	r3, [r7, #36]	@ 0x24

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct , FLASH_LATENCY_2) != HAL_OK)
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2102      	movs	r1, #2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f004 fd6c 	bl	8005614 <HAL_RCC_ClockConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x92>
    {
        Error_Handler();
 8000b42:	f000 f812 	bl	8000b6a <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b46:	2302      	movs	r3, #2
 8000b48:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8000b4a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000b4e:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	4618      	mov	r0, r3
 8000b54:	f004 feec 	bl	8005930 <HAL_RCCEx_PeriphCLKConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0xae>
    {
        Error_Handler();
 8000b5e:	f000 f804 	bl	8000b6a <Error_Handler>
    }
}
 8000b62:	bf00      	nop
 8000b64:	3750      	adds	r7, #80	@ 0x50
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b6e:	b672      	cpsid	i
}
 8000b70:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8000b72:	bf00      	nop
 8000b74:	e7fd      	b.n	8000b72 <Error_Handler+0x8>
	...

08000b78 <drv_spi_read_write_byte>:
 *         @TxByte: 发送的数据字节
 * @note  :非堵塞式，一旦等待超时，函数会自动退出
 * @retval:接收到的字节
 */
uint8_t drv_spi_read_write_byte(uint8_t TxByte)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af02      	add	r7, sp, #8
 8000b7e:	4603      	mov	r3, r0
 8000b80:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1 , &TxByte , &rx_data , 1 , HAL_MAX_DELAY);
 8000b82:	f107 020f 	add.w	r2, r7, #15
 8000b86:	1df9      	adds	r1, r7, #7
 8000b88:	f04f 33ff 	mov.w	r3, #4294967295
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	2301      	movs	r3, #1
 8000b90:	4803      	ldr	r0, [pc, #12]	@ (8000ba0 <drv_spi_read_write_byte+0x28>)
 8000b92:	f005 f8bd 	bl	8005d10 <HAL_SPI_TransmitReceive>
//    HAL_SPI_TransmitReceive_DMA(&hspi1, &TxByte, &rx_data, 1);
//    while (HAL_SPI_GetState(&SPI1))!=HAL_SPI_STATE_READY);
    return rx_data;      //返回
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3710      	adds	r7, #16
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200002c0 	.word	0x200002c0

08000ba4 <NRF24L01_Read_Status_Register>:
 * @param :无
 * @note  :无
 * @retval:RF24L01状态
 */
uint8_t NRF24L01_Read_Status_Register(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
    uint8_t Status;

    RF24L01_SET_CS_LOW();      //片选
 8000baa:	2200      	movs	r2, #0
 8000bac:	2102      	movs	r1, #2
 8000bae:	4809      	ldr	r0, [pc, #36]	@ (8000bd4 <NRF24L01_Read_Status_Register+0x30>)
 8000bb0:	f002 f9e2 	bl	8002f78 <HAL_GPIO_WritePin>

    Status = drv_spi_read_write_byte( NRF_READ_REG + STATUS);  //读状态寄存器
 8000bb4:	2007      	movs	r0, #7
 8000bb6:	f7ff ffdf 	bl	8000b78 <drv_spi_read_write_byte>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	71fb      	strb	r3, [r7, #7]

    RF24L01_SET_CS_HIGH();     //取消片选
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <NRF24L01_Read_Status_Register+0x30>)
 8000bc4:	f002 f9d8 	bl	8002f78 <HAL_GPIO_WritePin>

    return Status;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40010c00 	.word	0x40010c00

08000bd8 <NRF24L01_Clear_IRQ_Flag>:
 @IRQ_Source:中断源
 * @note  :无
 * @retval:清除后状态寄存器的值
 */
uint8_t NRF24L01_Clear_IRQ_Flag(uint8_t IRQ_Source)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    IRQ_Source &= (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT); // 保留有效中断位
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000be8:	71fb      	strb	r3, [r7, #7]
    status = NRF24L01_Read_Status_Register();                  // 读取当前状态
 8000bea:	f7ff ffdb 	bl	8000ba4 <NRF24L01_Read_Status_Register>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET); // 拉低CSN
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	480c      	ldr	r0, [pc, #48]	@ (8000c28 <NRF24L01_Clear_IRQ_Flag+0x50>)
 8000bf8:	f002 f9be 	bl	8002f78 <HAL_GPIO_WritePin>
    drv_spi_read_write_byte(NRF_WRITE_REG + STATUS);          // 发送写命令
 8000bfc:	2027      	movs	r0, #39	@ 0x27
 8000bfe:	f7ff ffbb 	bl	8000b78 <drv_spi_read_write_byte>
    drv_spi_read_write_byte(status | IRQ_Source);             // 写1清中断标志[1]
 8000c02:	7bfa      	ldrb	r2, [r7, #15]
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff ffb4 	bl	8000b78 <drv_spi_read_write_byte>
    HAL_GPIO_WritePin(GPIOB , GPIO_PIN_1 , GPIO_PIN_SET);   // 拉高CSN
 8000c10:	2201      	movs	r2, #1
 8000c12:	2102      	movs	r1, #2
 8000c14:	4804      	ldr	r0, [pc, #16]	@ (8000c28 <NRF24L01_Clear_IRQ_Flag+0x50>)
 8000c16:	f002 f9af 	bl	8002f78 <HAL_GPIO_WritePin>

    return NRF24L01_Read_Status_Register();                   // 返回新状态
 8000c1a:	f7ff ffc3 	bl	8000ba4 <NRF24L01_Read_Status_Register>
 8000c1e:	4603      	mov	r3, r0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40010c00 	.word	0x40010c00

08000c2c <NRF24L01_Set_TxAddr_DMA>:
 * @param :
 *         @pAddr:地址存放地址
 *         @len:长度
 */
void NRF24L01_Set_TxAddr_DMA(uint8_t *pAddr, uint8_t len)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	460b      	mov	r3, r1
 8000c36:	70fb      	strb	r3, [r7, #3]
    uint8_t tx_buf[6];  // 命令+5字节地址

    len = (len > 5) ? 5 : len;
 8000c38:	78fb      	ldrb	r3, [r7, #3]
 8000c3a:	2b05      	cmp	r3, #5
 8000c3c:	bf28      	it	cs
 8000c3e:	2305      	movcs	r3, #5
 8000c40:	70fb      	strb	r3, [r7, #3]
    tx_buf[0] = NRF_WRITE_REG | TX_ADDR;
 8000c42:	2330      	movs	r3, #48	@ 0x30
 8000c44:	723b      	strb	r3, [r7, #8]
    memcpy(&tx_buf[1], pAddr, len);
 8000c46:	78fa      	ldrb	r2, [r7, #3]
 8000c48:	f107 0308 	add.w	r3, r7, #8
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f007 fa79 	bl	8008148 <memcpy>

    RF24L01_SET_CS_LOW();
 8000c56:	2200      	movs	r2, #0
 8000c58:	2102      	movs	r1, #2
 8000c5a:	480e      	ldr	r0, [pc, #56]	@ (8000c94 <NRF24L01_Set_TxAddr_DMA+0x68>)
 8000c5c:	f002 f98c 	bl	8002f78 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&hspi1, tx_buf, len + 1);
 8000c60:	78fb      	ldrb	r3, [r7, #3]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	3301      	adds	r3, #1
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	f107 0308 	add.w	r3, r7, #8
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480a      	ldr	r0, [pc, #40]	@ (8000c98 <NRF24L01_Set_TxAddr_DMA+0x6c>)
 8000c70:	f005 f9f8 	bl	8006064 <HAL_SPI_Transmit_DMA>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000c74:	bf00      	nop
 8000c76:	4808      	ldr	r0, [pc, #32]	@ (8000c98 <NRF24L01_Set_TxAddr_DMA+0x6c>)
 8000c78:	f005 fcc7 	bl	800660a <HAL_SPI_GetState>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d1f9      	bne.n	8000c76 <NRF24L01_Set_TxAddr_DMA+0x4a>
    RF24L01_SET_CS_HIGH();
 8000c82:	2201      	movs	r2, #1
 8000c84:	2102      	movs	r1, #2
 8000c86:	4803      	ldr	r0, [pc, #12]	@ (8000c94 <NRF24L01_Set_TxAddr_DMA+0x68>)
 8000c88:	f002 f976 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8000c8c:	bf00      	nop
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40010c00 	.word	0x40010c00
 8000c98:	200002c0 	.word	0x200002c0

08000c9c <NRF24L01_Set_RxAddr_DMA>:
 *         @PipeNum:通道
 *         @pAddr:地址存放地址
 *         @Len:长度
 */
void NRF24L01_Set_RxAddr_DMA(uint8_t PipeNum, uint8_t *pAddr, uint8_t Len)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	6039      	str	r1, [r7, #0]
 8000ca6:	71fb      	strb	r3, [r7, #7]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_buf[6];  // 命令+5字节地址

    Len = (Len > 5) ? 5 : Len;
 8000cac:	79bb      	ldrb	r3, [r7, #6]
 8000cae:	2b05      	cmp	r3, #5
 8000cb0:	bf28      	it	cs
 8000cb2:	2305      	movcs	r3, #5
 8000cb4:	71bb      	strb	r3, [r7, #6]
    PipeNum = (PipeNum > 5) ? 5 : PipeNum;
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	2b05      	cmp	r3, #5
 8000cba:	bf28      	it	cs
 8000cbc:	2305      	movcs	r3, #5
 8000cbe:	71fb      	strb	r3, [r7, #7]

    tx_buf[0] = NRF_WRITE_REG | (RX_ADDR_P0 + PipeNum);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	330a      	adds	r3, #10
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	b25b      	sxtb	r3, r3
 8000cc8:	f043 0320 	orr.w	r3, r3, #32
 8000ccc:	b25b      	sxtb	r3, r3
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	723b      	strb	r3, [r7, #8]
    memcpy(&tx_buf[1], pAddr, Len);
 8000cd2:	79ba      	ldrb	r2, [r7, #6]
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	3301      	adds	r3, #1
 8000cda:	6839      	ldr	r1, [r7, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f007 fa33 	bl	8008148 <memcpy>

    RF24L01_SET_CS_LOW();
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	480e      	ldr	r0, [pc, #56]	@ (8000d20 <NRF24L01_Set_RxAddr_DMA+0x84>)
 8000ce8:	f002 f946 	bl	8002f78 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&hspi1, tx_buf, Len + 1);
 8000cec:	79bb      	ldrb	r3, [r7, #6]
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	b29a      	uxth	r2, r3
 8000cf4:	f107 0308 	add.w	r3, r7, #8
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	480a      	ldr	r0, [pc, #40]	@ (8000d24 <NRF24L01_Set_RxAddr_DMA+0x88>)
 8000cfc:	f005 f9b2 	bl	8006064 <HAL_SPI_Transmit_DMA>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000d00:	bf00      	nop
 8000d02:	4808      	ldr	r0, [pc, #32]	@ (8000d24 <NRF24L01_Set_RxAddr_DMA+0x88>)
 8000d04:	f005 fc81 	bl	800660a <HAL_SPI_GetState>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d1f9      	bne.n	8000d02 <NRF24L01_Set_RxAddr_DMA+0x66>
    RF24L01_SET_CS_HIGH();
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2102      	movs	r1, #2
 8000d12:	4803      	ldr	r0, [pc, #12]	@ (8000d20 <NRF24L01_Set_RxAddr_DMA+0x84>)
 8000d14:	f002 f930 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8000d18:	bf00      	nop
 8000d1a:	3710      	adds	r7, #16
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40010c00 	.word	0x40010c00
 8000d24:	200002c0 	.word	0x200002c0

08000d28 <NRF24L01_check_DMA>:
 * @param :无
 * @note  :使用DMA进行SPI传输检测模块
 * @retval:检测结果(0:失败, 1:成功)
 */
uint8_t NRF24L01_check_DMA(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	@ 0x28
 8000d2c:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t buf[5] = {0xA5, 0xA5, 0xA5, 0xA5, 0xA5};
 8000d2e:	4a48      	ldr	r2, [pc, #288]	@ (8000e50 <NRF24L01_check_DMA+0x128>)
 8000d30:	f107 0318 	add.w	r3, r7, #24
 8000d34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d38:	6018      	str	r0, [r3, #0]
 8000d3a:	3304      	adds	r3, #4
 8000d3c:	7019      	strb	r1, [r3, #0]
    uint8_t read_buf[5] = {0};
 8000d3e:	f107 0310 	add.w	r3, r7, #16
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	711a      	strb	r2, [r3, #4]
    uint8_t tx_buf[6], rx_buf[6];
    uint32_t start_time = HAL_GetTick();
 8000d48:	f000 fcdc 	bl	8001704 <HAL_GetTick>
 8000d4c:	6238      	str	r0, [r7, #32]

    while(1) {
        // 使用DMA写入地址
        tx_buf[0] = NRF_WRITE_REG | TX_ADDR;
 8000d4e:	2330      	movs	r3, #48	@ 0x30
 8000d50:	723b      	strb	r3, [r7, #8]
        memcpy(&tx_buf[1], buf, 5);
 8000d52:	f107 0309 	add.w	r3, r7, #9
 8000d56:	f107 0218 	add.w	r2, r7, #24
 8000d5a:	6810      	ldr	r0, [r2, #0]
 8000d5c:	6018      	str	r0, [r3, #0]
 8000d5e:	7912      	ldrb	r2, [r2, #4]
 8000d60:	711a      	strb	r2, [r3, #4]

        RF24L01_SET_CS_LOW();
 8000d62:	2200      	movs	r2, #0
 8000d64:	2102      	movs	r1, #2
 8000d66:	483b      	ldr	r0, [pc, #236]	@ (8000e54 <NRF24L01_check_DMA+0x12c>)
 8000d68:	f002 f906 	bl	8002f78 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit_DMA(&hspi1, tx_buf, 6);
 8000d6c:	f107 0308 	add.w	r3, r7, #8
 8000d70:	2206      	movs	r2, #6
 8000d72:	4619      	mov	r1, r3
 8000d74:	4838      	ldr	r0, [pc, #224]	@ (8000e58 <NRF24L01_check_DMA+0x130>)
 8000d76:	f005 f975 	bl	8006064 <HAL_SPI_Transmit_DMA>
        while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000d7a:	bf00      	nop
 8000d7c:	4836      	ldr	r0, [pc, #216]	@ (8000e58 <NRF24L01_check_DMA+0x130>)
 8000d7e:	f005 fc44 	bl	800660a <HAL_SPI_GetState>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d1f9      	bne.n	8000d7c <NRF24L01_check_DMA+0x54>
        RF24L01_SET_CS_HIGH();
 8000d88:	2201      	movs	r2, #1
 8000d8a:	2102      	movs	r1, #2
 8000d8c:	4831      	ldr	r0, [pc, #196]	@ (8000e54 <NRF24L01_check_DMA+0x12c>)
 8000d8e:	f002 f8f3 	bl	8002f78 <HAL_GPIO_WritePin>

        // 使用DMA读取地址
        tx_buf[0] = NRF_READ_REG | TX_ADDR;
 8000d92:	2310      	movs	r3, #16
 8000d94:	723b      	strb	r3, [r7, #8]
        memset(&tx_buf[1], 0xFF, 5);
 8000d96:	f107 0308 	add.w	r3, r7, #8
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	2205      	movs	r2, #5
 8000d9e:	21ff      	movs	r1, #255	@ 0xff
 8000da0:	4618      	mov	r0, r3
 8000da2:	f007 f99d 	bl	80080e0 <memset>

        RF24L01_SET_CS_LOW();
 8000da6:	2200      	movs	r2, #0
 8000da8:	2102      	movs	r1, #2
 8000daa:	482a      	ldr	r0, [pc, #168]	@ (8000e54 <NRF24L01_check_DMA+0x12c>)
 8000dac:	f002 f8e4 	bl	8002f78 <HAL_GPIO_WritePin>
        HAL_SPI_TransmitReceive_DMA(&hspi1, tx_buf, rx_buf, 6);
 8000db0:	463a      	mov	r2, r7
 8000db2:	f107 0108 	add.w	r1, r7, #8
 8000db6:	2306      	movs	r3, #6
 8000db8:	4827      	ldr	r0, [pc, #156]	@ (8000e58 <NRF24L01_check_DMA+0x130>)
 8000dba:	f005 fa05 	bl	80061c8 <HAL_SPI_TransmitReceive_DMA>
        while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000dbe:	bf00      	nop
 8000dc0:	4825      	ldr	r0, [pc, #148]	@ (8000e58 <NRF24L01_check_DMA+0x130>)
 8000dc2:	f005 fc22 	bl	800660a <HAL_SPI_GetState>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d1f9      	bne.n	8000dc0 <NRF24L01_check_DMA+0x98>
        RF24L01_SET_CS_HIGH();
 8000dcc:	2201      	movs	r2, #1
 8000dce:	2102      	movs	r1, #2
 8000dd0:	4820      	ldr	r0, [pc, #128]	@ (8000e54 <NRF24L01_check_DMA+0x12c>)
 8000dd2:	f002 f8d1 	bl	8002f78 <HAL_GPIO_WritePin>

        // 比较结果
        for(i = 0; i < 5; i++) {
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000ddc:	e013      	b.n	8000e06 <NRF24L01_check_DMA+0xde>
            if(buf[i] != rx_buf[i+1]) {
 8000dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000de2:	3328      	adds	r3, #40	@ 0x28
 8000de4:	443b      	add	r3, r7
 8000de6:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8000dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dee:	3301      	adds	r3, #1
 8000df0:	3328      	adds	r3, #40	@ 0x28
 8000df2:	443b      	add	r3, r7
 8000df4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d109      	bne.n	8000e10 <NRF24L01_check_DMA+0xe8>
        for(i = 0; i < 5; i++) {
 8000dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e00:	3301      	adds	r3, #1
 8000e02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000e06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d9e7      	bls.n	8000dde <NRF24L01_check_DMA+0xb6>
 8000e0e:	e000      	b.n	8000e12 <NRF24L01_check_DMA+0xea>
                break;
 8000e10:	bf00      	nop
            }
        }

        if(i == 5) {
 8000e12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e16:	2b05      	cmp	r3, #5
 8000e18:	d101      	bne.n	8000e1e <NRF24L01_check_DMA+0xf6>
            return 1; // 检测成功
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e013      	b.n	8000e46 <NRF24L01_check_DMA+0x11e>
        }

        // 超时处理(5秒超时)
        if(HAL_GetTick() - start_time > 5000) {
 8000e1e:	f000 fc71 	bl	8001704 <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	6a3b      	ldr	r3, [r7, #32]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d901      	bls.n	8000e34 <NRF24L01_check_DMA+0x10c>
            return 0; // 检测失败
 8000e30:	2300      	movs	r3, #0
 8000e32:	e008      	b.n	8000e46 <NRF24L01_check_DMA+0x11e>
        }

        // 错误指示
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000e34:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e38:	4808      	ldr	r0, [pc, #32]	@ (8000e5c <NRF24L01_check_DMA+0x134>)
 8000e3a:	f002 f8b5 	bl	8002fa8 <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 8000e3e:	2064      	movs	r0, #100	@ 0x64
 8000e40:	f000 fc6a 	bl	8001718 <HAL_Delay>
        tx_buf[0] = NRF_WRITE_REG | TX_ADDR;
 8000e44:	e783      	b.n	8000d4e <NRF24L01_check_DMA+0x26>
    }
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3728      	adds	r7, #40	@ 0x28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	08008a4c 	.word	0x08008a4c
 8000e54:	40010c00 	.word	0x40010c00
 8000e58:	200002c0 	.word	0x200002c0
 8000e5c:	40011000 	.word	0x40011000

08000e60 <RF24L01_Set_Mode_DMA>:
 *         @Mode:模式发送模式或接收模式
 * @note  :使用DMA进行寄存器读写
 * @retval:无
 */
void RF24L01_Set_Mode_DMA(nRf24l01ModeType Mode)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_buf[2], rx_buf[2];

    // 使用DMA读取CONFIG寄存器
    tx_buf[0] = NRF_READ_REG | CONFIG;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	733b      	strb	r3, [r7, #12]
    tx_buf[1] = 0xFF;
 8000e6e:	23ff      	movs	r3, #255	@ 0xff
 8000e70:	737b      	strb	r3, [r7, #13]

    RF24L01_SET_CS_LOW();
 8000e72:	2200      	movs	r2, #0
 8000e74:	2102      	movs	r1, #2
 8000e76:	4824      	ldr	r0, [pc, #144]	@ (8000f08 <RF24L01_Set_Mode_DMA+0xa8>)
 8000e78:	f002 f87e 	bl	8002f78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_buf, rx_buf, 2);
 8000e7c:	f107 0208 	add.w	r2, r7, #8
 8000e80:	f107 010c 	add.w	r1, r7, #12
 8000e84:	2302      	movs	r3, #2
 8000e86:	4821      	ldr	r0, [pc, #132]	@ (8000f0c <RF24L01_Set_Mode_DMA+0xac>)
 8000e88:	f005 f99e 	bl	80061c8 <HAL_SPI_TransmitReceive_DMA>
    while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000e8c:	bf00      	nop
 8000e8e:	481f      	ldr	r0, [pc, #124]	@ (8000f0c <RF24L01_Set_Mode_DMA+0xac>)
 8000e90:	f005 fbbb 	bl	800660a <HAL_SPI_GetState>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d1f9      	bne.n	8000e8e <RF24L01_Set_Mode_DMA+0x2e>
    RF24L01_SET_CS_HIGH();
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	481a      	ldr	r0, [pc, #104]	@ (8000f08 <RF24L01_Set_Mode_DMA+0xa8>)
 8000ea0:	f002 f86a 	bl	8002f78 <HAL_GPIO_WritePin>

    uint8_t controlreg = rx_buf[1];
 8000ea4:	7a7b      	ldrb	r3, [r7, #9]
 8000ea6:	73fb      	strb	r3, [r7, #15]

    // 修改模式位
    if (Mode == MODE_TX) {
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d104      	bne.n	8000eb8 <RF24L01_Set_Mode_DMA+0x58>
        controlreg &= ~(1 << PRIM_RX);
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	f023 0301 	bic.w	r3, r3, #1
 8000eb4:	73fb      	strb	r3, [r7, #15]
 8000eb6:	e006      	b.n	8000ec6 <RF24L01_Set_Mode_DMA+0x66>
    }
    else if (Mode == MODE_RX) {
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d103      	bne.n	8000ec6 <RF24L01_Set_Mode_DMA+0x66>
        controlreg |= (1 << PRIM_RX);
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	73fb      	strb	r3, [r7, #15]
    }

    // 使用DMA写入CONFIG寄存器
    tx_buf[0] = NRF_WRITE_REG | CONFIG;
 8000ec6:	2320      	movs	r3, #32
 8000ec8:	733b      	strb	r3, [r7, #12]
    tx_buf[1] = controlreg;
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	737b      	strb	r3, [r7, #13]

    RF24L01_SET_CS_LOW();
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	480d      	ldr	r0, [pc, #52]	@ (8000f08 <RF24L01_Set_Mode_DMA+0xa8>)
 8000ed4:	f002 f850 	bl	8002f78 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&hspi1, tx_buf, 2);
 8000ed8:	f107 030c 	add.w	r3, r7, #12
 8000edc:	2202      	movs	r2, #2
 8000ede:	4619      	mov	r1, r3
 8000ee0:	480a      	ldr	r0, [pc, #40]	@ (8000f0c <RF24L01_Set_Mode_DMA+0xac>)
 8000ee2:	f005 f8bf 	bl	8006064 <HAL_SPI_Transmit_DMA>
    while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000ee6:	bf00      	nop
 8000ee8:	4808      	ldr	r0, [pc, #32]	@ (8000f0c <RF24L01_Set_Mode_DMA+0xac>)
 8000eea:	f005 fb8e 	bl	800660a <HAL_SPI_GetState>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d1f9      	bne.n	8000ee8 <RF24L01_Set_Mode_DMA+0x88>
    RF24L01_SET_CS_HIGH();
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2102      	movs	r1, #2
 8000ef8:	4803      	ldr	r0, [pc, #12]	@ (8000f08 <RF24L01_Set_Mode_DMA+0xa8>)
 8000efa:	f002 f83d 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	3710      	adds	r7, #16
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40010c00 	.word	0x40010c00
 8000f0c:	200002c0 	.word	0x200002c0

08000f10 <NRF24L01_Gpio_Init>:
 * @param :无
 * @note  :无
 * @retval:无
 */
void NRF24L01_Gpio_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(GPIOB , GPIO_PIN_0 , GPIO_PIN_SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	2101      	movs	r1, #1
 8000f18:	4809      	ldr	r0, [pc, #36]	@ (8000f40 <NRF24L01_Gpio_Init+0x30>)
 8000f1a:	f002 f82d 	bl	8002f78 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA , GPIO_PIN_4 , GPIO_PIN_SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2110      	movs	r1, #16
 8000f22:	4808      	ldr	r0, [pc, #32]	@ (8000f44 <NRF24L01_Gpio_Init+0x34>)
 8000f24:	f002 f828 	bl	8002f78 <HAL_GPIO_WritePin>

    RF24L01_SET_CE_LOW();      //??24L01
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	4804      	ldr	r0, [pc, #16]	@ (8000f40 <NRF24L01_Gpio_Init+0x30>)
 8000f2e:	f002 f823 	bl	8002f78 <HAL_GPIO_WritePin>
    RF24L01_SET_CS_HIGH();     //??SPI??
 8000f32:	2201      	movs	r2, #1
 8000f34:	2102      	movs	r1, #2
 8000f36:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <NRF24L01_Gpio_Init+0x30>)
 8000f38:	f002 f81e 	bl	8002f78 <HAL_GPIO_WritePin>

}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40010c00 	.word	0x40010c00
 8000f44:	40010800 	.word	0x40010800

08000f48 <RF24L01_Init_DMA>:
 * @param :无
 * @note  :使用DMA批量配置寄存器，提高初始化速度
 * @retval:无
 */
void RF24L01_Init_DMA(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
    uint8_t addr[5] = { INIT_ADDR };
 8000f4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001004 <RF24L01_Init_DMA+0xbc>)
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f56:	6018      	str	r0, [r3, #0]
 8000f58:	3304      	adds	r3, #4
 8000f5a:	7019      	strb	r1, [r3, #0]

    // 初始化状态
    RF24L01_SET_CE_HIGH();
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2101      	movs	r1, #1
 8000f60:	4829      	ldr	r0, [pc, #164]	@ (8001008 <RF24L01_Init_DMA+0xc0>)
 8000f62:	f002 f809 	bl	8002f78 <HAL_GPIO_WritePin>
    NRF24L01_Clear_IRQ_Flag(IRQ_ALL);
 8000f66:	2070      	movs	r0, #112	@ 0x70
 8000f68:	f7ff fe36 	bl	8000bd8 <NRF24L01_Clear_IRQ_Flag>
        {RF_CH, 60},
        {RF_SETUP, 0x26}
    };

    // 使用DMA批量写入寄存器配置
    for (int i = 0; i < sizeof(init_config)/sizeof(init_config[0]); i++) {
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	e036      	b.n	8000fe0 <RF24L01_Init_DMA+0x98>
        uint8_t tx_buf[2] = {NRF_WRITE_REG | init_config[i].reg, init_config[i].val};
 8000f72:	4a26      	ldr	r2, [pc, #152]	@ (800100c <RF24L01_Init_DMA+0xc4>)
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000f7a:	f043 0320 	orr.w	r3, r3, #32
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	703b      	strb	r3, [r7, #0]
 8000f82:	4a22      	ldr	r2, [pc, #136]	@ (800100c <RF24L01_Init_DMA+0xc4>)
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	785b      	ldrb	r3, [r3, #1]
 8000f8c:	707b      	strb	r3, [r7, #1]

        RF24L01_SET_CS_LOW();
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2102      	movs	r1, #2
 8000f92:	481d      	ldr	r0, [pc, #116]	@ (8001008 <RF24L01_Init_DMA+0xc0>)
 8000f94:	f001 fff0 	bl	8002f78 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit_DMA(&hspi1, tx_buf, 2);
 8000f98:	463b      	mov	r3, r7
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	481c      	ldr	r0, [pc, #112]	@ (8001010 <RF24L01_Init_DMA+0xc8>)
 8000fa0:	f005 f860 	bl	8006064 <HAL_SPI_Transmit_DMA>
        while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000fa4:	bf00      	nop
 8000fa6:	481a      	ldr	r0, [pc, #104]	@ (8001010 <RF24L01_Init_DMA+0xc8>)
 8000fa8:	f005 fb2f 	bl	800660a <HAL_SPI_GetState>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d1f9      	bne.n	8000fa6 <RF24L01_Init_DMA+0x5e>
        RF24L01_SET_CS_HIGH();
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	2102      	movs	r1, #2
 8000fb6:	4814      	ldr	r0, [pc, #80]	@ (8001008 <RF24L01_Init_DMA+0xc0>)
 8000fb8:	f001 ffde 	bl	8002f78 <HAL_GPIO_WritePin>

        // 添加必要的延时(某些寄存器写入后需要稳定时间)
        if(init_config[i].reg == CONFIG || init_config[i].reg == RF_SETUP) {
 8000fbc:	4a13      	ldr	r2, [pc, #76]	@ (800100c <RF24L01_Init_DMA+0xc4>)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d005      	beq.n	8000fd4 <RF24L01_Init_DMA+0x8c>
 8000fc8:	4a10      	ldr	r2, [pc, #64]	@ (800100c <RF24L01_Init_DMA+0xc4>)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000fd0:	2b06      	cmp	r3, #6
 8000fd2:	d102      	bne.n	8000fda <RF24L01_Init_DMA+0x92>
            HAL_Delay(1);
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f000 fb9f 	bl	8001718 <HAL_Delay>
    for (int i = 0; i < sizeof(init_config)/sizeof(init_config[0]); i++) {
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2b08      	cmp	r3, #8
 8000fe4:	d9c5      	bls.n	8000f72 <RF24L01_Init_DMA+0x2a>
        }
    }

    // 设置地址(使用DMA版本)
    NRF24L01_Set_TxAddr_DMA(&addr[0], 5);       // 设置TX地址
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2105      	movs	r1, #5
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff fe1e 	bl	8000c2c <NRF24L01_Set_TxAddr_DMA>
    NRF24L01_Set_RxAddr_DMA(0, &addr[0], 5);    // 设置RX地址
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f7ff fe50 	bl	8000c9c <NRF24L01_Set_RxAddr_DMA>

    // 可选的速度和功率设置
    // NRF24L01_Set_Speed_DMA(SPEED_1M);
    // NRF24L01_Set_Power_DMA(POWER_F18DBM);
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	08008a54 	.word	0x08008a54
 8001008:	40010c00 	.word	0x40010c00
 800100c:	08008a5c 	.word	0x08008a5c
 8001010:	200002c0 	.word	0x200002c0

08001014 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001018:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <MX_SPI1_Init+0x64>)
 800101a:	4a18      	ldr	r2, [pc, #96]	@ (800107c <MX_SPI1_Init+0x68>)
 800101c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800101e:	4b16      	ldr	r3, [pc, #88]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001020:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001024:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001026:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800102c:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <MX_SPI1_Init+0x64>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001038:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <MX_SPI1_Init+0x64>)
 800103a:	2200      	movs	r2, #0
 800103c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800103e:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001040:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001044:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001048:	2218      	movs	r2, #24
 800104a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800104c:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <MX_SPI1_Init+0x64>)
 800104e:	2200      	movs	r2, #0
 8001050:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001052:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001054:	2200      	movs	r2, #0
 8001056:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001058:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <MX_SPI1_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001060:	220a      	movs	r2, #10
 8001062:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001064:	4804      	ldr	r0, [pc, #16]	@ (8001078 <MX_SPI1_Init+0x64>)
 8001066:	f004 fdcf 	bl	8005c08 <HAL_SPI_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001070:	f7ff fd7b 	bl	8000b6a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200002c0 	.word	0x200002c0
 800107c:	40013000 	.word	0x40013000

08001080 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 0310 	add.w	r3, r7, #16
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a47      	ldr	r2, [pc, #284]	@ (80011b8 <HAL_SPI_MspInit+0x138>)
 800109c:	4293      	cmp	r3, r2
 800109e:	f040 8086 	bne.w	80011ae <HAL_SPI_MspInit+0x12e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010a2:	4b46      	ldr	r3, [pc, #280]	@ (80011bc <HAL_SPI_MspInit+0x13c>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	4a45      	ldr	r2, [pc, #276]	@ (80011bc <HAL_SPI_MspInit+0x13c>)
 80010a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010ac:	6193      	str	r3, [r2, #24]
 80010ae:	4b43      	ldr	r3, [pc, #268]	@ (80011bc <HAL_SPI_MspInit+0x13c>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4b40      	ldr	r3, [pc, #256]	@ (80011bc <HAL_SPI_MspInit+0x13c>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	4a3f      	ldr	r2, [pc, #252]	@ (80011bc <HAL_SPI_MspInit+0x13c>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6193      	str	r3, [r2, #24]
 80010c6:	4b3d      	ldr	r3, [pc, #244]	@ (80011bc <HAL_SPI_MspInit+0x13c>)
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010d2:	23a0      	movs	r3, #160	@ 0xa0
 80010d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010da:	2303      	movs	r3, #3
 80010dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010de:	f107 0310 	add.w	r3, r7, #16
 80010e2:	4619      	mov	r1, r3
 80010e4:	4836      	ldr	r0, [pc, #216]	@ (80011c0 <HAL_SPI_MspInit+0x140>)
 80010e6:	f001 fdc3 	bl	8002c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010ea:	2340      	movs	r3, #64	@ 0x40
 80010ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	4619      	mov	r1, r3
 80010fc:	4830      	ldr	r0, [pc, #192]	@ (80011c0 <HAL_SPI_MspInit+0x140>)
 80010fe:	f001 fdb7 	bl	8002c70 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001102:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001104:	4a30      	ldr	r2, [pc, #192]	@ (80011c8 <HAL_SPI_MspInit+0x148>)
 8001106:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001108:	4b2e      	ldr	r3, [pc, #184]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 800110a:	2200      	movs	r2, #0
 800110c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800110e:	4b2d      	ldr	r3, [pc, #180]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001114:	4b2b      	ldr	r3, [pc, #172]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001116:	2280      	movs	r2, #128	@ 0x80
 8001118:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800111a:	4b2a      	ldr	r3, [pc, #168]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001120:	4b28      	ldr	r3, [pc, #160]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001122:	2200      	movs	r2, #0
 8001124:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001126:	4b27      	ldr	r3, [pc, #156]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800112c:	4b25      	ldr	r3, [pc, #148]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 800112e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001132:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001134:	4823      	ldr	r0, [pc, #140]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001136:	f001 f96f 	bl	8002418 <HAL_DMA_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <HAL_SPI_MspInit+0xc4>
    {
      Error_Handler();
 8001140:	f7ff fd13 	bl	8000b6a <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a1f      	ldr	r2, [pc, #124]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 8001148:	64da      	str	r2, [r3, #76]	@ 0x4c
 800114a:	4a1e      	ldr	r2, [pc, #120]	@ (80011c4 <HAL_SPI_MspInit+0x144>)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001150:	4b1e      	ldr	r3, [pc, #120]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001152:	4a1f      	ldr	r2, [pc, #124]	@ (80011d0 <HAL_SPI_MspInit+0x150>)
 8001154:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001156:	4b1d      	ldr	r3, [pc, #116]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001158:	2210      	movs	r2, #16
 800115a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800115c:	4b1b      	ldr	r3, [pc, #108]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001164:	2280      	movs	r2, #128	@ 0x80
 8001166:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001170:	2200      	movs	r2, #0
 8001172:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001176:	2200      	movs	r2, #0
 8001178:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 800117c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001180:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001182:	4812      	ldr	r0, [pc, #72]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001184:	f001 f948 	bl	8002418 <HAL_DMA_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_SPI_MspInit+0x112>
    {
      Error_Handler();
 800118e:	f7ff fcec 	bl	8000b6a <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a0d      	ldr	r2, [pc, #52]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 8001196:	649a      	str	r2, [r3, #72]	@ 0x48
 8001198:	4a0c      	ldr	r2, [pc, #48]	@ (80011cc <HAL_SPI_MspInit+0x14c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2100      	movs	r1, #0
 80011a2:	2023      	movs	r0, #35	@ 0x23
 80011a4:	f001 f8f5 	bl	8002392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80011a8:	2023      	movs	r0, #35	@ 0x23
 80011aa:	f001 f90e 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80011ae:	bf00      	nop
 80011b0:	3720      	adds	r7, #32
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40013000 	.word	0x40013000
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40010800 	.word	0x40010800
 80011c4:	20000318 	.word	0x20000318
 80011c8:	4002001c 	.word	0x4002001c
 80011cc:	2000035c 	.word	0x2000035c
 80011d0:	40020030 	.word	0x40020030

080011d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011da:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <HAL_MspInit+0x7c>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	4a1c      	ldr	r2, [pc, #112]	@ (8001250 <HAL_MspInit+0x7c>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6193      	str	r3, [r2, #24]
 80011e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <HAL_MspInit+0x7c>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <HAL_MspInit+0x7c>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	4a16      	ldr	r2, [pc, #88]	@ (8001250 <HAL_MspInit+0x7c>)
 80011f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	61d3      	str	r3, [r2, #28]
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <HAL_MspInit+0x7c>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	2100      	movs	r1, #0
 800120e:	2004      	movs	r0, #4
 8001210:	f001 f8bf 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001214:	2004      	movs	r0, #4
 8001216:	f001 f8d8 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2005      	movs	r0, #5
 8001220:	f001 f8b7 	bl	8002392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001224:	2005      	movs	r0, #5
 8001226:	f001 f8d0 	bl	80023ca <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800122a:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <HAL_MspInit+0x80>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <HAL_MspInit+0x80>)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000
 8001254:	40010000 	.word	0x40010000

08001258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <NMI_Handler+0x4>

08001260 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <HardFault_Handler+0x4>

08001268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <MemManage_Handler+0x4>

08001270 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <BusFault_Handler+0x4>

08001278 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <UsageFault_Handler+0x4>

08001280 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr

0800128c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a8:	f000 fa1a 	bl	80016e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80012b4:	f001 fb5e 	bl	8002974 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}

080012bc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012cc:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <DMA1_Channel1_IRQHandler+0x10>)
 80012ce:	f001 fa11 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200000c4 	.word	0x200000c4

080012dc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <DMA1_Channel2_IRQHandler+0x10>)
 80012e2:	f001 fa07 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000318 	.word	0x20000318

080012f0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80012f4:	4802      	ldr	r0, [pc, #8]	@ (8001300 <DMA1_Channel3_IRQHandler+0x10>)
 80012f6:	f001 f9fd 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	2000035c 	.word	0x2000035c

08001304 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <DMA1_Channel6_IRQHandler+0x10>)
 800130a:	f001 f9f3 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200001a0 	.word	0x200001a0

08001318 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800131c:	4802      	ldr	r0, [pc, #8]	@ (8001328 <DMA1_Channel7_IRQHandler+0x10>)
 800131e:	f001 f9e9 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000015c 	.word	0x2000015c

0800132c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001330:	4802      	ldr	r0, [pc, #8]	@ (800133c <ADC1_2_IRQHandler+0x10>)
 8001332:	f000 fbcb 	bl	8001acc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000094 	.word	0x20000094

08001340 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001344:	4802      	ldr	r0, [pc, #8]	@ (8001350 <TIM1_UP_IRQHandler+0x10>)
 8001346:	f005 fc65 	bl	8006c14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200003a4 	.word	0x200003a4

08001354 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001358:	4802      	ldr	r0, [pc, #8]	@ (8001364 <I2C1_EV_IRQHandler+0x10>)
 800135a:	f002 f8bb 	bl	80034d4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000108 	.word	0x20000108

08001368 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800136c:	4802      	ldr	r0, [pc, #8]	@ (8001378 <I2C1_ER_IRQHandler+0x10>)
 800136e:	f002 fa22 	bl	80037b6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000108 	.word	0x20000108

0800137c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001380:	4802      	ldr	r0, [pc, #8]	@ (800138c <SPI1_IRQHandler+0x10>)
 8001382:	f005 f81d 	bl	80063c0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200002c0 	.word	0x200002c0

08001390 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001394:	4802      	ldr	r0, [pc, #8]	@ (80013a0 <USART1_IRQHandler+0x10>)
 8001396:	f005 ffdd 	bl	8007354 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200003ec 	.word	0x200003ec

080013a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013ac:	4a14      	ldr	r2, [pc, #80]	@ (8001400 <_sbrk+0x5c>)
 80013ae:	4b15      	ldr	r3, [pc, #84]	@ (8001404 <_sbrk+0x60>)
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <_sbrk+0x64>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d102      	bne.n	80013c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <_sbrk+0x64>)
 80013c2:	4a12      	ldr	r2, [pc, #72]	@ (800140c <_sbrk+0x68>)
 80013c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <_sbrk+0x64>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4413      	add	r3, r2
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d207      	bcs.n	80013e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013d4:	f006 fe8c 	bl	80080f0 <__errno>
 80013d8:	4603      	mov	r3, r0
 80013da:	220c      	movs	r2, #12
 80013dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	e009      	b.n	80013f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <_sbrk+0x64>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ea:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <_sbrk+0x64>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	4a05      	ldr	r2, [pc, #20]	@ (8001408 <_sbrk+0x64>)
 80013f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013f6:	68fb      	ldr	r3, [r7, #12]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20005000 	.word	0x20005000
 8001404:	00000400 	.word	0x00000400
 8001408:	200003a0 	.word	0x200003a0
 800140c:	200005a0 	.word	0x200005a0

08001410 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr

0800141c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001430:	463b      	mov	r3, r7
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001438:	4b1f      	ldr	r3, [pc, #124]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 800143a:	4a20      	ldr	r2, [pc, #128]	@ (80014bc <MX_TIM1_Init+0xa0>)
 800143c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6399;
 800143e:	4b1e      	ldr	r3, [pc, #120]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 8001440:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8001444:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001446:	4b1c      	ldr	r3, [pc, #112]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800144c:	4b1a      	ldr	r3, [pc, #104]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 800144e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001452:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001454:	4b18      	ldr	r3, [pc, #96]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800145a:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 800145c:	2200      	movs	r2, #0
 800145e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001460:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 8001462:	2280      	movs	r2, #128	@ 0x80
 8001464:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001466:	4814      	ldr	r0, [pc, #80]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 8001468:	f005 fb33 	bl	8006ad2 <HAL_TIM_Base_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001472:	f7ff fb7a 	bl	8000b6a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001476:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4619      	mov	r1, r3
 8001482:	480d      	ldr	r0, [pc, #52]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 8001484:	f005 fcb6 	bl	8006df4 <HAL_TIM_ConfigClockSource>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800148e:	f7ff fb6c 	bl	8000b6a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800149a:	463b      	mov	r3, r7
 800149c:	4619      	mov	r1, r3
 800149e:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <MX_TIM1_Init+0x9c>)
 80014a0:	f005 fe98 	bl	80071d4 <HAL_TIMEx_MasterConfigSynchronization>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80014aa:	f7ff fb5e 	bl	8000b6a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200003a4 	.word	0x200003a4
 80014bc:	40012c00 	.word	0x40012c00

080014c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001504 <HAL_TIM_Base_MspInit+0x44>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d113      	bne.n	80014fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001508 <HAL_TIM_Base_MspInit+0x48>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001508 <HAL_TIM_Base_MspInit+0x48>)
 80014d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014dc:	6193      	str	r3, [r2, #24]
 80014de:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <HAL_TIM_Base_MspInit+0x48>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2100      	movs	r1, #0
 80014ee:	2019      	movs	r0, #25
 80014f0:	f000 ff4f 	bl	8002392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014f4:	2019      	movs	r0, #25
 80014f6:	f000 ff68 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40012c00 	.word	0x40012c00
 8001508:	40021000 	.word	0x40021000

0800150c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001510:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001512:	4a12      	ldr	r2, [pc, #72]	@ (800155c <MX_USART1_UART_Init+0x50>)
 8001514:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001516:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001518:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800151c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001524:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001526:	2200      	movs	r2, #0
 8001528:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001532:	220c      	movs	r2, #12
 8001534:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001536:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001538:	2200      	movs	r2, #0
 800153a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 800153e:	2200      	movs	r2, #0
 8001540:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001542:	4805      	ldr	r0, [pc, #20]	@ (8001558 <MX_USART1_UART_Init+0x4c>)
 8001544:	f005 feb6 	bl	80072b4 <HAL_UART_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800154e:	f7ff fb0c 	bl	8000b6a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200003ec 	.word	0x200003ec
 800155c:	40013800 	.word	0x40013800

08001560 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a20      	ldr	r2, [pc, #128]	@ (80015fc <HAL_UART_MspInit+0x9c>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d139      	bne.n	80015f4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001580:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <HAL_UART_MspInit+0xa0>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	4a1e      	ldr	r2, [pc, #120]	@ (8001600 <HAL_UART_MspInit+0xa0>)
 8001586:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800158a:	6193      	str	r3, [r2, #24]
 800158c:	4b1c      	ldr	r3, [pc, #112]	@ (8001600 <HAL_UART_MspInit+0xa0>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_UART_MspInit+0xa0>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	4a18      	ldr	r2, [pc, #96]	@ (8001600 <HAL_UART_MspInit+0xa0>)
 800159e:	f043 0304 	orr.w	r3, r3, #4
 80015a2:	6193      	str	r3, [r2, #24]
 80015a4:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <HAL_UART_MspInit+0xa0>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	4619      	mov	r1, r3
 80015c4:	480f      	ldr	r0, [pc, #60]	@ (8001604 <HAL_UART_MspInit+0xa4>)
 80015c6:	f001 fb53 	bl	8002c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015d0:	2300      	movs	r3, #0
 80015d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d8:	f107 0310 	add.w	r3, r7, #16
 80015dc:	4619      	mov	r1, r3
 80015de:	4809      	ldr	r0, [pc, #36]	@ (8001604 <HAL_UART_MspInit+0xa4>)
 80015e0:	f001 fb46 	bl	8002c70 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2100      	movs	r1, #0
 80015e8:	2025      	movs	r0, #37	@ 0x25
 80015ea:	f000 fed2 	bl	8002392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015ee:	2025      	movs	r0, #37	@ 0x25
 80015f0:	f000 feeb 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015f4:	bf00      	nop
 80015f6:	3720      	adds	r7, #32
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40013800 	.word	0x40013800
 8001600:	40021000 	.word	0x40021000
 8001604:	40010800 	.word	0x40010800

08001608 <Reset_Handler>:
 8001608:	f7ff ff02 	bl	8001410 <SystemInit>
 800160c:	480b      	ldr	r0, [pc, #44]	@ (800163c <LoopFillZerobss+0xe>)
 800160e:	490c      	ldr	r1, [pc, #48]	@ (8001640 <LoopFillZerobss+0x12>)
 8001610:	4a0c      	ldr	r2, [pc, #48]	@ (8001644 <LoopFillZerobss+0x16>)
 8001612:	2300      	movs	r3, #0
 8001614:	e002      	b.n	800161c <LoopCopyDataInit>

08001616 <CopyDataInit>:
 8001616:	58d4      	ldr	r4, [r2, r3]
 8001618:	50c4      	str	r4, [r0, r3]
 800161a:	3304      	adds	r3, #4

0800161c <LoopCopyDataInit>:
 800161c:	18c4      	adds	r4, r0, r3
 800161e:	428c      	cmp	r4, r1
 8001620:	d3f9      	bcc.n	8001616 <CopyDataInit>
 8001622:	4a09      	ldr	r2, [pc, #36]	@ (8001648 <LoopFillZerobss+0x1a>)
 8001624:	4c09      	ldr	r4, [pc, #36]	@ (800164c <LoopFillZerobss+0x1e>)
 8001626:	2300      	movs	r3, #0
 8001628:	e001      	b.n	800162e <LoopFillZerobss>

0800162a <FillZerobss>:
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	3204      	adds	r2, #4

0800162e <LoopFillZerobss>:
 800162e:	42a2      	cmp	r2, r4
 8001630:	d3fb      	bcc.n	800162a <FillZerobss>
 8001632:	f006 fd63 	bl	80080fc <__libc_init_array>
 8001636:	f7ff f9c1 	bl	80009bc <main>
 800163a:	4770      	bx	lr
 800163c:	20000000 	.word	0x20000000
 8001640:	20000074 	.word	0x20000074
 8001644:	080092f4 	.word	0x080092f4
 8001648:	20000078 	.word	0x20000078
 800164c:	200005a0 	.word	0x200005a0

08001650 <CAN1_RX1_IRQHandler>:
 8001650:	e7fe      	b.n	8001650 <CAN1_RX1_IRQHandler>
	...

08001654 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001658:	4b08      	ldr	r3, [pc, #32]	@ (800167c <HAL_Init+0x28>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a07      	ldr	r2, [pc, #28]	@ (800167c <HAL_Init+0x28>)
 800165e:	f043 0310 	orr.w	r3, r3, #16
 8001662:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001664:	2003      	movs	r0, #3
 8001666:	f000 fe89 	bl	800237c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800166a:	200f      	movs	r0, #15
 800166c:	f000 f808 	bl	8001680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001670:	f7ff fdb0 	bl	80011d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40022000 	.word	0x40022000

08001680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001688:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <HAL_InitTick+0x54>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <HAL_InitTick+0x58>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	4619      	mov	r1, r3
 8001692:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001696:	fbb3 f3f1 	udiv	r3, r3, r1
 800169a:	fbb2 f3f3 	udiv	r3, r2, r3
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fea1 	bl	80023e6 <HAL_SYSTICK_Config>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e00e      	b.n	80016cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b0f      	cmp	r3, #15
 80016b2:	d80a      	bhi.n	80016ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b4:	2200      	movs	r2, #0
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	f04f 30ff 	mov.w	r0, #4294967295
 80016bc:	f000 fe69 	bl	8002392 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016c0:	4a06      	ldr	r2, [pc, #24]	@ (80016dc <HAL_InitTick+0x5c>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016c6:	2300      	movs	r3, #0
 80016c8:	e000      	b.n	80016cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000000 	.word	0x20000000
 80016d8:	20000008 	.word	0x20000008
 80016dc:	20000004 	.word	0x20000004

080016e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e4:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <HAL_IncTick+0x1c>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b05      	ldr	r3, [pc, #20]	@ (8001700 <HAL_IncTick+0x20>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	4a03      	ldr	r2, [pc, #12]	@ (8001700 <HAL_IncTick+0x20>)
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	20000008 	.word	0x20000008
 8001700:	20000434 	.word	0x20000434

08001704 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTick;
 8001708:	4b02      	ldr	r3, [pc, #8]	@ (8001714 <HAL_GetTick+0x10>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	20000434 	.word	0x20000434

08001718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001720:	f7ff fff0 	bl	8001704 <HAL_GetTick>
 8001724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001730:	d005      	beq.n	800173e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001732:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <HAL_Delay+0x44>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	461a      	mov	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800173e:	bf00      	nop
 8001740:	f7ff ffe0 	bl	8001704 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	429a      	cmp	r2, r3
 800174e:	d8f7      	bhi.n	8001740 <HAL_Delay+0x28>
  {
  }
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000008 	.word	0x20000008

08001760 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001768:	2300      	movs	r3, #0
 800176a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e0be      	b.n	8001900 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178c:	2b00      	cmp	r3, #0
 800178e:	d109      	bne.n	80017a4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7fe fd5c 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 fbbd 	bl	8001f24 <ADC_ConversionStop_Disable>
 80017aa:	4603      	mov	r3, r0
 80017ac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b2:	f003 0310 	and.w	r3, r3, #16
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f040 8099 	bne.w	80018ee <HAL_ADC_Init+0x18e>
 80017bc:	7dfb      	ldrb	r3, [r7, #23]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f040 8095 	bne.w	80018ee <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017cc:	f023 0302 	bic.w	r3, r3, #2
 80017d0:	f043 0202 	orr.w	r2, r3, #2
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017e0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	7b1b      	ldrb	r3, [r3, #12]
 80017e6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017e8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017f8:	d003      	beq.n	8001802 <HAL_ADC_Init+0xa2>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d102      	bne.n	8001808 <HAL_ADC_Init+0xa8>
 8001802:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001806:	e000      	b.n	800180a <HAL_ADC_Init+0xaa>
 8001808:	2300      	movs	r3, #0
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	7d1b      	ldrb	r3, [r3, #20]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d119      	bne.n	800184c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	7b1b      	ldrb	r3, [r3, #12]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d109      	bne.n	8001834 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	3b01      	subs	r3, #1
 8001826:	035a      	lsls	r2, r3, #13
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	4313      	orrs	r3, r2
 800182c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	e00b      	b.n	800184c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001838:	f043 0220 	orr.w	r2, r3, #32
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001844:	f043 0201 	orr.w	r2, r3, #1
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	430a      	orrs	r2, r1
 800185e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <HAL_ADC_Init+0x1a8>)
 8001868:	4013      	ands	r3, r2
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	6812      	ldr	r2, [r2, #0]
 800186e:	68b9      	ldr	r1, [r7, #8]
 8001870:	430b      	orrs	r3, r1
 8001872:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800187c:	d003      	beq.n	8001886 <HAL_ADC_Init+0x126>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d104      	bne.n	8001890 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	3b01      	subs	r3, #1
 800188c:	051b      	lsls	r3, r3, #20
 800188e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001896:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	430a      	orrs	r2, r1
 80018a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	4b18      	ldr	r3, [pc, #96]	@ (800190c <HAL_ADC_Init+0x1ac>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d10b      	bne.n	80018cc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018be:	f023 0303 	bic.w	r3, r3, #3
 80018c2:	f043 0201 	orr.w	r2, r3, #1
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018ca:	e018      	b.n	80018fe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d0:	f023 0312 	bic.w	r3, r3, #18
 80018d4:	f043 0210 	orr.w	r2, r3, #16
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e0:	f043 0201 	orr.w	r2, r3, #1
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018ec:	e007      	b.n	80018fe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f2:	f043 0210 	orr.w	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	ffe1f7fd 	.word	0xffe1f7fd
 800190c:	ff1f0efe 	.word	0xff1f0efe

08001910 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800191c:	2300      	movs	r3, #0
 800191e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a64      	ldr	r2, [pc, #400]	@ (8001ab8 <HAL_ADC_Start_DMA+0x1a8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d004      	beq.n	8001934 <HAL_ADC_Start_DMA+0x24>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a63      	ldr	r2, [pc, #396]	@ (8001abc <HAL_ADC_Start_DMA+0x1ac>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d106      	bne.n	8001942 <HAL_ADC_Start_DMA+0x32>
 8001934:	4b60      	ldr	r3, [pc, #384]	@ (8001ab8 <HAL_ADC_Start_DMA+0x1a8>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800193c:	2b00      	cmp	r3, #0
 800193e:	f040 80b3 	bne.w	8001aa8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001948:	2b01      	cmp	r3, #1
 800194a:	d101      	bne.n	8001950 <HAL_ADC_Start_DMA+0x40>
 800194c:	2302      	movs	r3, #2
 800194e:	e0ae      	b.n	8001aae <HAL_ADC_Start_DMA+0x19e>
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	f000 fa89 	bl	8001e70 <ADC_Enable>
 800195e:	4603      	mov	r3, r0
 8001960:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001962:	7dfb      	ldrb	r3, [r7, #23]
 8001964:	2b00      	cmp	r3, #0
 8001966:	f040 809a 	bne.w	8001a9e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001972:	f023 0301 	bic.w	r3, r3, #1
 8001976:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a4e      	ldr	r2, [pc, #312]	@ (8001abc <HAL_ADC_Start_DMA+0x1ac>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d105      	bne.n	8001994 <HAL_ADC_Start_DMA+0x84>
 8001988:	4b4b      	ldr	r3, [pc, #300]	@ (8001ab8 <HAL_ADC_Start_DMA+0x1a8>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d115      	bne.n	80019c0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001998:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d026      	beq.n	80019fc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019b6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019be:	e01d      	b.n	80019fc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a39      	ldr	r2, [pc, #228]	@ (8001ab8 <HAL_ADC_Start_DMA+0x1a8>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d004      	beq.n	80019e0 <HAL_ADC_Start_DMA+0xd0>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a38      	ldr	r2, [pc, #224]	@ (8001abc <HAL_ADC_Start_DMA+0x1ac>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d10d      	bne.n	80019fc <HAL_ADC_Start_DMA+0xec>
 80019e0:	4b35      	ldr	r3, [pc, #212]	@ (8001ab8 <HAL_ADC_Start_DMA+0x1a8>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d007      	beq.n	80019fc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d006      	beq.n	8001a16 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0c:	f023 0206 	bic.w	r2, r3, #6
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a14:	e002      	b.n	8001a1c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	4a25      	ldr	r2, [pc, #148]	@ (8001ac0 <HAL_ADC_Start_DMA+0x1b0>)
 8001a2a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6a1b      	ldr	r3, [r3, #32]
 8001a30:	4a24      	ldr	r2, [pc, #144]	@ (8001ac4 <HAL_ADC_Start_DMA+0x1b4>)
 8001a32:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4a23      	ldr	r2, [pc, #140]	@ (8001ac8 <HAL_ADC_Start_DMA+0x1b8>)
 8001a3a:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f06f 0202 	mvn.w	r2, #2
 8001a44:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a54:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6a18      	ldr	r0, [r3, #32]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	334c      	adds	r3, #76	@ 0x4c
 8001a60:	4619      	mov	r1, r3
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f000 fd31 	bl	80024cc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001a74:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a78:	d108      	bne.n	8001a8c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001a88:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001a8a:	e00f      	b.n	8001aac <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001a9a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001a9c:	e006      	b.n	8001aac <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001aa6:	e001      	b.n	8001aac <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40012400 	.word	0x40012400
 8001abc:	40012800 	.word	0x40012800
 8001ac0:	08001fa7 	.word	0x08001fa7
 8001ac4:	08002023 	.word	0x08002023
 8001ac8:	0800203f 	.word	0x0800203f

08001acc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	f003 0320 	and.w	r3, r3, #32
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d03e      	beq.n	8001b6c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d039      	beq.n	8001b6c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afc:	f003 0310 	and.w	r3, r3, #16
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d105      	bne.n	8001b10 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b08:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001b1a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001b1e:	d11d      	bne.n	8001b5c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d119      	bne.n	8001b5c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f022 0220 	bic.w	r2, r2, #32
 8001b36:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d105      	bne.n	8001b5c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b54:	f043 0201 	orr.w	r2, r3, #1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f000 f874 	bl	8001c4a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f06f 0212 	mvn.w	r2, #18
 8001b6a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d04d      	beq.n	8001c12 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d048      	beq.n	8001c12 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d105      	bne.n	8001b98 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b90:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001ba2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001ba6:	d012      	beq.n	8001bce <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d125      	bne.n	8001c02 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001bc0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001bc4:	d11d      	bne.n	8001c02 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d119      	bne.n	8001c02 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bdc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d105      	bne.n	8001c02 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bfa:	f043 0201 	orr.w	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f000 fae4 	bl	80021d0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f06f 020c 	mvn.w	r2, #12
 8001c10:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d012      	beq.n	8001c42 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00d      	beq.n	8001c42 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f812 	bl	8001c5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f06f 0201 	mvn.w	r2, #1
 8001c40:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001c42:	bf00      	nop
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr

08001c5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d101      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x20>
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	e0dc      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x1da>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	2b06      	cmp	r3, #6
 8001cae:	d81c      	bhi.n	8001cea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4413      	add	r3, r2
 8001cc0:	3b05      	subs	r3, #5
 8001cc2:	221f      	movs	r2, #31
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	4019      	ands	r1, r3
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6818      	ldr	r0, [r3, #0]
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	3b05      	subs	r3, #5
 8001cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ce8:	e03c      	b.n	8001d64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b0c      	cmp	r3, #12
 8001cf0:	d81c      	bhi.n	8001d2c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	3b23      	subs	r3, #35	@ 0x23
 8001d04:	221f      	movs	r2, #31
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	4019      	ands	r1, r3
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	6818      	ldr	r0, [r3, #0]
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	4613      	mov	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3b23      	subs	r3, #35	@ 0x23
 8001d1e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d2a:	e01b      	b.n	8001d64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	3b41      	subs	r3, #65	@ 0x41
 8001d3e:	221f      	movs	r2, #31
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	4019      	ands	r1, r3
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	6818      	ldr	r0, [r3, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	4613      	mov	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4413      	add	r3, r2
 8001d56:	3b41      	subs	r3, #65	@ 0x41
 8001d58:	fa00 f203 	lsl.w	r2, r0, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b09      	cmp	r3, #9
 8001d6a:	d91c      	bls.n	8001da6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68d9      	ldr	r1, [r3, #12]
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	4613      	mov	r3, r2
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	4413      	add	r3, r2
 8001d7c:	3b1e      	subs	r3, #30
 8001d7e:	2207      	movs	r2, #7
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	4019      	ands	r1, r3
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	6898      	ldr	r0, [r3, #8]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4613      	mov	r3, r2
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4413      	add	r3, r2
 8001d96:	3b1e      	subs	r3, #30
 8001d98:	fa00 f203 	lsl.w	r2, r0, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	60da      	str	r2, [r3, #12]
 8001da4:	e019      	b.n	8001dda <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6919      	ldr	r1, [r3, #16]
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	4613      	mov	r3, r2
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	4413      	add	r3, r2
 8001db6:	2207      	movs	r2, #7
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	4019      	ands	r1, r3
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	6898      	ldr	r0, [r3, #8]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	4413      	add	r3, r2
 8001dce:	fa00 f203 	lsl.w	r2, r0, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2b10      	cmp	r3, #16
 8001de0:	d003      	beq.n	8001dea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001de6:	2b11      	cmp	r3, #17
 8001de8:	d132      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a1d      	ldr	r2, [pc, #116]	@ (8001e64 <HAL_ADC_ConfigChannel+0x1e4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d125      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d126      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001e10:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2b10      	cmp	r3, #16
 8001e18:	d11a      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e1a:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <HAL_ADC_ConfigChannel+0x1e8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a13      	ldr	r2, [pc, #76]	@ (8001e6c <HAL_ADC_ConfigChannel+0x1ec>)
 8001e20:	fba2 2303 	umull	r2, r3, r2, r3
 8001e24:	0c9a      	lsrs	r2, r3, #18
 8001e26:	4613      	mov	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4413      	add	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e30:	e002      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f9      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x1b2>
 8001e3e:	e007      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e44:	f043 0220 	orr.w	r2, r3, #32
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	40012400 	.word	0x40012400
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	431bde83 	.word	0x431bde83

08001e70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d040      	beq.n	8001f10 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f042 0201 	orr.w	r2, r2, #1
 8001e9c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f1c <ADC_Enable+0xac>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8001f20 <ADC_Enable+0xb0>)
 8001ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea8:	0c9b      	lsrs	r3, r3, #18
 8001eaa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001eac:	e002      	b.n	8001eb4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f9      	bne.n	8001eae <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001eba:	f7ff fc23 	bl	8001704 <HAL_GetTick>
 8001ebe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001ec0:	e01f      	b.n	8001f02 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ec2:	f7ff fc1f 	bl	8001704 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d918      	bls.n	8001f02 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d011      	beq.n	8001f02 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee2:	f043 0210 	orr.w	r2, r3, #16
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eee:	f043 0201 	orr.w	r2, r3, #1
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e007      	b.n	8001f12 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d1d8      	bne.n	8001ec2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000000 	.word	0x20000000
 8001f20:	431bde83 	.word	0x431bde83

08001f24 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d12e      	bne.n	8001f9c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0201 	bic.w	r2, r2, #1
 8001f4c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f4e:	f7ff fbd9 	bl	8001704 <HAL_GetTick>
 8001f52:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f54:	e01b      	b.n	8001f8e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f56:	f7ff fbd5 	bl	8001704 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d914      	bls.n	8001f8e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d10d      	bne.n	8001f8e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f76:	f043 0210 	orr.w	r2, r3, #16
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f82:	f043 0201 	orr.w	r2, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e007      	b.n	8001f9e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d0dc      	beq.n	8001f56 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b084      	sub	sp, #16
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d127      	bne.n	8002010 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001fd6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001fda:	d115      	bne.n	8002008 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d111      	bne.n	8002008 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d105      	bne.n	8002008 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002000:	f043 0201 	orr.w	r2, r3, #1
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002008:	68f8      	ldr	r0, [r7, #12]
 800200a:	f7ff fe1e 	bl	8001c4a <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800200e:	e004      	b.n	800201a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4798      	blx	r3
}
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b084      	sub	sp, #16
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f7fe fbe3 	bl	80007fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b084      	sub	sp, #16
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002050:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205c:	f043 0204 	orr.w	r2, r3, #4
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f7ff fe02 	bl	8001c6e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800207c:	2300      	movs	r3, #0
 800207e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800208a:	2b01      	cmp	r3, #1
 800208c:	d101      	bne.n	8002092 <HAL_ADCEx_Calibration_Start+0x1e>
 800208e:	2302      	movs	r3, #2
 8002090:	e097      	b.n	80021c2 <HAL_ADCEx_Calibration_Start+0x14e>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ff42 	bl	8001f24 <ADC_ConversionStop_Disable>
 80020a0:	4603      	mov	r3, r0
 80020a2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f7ff fee3 	bl	8001e70 <ADC_Enable>
 80020aa:	4603      	mov	r3, r0
 80020ac:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80020ae:	7dfb      	ldrb	r3, [r7, #23]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f040 8081 	bne.w	80021b8 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020be:	f023 0302 	bic.w	r3, r3, #2
 80020c2:	f043 0202 	orr.w	r2, r3, #2
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80020ca:	4b40      	ldr	r3, [pc, #256]	@ (80021cc <HAL_ADCEx_Calibration_Start+0x158>)
 80020cc:	681c      	ldr	r4, [r3, #0]
 80020ce:	2002      	movs	r0, #2
 80020d0:	f003 fce4 	bl	8005a9c <HAL_RCCEx_GetPeriphCLKFreq>
 80020d4:	4603      	mov	r3, r0
 80020d6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80020da:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80020dc:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80020de:	e002      	b.n	80020e6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1f9      	bne.n	80020e0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0208 	orr.w	r2, r2, #8
 80020fa:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80020fc:	f7ff fb02 	bl	8001704 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002102:	e01b      	b.n	800213c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002104:	f7ff fafe 	bl	8001704 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b0a      	cmp	r3, #10
 8002110:	d914      	bls.n	800213c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00d      	beq.n	800213c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002124:	f023 0312 	bic.w	r3, r3, #18
 8002128:	f043 0210 	orr.w	r2, r3, #16
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e042      	b.n	80021c2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1dc      	bne.n	8002104 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f042 0204 	orr.w	r2, r2, #4
 8002158:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800215a:	f7ff fad3 	bl	8001704 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002160:	e01b      	b.n	800219a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002162:	f7ff facf 	bl	8001704 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b0a      	cmp	r3, #10
 800216e:	d914      	bls.n	800219a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00d      	beq.n	800219a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002182:	f023 0312 	bic.w	r3, r3, #18
 8002186:	f043 0210 	orr.w	r2, r3, #16
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e013      	b.n	80021c2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1dc      	bne.n	8002162 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ac:	f023 0303 	bic.w	r3, r3, #3
 80021b0:	f043 0201 	orr.w	r2, r3, #1
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80021c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	371c      	adds	r7, #28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd90      	pop	{r4, r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000000 	.word	0x20000000

080021d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr
	...

080021e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002200:	4013      	ands	r3, r2
 8002202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800220c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002216:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	60d3      	str	r3, [r2, #12]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002230:	4b04      	ldr	r3, [pc, #16]	@ (8002244 <__NVIC_GetPriorityGrouping+0x18>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	0a1b      	lsrs	r3, r3, #8
 8002236:	f003 0307 	and.w	r3, r3, #7
}
 800223a:	4618      	mov	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	2b00      	cmp	r3, #0
 8002258:	db0b      	blt.n	8002272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	f003 021f 	and.w	r2, r3, #31
 8002260:	4906      	ldr	r1, [pc, #24]	@ (800227c <__NVIC_EnableIRQ+0x34>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	2001      	movs	r0, #1
 800226a:	fa00 f202 	lsl.w	r2, r0, r2
 800226e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr
 800227c:	e000e100 	.word	0xe000e100

08002280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	6039      	str	r1, [r7, #0]
 800228a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002290:	2b00      	cmp	r3, #0
 8002292:	db0a      	blt.n	80022aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	b2da      	uxtb	r2, r3
 8002298:	490c      	ldr	r1, [pc, #48]	@ (80022cc <__NVIC_SetPriority+0x4c>)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	0112      	lsls	r2, r2, #4
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	440b      	add	r3, r1
 80022a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a8:	e00a      	b.n	80022c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	4908      	ldr	r1, [pc, #32]	@ (80022d0 <__NVIC_SetPriority+0x50>)
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	3b04      	subs	r3, #4
 80022b8:	0112      	lsls	r2, r2, #4
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	440b      	add	r3, r1
 80022be:	761a      	strb	r2, [r3, #24]
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bc80      	pop	{r7}
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000e100 	.word	0xe000e100
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b089      	sub	sp, #36	@ 0x24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f1c3 0307 	rsb	r3, r3, #7
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	bf28      	it	cs
 80022f2:	2304      	movcs	r3, #4
 80022f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3304      	adds	r3, #4
 80022fa:	2b06      	cmp	r3, #6
 80022fc:	d902      	bls.n	8002304 <NVIC_EncodePriority+0x30>
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	3b03      	subs	r3, #3
 8002302:	e000      	b.n	8002306 <NVIC_EncodePriority+0x32>
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002308:	f04f 32ff 	mov.w	r2, #4294967295
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43da      	mvns	r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	401a      	ands	r2, r3
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800231c:	f04f 31ff 	mov.w	r1, #4294967295
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	fa01 f303 	lsl.w	r3, r1, r3
 8002326:	43d9      	mvns	r1, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800232c:	4313      	orrs	r3, r2
         );
}
 800232e:	4618      	mov	r0, r3
 8002330:	3724      	adds	r7, #36	@ 0x24
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr

08002338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3b01      	subs	r3, #1
 8002344:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002348:	d301      	bcc.n	800234e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800234a:	2301      	movs	r3, #1
 800234c:	e00f      	b.n	800236e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800234e:	4a0a      	ldr	r2, [pc, #40]	@ (8002378 <SysTick_Config+0x40>)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3b01      	subs	r3, #1
 8002354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002356:	210f      	movs	r1, #15
 8002358:	f04f 30ff 	mov.w	r0, #4294967295
 800235c:	f7ff ff90 	bl	8002280 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002360:	4b05      	ldr	r3, [pc, #20]	@ (8002378 <SysTick_Config+0x40>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002366:	4b04      	ldr	r3, [pc, #16]	@ (8002378 <SysTick_Config+0x40>)
 8002368:	2207      	movs	r2, #7
 800236a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	e000e010 	.word	0xe000e010

0800237c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f7ff ff2d 	bl	80021e4 <__NVIC_SetPriorityGrouping>
}
 800238a:	bf00      	nop
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002392:	b580      	push	{r7, lr}
 8002394:	b086      	sub	sp, #24
 8002396:	af00      	add	r7, sp, #0
 8002398:	4603      	mov	r3, r0
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	607a      	str	r2, [r7, #4]
 800239e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023a4:	f7ff ff42 	bl	800222c <__NVIC_GetPriorityGrouping>
 80023a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68b9      	ldr	r1, [r7, #8]
 80023ae:	6978      	ldr	r0, [r7, #20]
 80023b0:	f7ff ff90 	bl	80022d4 <NVIC_EncodePriority>
 80023b4:	4602      	mov	r2, r0
 80023b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff5f 	bl	8002280 <__NVIC_SetPriority>
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	4603      	mov	r3, r0
 80023d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff ff35 	bl	8002248 <__NVIC_EnableIRQ>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7ff ffa2 	bl	8002338 <SysTick_Config>
 80023f4:	4603      	mov	r3, r0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002402:	f000 f802 	bl	800240a <HAL_SYSTICK_Callback>
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800240e:	bf00      	nop
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr
	...

08002418 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e043      	b.n	80024b6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	4b22      	ldr	r3, [pc, #136]	@ (80024c0 <HAL_DMA_Init+0xa8>)
 8002436:	4413      	add	r3, r2
 8002438:	4a22      	ldr	r2, [pc, #136]	@ (80024c4 <HAL_DMA_Init+0xac>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	009a      	lsls	r2, r3, #2
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a1f      	ldr	r2, [pc, #124]	@ (80024c8 <HAL_DMA_Init+0xb0>)
 800244a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2202      	movs	r2, #2
 8002450:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002462:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002466:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002470:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800247c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002488:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	bffdfff8 	.word	0xbffdfff8
 80024c4:	cccccccd 	.word	0xcccccccd
 80024c8:	40020000 	.word	0x40020000

080024cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024da:	2300      	movs	r3, #0
 80024dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d101      	bne.n	80024ec <HAL_DMA_Start_IT+0x20>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e04b      	b.n	8002584 <HAL_DMA_Start_IT+0xb8>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d13a      	bne.n	8002576 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 0201 	bic.w	r2, r2, #1
 800251c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 f9f8 	bl	800291a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252e:	2b00      	cmp	r3, #0
 8002530:	d008      	beq.n	8002544 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f042 020e 	orr.w	r2, r2, #14
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	e00f      	b.n	8002564 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0204 	bic.w	r2, r2, #4
 8002552:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 020a 	orr.w	r2, r2, #10
 8002562:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	e005      	b.n	8002582 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800257e:	2302      	movs	r3, #2
 8002580:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002582:	7dfb      	ldrb	r3, [r7, #23]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d008      	beq.n	80025b6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2204      	movs	r2, #4
 80025a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e020      	b.n	80025f8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 020e 	bic.w	r2, r2, #14
 80025c4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 0201 	bic.w	r2, r2, #1
 80025d4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025de:	2101      	movs	r1, #1
 80025e0:	fa01 f202 	lsl.w	r2, r1, r2
 80025e4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
	...

08002604 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d005      	beq.n	8002628 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2204      	movs	r2, #4
 8002620:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	73fb      	strb	r3, [r7, #15]
 8002626:	e051      	b.n	80026cc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 020e 	bic.w	r2, r2, #14
 8002636:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a22      	ldr	r2, [pc, #136]	@ (80026d8 <HAL_DMA_Abort_IT+0xd4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d029      	beq.n	80026a6 <HAL_DMA_Abort_IT+0xa2>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a21      	ldr	r2, [pc, #132]	@ (80026dc <HAL_DMA_Abort_IT+0xd8>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d022      	beq.n	80026a2 <HAL_DMA_Abort_IT+0x9e>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a1f      	ldr	r2, [pc, #124]	@ (80026e0 <HAL_DMA_Abort_IT+0xdc>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d01a      	beq.n	800269c <HAL_DMA_Abort_IT+0x98>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <HAL_DMA_Abort_IT+0xe0>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d012      	beq.n	8002696 <HAL_DMA_Abort_IT+0x92>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a1c      	ldr	r2, [pc, #112]	@ (80026e8 <HAL_DMA_Abort_IT+0xe4>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d00a      	beq.n	8002690 <HAL_DMA_Abort_IT+0x8c>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a1b      	ldr	r2, [pc, #108]	@ (80026ec <HAL_DMA_Abort_IT+0xe8>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d102      	bne.n	800268a <HAL_DMA_Abort_IT+0x86>
 8002684:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002688:	e00e      	b.n	80026a8 <HAL_DMA_Abort_IT+0xa4>
 800268a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800268e:	e00b      	b.n	80026a8 <HAL_DMA_Abort_IT+0xa4>
 8002690:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002694:	e008      	b.n	80026a8 <HAL_DMA_Abort_IT+0xa4>
 8002696:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800269a:	e005      	b.n	80026a8 <HAL_DMA_Abort_IT+0xa4>
 800269c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026a0:	e002      	b.n	80026a8 <HAL_DMA_Abort_IT+0xa4>
 80026a2:	2310      	movs	r3, #16
 80026a4:	e000      	b.n	80026a8 <HAL_DMA_Abort_IT+0xa4>
 80026a6:	2301      	movs	r3, #1
 80026a8:	4a11      	ldr	r2, [pc, #68]	@ (80026f0 <HAL_DMA_Abort_IT+0xec>)
 80026aa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	4798      	blx	r3
    } 
  }
  return status;
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40020008 	.word	0x40020008
 80026dc:	4002001c 	.word	0x4002001c
 80026e0:	40020030 	.word	0x40020030
 80026e4:	40020044 	.word	0x40020044
 80026e8:	40020058 	.word	0x40020058
 80026ec:	4002006c 	.word	0x4002006c
 80026f0:	40020000 	.word	0x40020000

080026f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	2204      	movs	r2, #4
 8002712:	409a      	lsls	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4013      	ands	r3, r2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d04f      	beq.n	80027bc <HAL_DMA_IRQHandler+0xc8>
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	d04a      	beq.n	80027bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0320 	and.w	r3, r3, #32
 8002730:	2b00      	cmp	r3, #0
 8002732:	d107      	bne.n	8002744 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0204 	bic.w	r2, r2, #4
 8002742:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a66      	ldr	r2, [pc, #408]	@ (80028e4 <HAL_DMA_IRQHandler+0x1f0>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d029      	beq.n	80027a2 <HAL_DMA_IRQHandler+0xae>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a65      	ldr	r2, [pc, #404]	@ (80028e8 <HAL_DMA_IRQHandler+0x1f4>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d022      	beq.n	800279e <HAL_DMA_IRQHandler+0xaa>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a63      	ldr	r2, [pc, #396]	@ (80028ec <HAL_DMA_IRQHandler+0x1f8>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d01a      	beq.n	8002798 <HAL_DMA_IRQHandler+0xa4>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a62      	ldr	r2, [pc, #392]	@ (80028f0 <HAL_DMA_IRQHandler+0x1fc>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d012      	beq.n	8002792 <HAL_DMA_IRQHandler+0x9e>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a60      	ldr	r2, [pc, #384]	@ (80028f4 <HAL_DMA_IRQHandler+0x200>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00a      	beq.n	800278c <HAL_DMA_IRQHandler+0x98>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a5f      	ldr	r2, [pc, #380]	@ (80028f8 <HAL_DMA_IRQHandler+0x204>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d102      	bne.n	8002786 <HAL_DMA_IRQHandler+0x92>
 8002780:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002784:	e00e      	b.n	80027a4 <HAL_DMA_IRQHandler+0xb0>
 8002786:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800278a:	e00b      	b.n	80027a4 <HAL_DMA_IRQHandler+0xb0>
 800278c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002790:	e008      	b.n	80027a4 <HAL_DMA_IRQHandler+0xb0>
 8002792:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002796:	e005      	b.n	80027a4 <HAL_DMA_IRQHandler+0xb0>
 8002798:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800279c:	e002      	b.n	80027a4 <HAL_DMA_IRQHandler+0xb0>
 800279e:	2340      	movs	r3, #64	@ 0x40
 80027a0:	e000      	b.n	80027a4 <HAL_DMA_IRQHandler+0xb0>
 80027a2:	2304      	movs	r3, #4
 80027a4:	4a55      	ldr	r2, [pc, #340]	@ (80028fc <HAL_DMA_IRQHandler+0x208>)
 80027a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 8094 	beq.w	80028da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80027ba:	e08e      	b.n	80028da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	2202      	movs	r2, #2
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d056      	beq.n	800287a <HAL_DMA_IRQHandler+0x186>
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d051      	beq.n	800287a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0320 	and.w	r3, r3, #32
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10b      	bne.n	80027fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 020a 	bic.w	r2, r2, #10
 80027f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a38      	ldr	r2, [pc, #224]	@ (80028e4 <HAL_DMA_IRQHandler+0x1f0>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d029      	beq.n	800285a <HAL_DMA_IRQHandler+0x166>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a37      	ldr	r2, [pc, #220]	@ (80028e8 <HAL_DMA_IRQHandler+0x1f4>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d022      	beq.n	8002856 <HAL_DMA_IRQHandler+0x162>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a35      	ldr	r2, [pc, #212]	@ (80028ec <HAL_DMA_IRQHandler+0x1f8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d01a      	beq.n	8002850 <HAL_DMA_IRQHandler+0x15c>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a34      	ldr	r2, [pc, #208]	@ (80028f0 <HAL_DMA_IRQHandler+0x1fc>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d012      	beq.n	800284a <HAL_DMA_IRQHandler+0x156>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a32      	ldr	r2, [pc, #200]	@ (80028f4 <HAL_DMA_IRQHandler+0x200>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d00a      	beq.n	8002844 <HAL_DMA_IRQHandler+0x150>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a31      	ldr	r2, [pc, #196]	@ (80028f8 <HAL_DMA_IRQHandler+0x204>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d102      	bne.n	800283e <HAL_DMA_IRQHandler+0x14a>
 8002838:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800283c:	e00e      	b.n	800285c <HAL_DMA_IRQHandler+0x168>
 800283e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002842:	e00b      	b.n	800285c <HAL_DMA_IRQHandler+0x168>
 8002844:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002848:	e008      	b.n	800285c <HAL_DMA_IRQHandler+0x168>
 800284a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800284e:	e005      	b.n	800285c <HAL_DMA_IRQHandler+0x168>
 8002850:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002854:	e002      	b.n	800285c <HAL_DMA_IRQHandler+0x168>
 8002856:	2320      	movs	r3, #32
 8002858:	e000      	b.n	800285c <HAL_DMA_IRQHandler+0x168>
 800285a:	2302      	movs	r3, #2
 800285c:	4a27      	ldr	r2, [pc, #156]	@ (80028fc <HAL_DMA_IRQHandler+0x208>)
 800285e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286c:	2b00      	cmp	r3, #0
 800286e:	d034      	beq.n	80028da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002878:	e02f      	b.n	80028da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	2208      	movs	r2, #8
 8002880:	409a      	lsls	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4013      	ands	r3, r2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d028      	beq.n	80028dc <HAL_DMA_IRQHandler+0x1e8>
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	2b00      	cmp	r3, #0
 8002892:	d023      	beq.n	80028dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 020e 	bic.w	r2, r2, #14
 80028a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ac:	2101      	movs	r1, #1
 80028ae:	fa01 f202 	lsl.w	r2, r1, r2
 80028b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d004      	beq.n	80028dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	4798      	blx	r3
    }
  }
  return;
 80028da:	bf00      	nop
 80028dc:	bf00      	nop
}
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40020008 	.word	0x40020008
 80028e8:	4002001c 	.word	0x4002001c
 80028ec:	40020030 	.word	0x40020030
 80028f0:	40020044 	.word	0x40020044
 80028f4:	40020058 	.word	0x40020058
 80028f8:	4002006c 	.word	0x4002006c
 80028fc:	40020000 	.word	0x40020000

08002900 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800290e:	b2db      	uxtb	r3, r3
}
 8002910:	4618      	mov	r0, r3
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr

0800291a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
 8002926:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002930:	2101      	movs	r1, #1
 8002932:	fa01 f202 	lsl.w	r2, r1, r2
 8002936:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	2b10      	cmp	r3, #16
 8002946:	d108      	bne.n	800295a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002958:	e007      	b.n	800296a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	60da      	str	r2, [r3, #12]
}
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK1) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK1) || \
    (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2)))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800297e:	4b6b      	ldr	r3, [pc, #428]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	f003 0310 	and.w	r3, r3, #16
 8002986:	2b00      	cmp	r3, #0
 8002988:	d105      	bne.n	8002996 <HAL_FLASH_IRQHandler+0x22>
 800298a:	4b68      	ldr	r3, [pc, #416]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00e      	beq.n	80029b4 <HAL_FLASH_IRQHandler+0x40>
#endif /* FLASH_BANK2_END */
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8002996:	4b66      	ldr	r3, [pc, #408]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 800299c:	4b64      	ldr	r3, [pc, #400]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 800299e:	f04f 32ff 	mov.w	r2, #4294967295
 80029a2:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 80029a4:	f000 f8f4 	bl	8002b90 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f8cc 	bl	8002b46 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80029ae:	4b60      	ldr	r3, [pc, #384]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP_BANK1))
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP_BANK1);
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80029b4:	4b5d      	ldr	r3, [pc, #372]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 0320 	and.w	r3, r3, #32
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 80a0 	beq.w	8002b02 <HAL_FLASH_IRQHandler+0x18e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80029c2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 80029c4:	2220      	movs	r2, #32
 80029c6:	60da      	str	r2, [r3, #12]
#endif /* FLASH_BANK2_END */
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 80029c8:	4b59      	ldr	r3, [pc, #356]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8097 	beq.w	8002b02 <HAL_FLASH_IRQHandler+0x18e>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 80029d4:	4b56      	ldr	r3, [pc, #344]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d12d      	bne.n	8002a3a <HAL_FLASH_IRQHandler+0xc6>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 80029de:	4b54      	ldr	r3, [pc, #336]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	3b01      	subs	r3, #1
 80029e4:	4a52      	ldr	r2, [pc, #328]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029e6:	6053      	str	r3, [r2, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 80029e8:	4b51      	ldr	r3, [pc, #324]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d017      	beq.n	8002a20 <HAL_FLASH_IRQHandler+0xac>
        {
          addresstmp = pFlash.Address;
 80029f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f89c 	bl	8002b34 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 80029fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a04:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8002a06:	4a4a      	ldr	r2, [pc, #296]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6093      	str	r3, [r2, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002a0c:	4b47      	ldr	r3, [pc, #284]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	4a46      	ldr	r2, [pc, #280]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002a12:	f023 0302 	bic.w	r3, r3, #2
 8002a16:	6113      	str	r3, [r2, #16]

          FLASH_PageErase(addresstmp);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f909 	bl	8002c30 <FLASH_PageErase>
 8002a1e:	e070      	b.n	8002b02 <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8002a20:	f04f 33ff 	mov.w	r3, #4294967295
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	4a42      	ldr	r2, [pc, #264]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6093      	str	r3, [r2, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002a2c:	4b40      	ldr	r3, [pc, #256]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f87e 	bl	8002b34 <HAL_FLASH_EndOfOperationCallback>
 8002a38:	e063      	b.n	8002b02 <HAL_FLASH_IRQHandler+0x18e>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8002a3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d10c      	bne.n	8002a5e <HAL_FLASH_IRQHandler+0xea>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002a44:	4b39      	ldr	r3, [pc, #228]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	4a38      	ldr	r2, [pc, #224]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002a4a:	f023 0304 	bic.w	r3, r3, #4
 8002a4e:	6113      	str	r3, [r2, #16]
        if (HAL_IS_BIT_CLR(FLASH->CR2, FLASH_CR2_MER))
        {
#endif /* FLASH_BANK2_END */
          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0U);
 8002a50:	2000      	movs	r0, #0
 8002a52:	f000 f86f 	bl	8002b34 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002a56:	4b36      	ldr	r3, [pc, #216]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	701a      	strb	r2, [r3, #0]
 8002a5c:	e051      	b.n	8002b02 <HAL_FLASH_IRQHandler+0x18e>
      }
#endif /* FLASH_BANK2_END */
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8002a5e:	4b34      	ldr	r3, [pc, #208]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	4a32      	ldr	r2, [pc, #200]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a66:	6053      	str	r3, [r2, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8002a68:	4b31      	ldr	r3, [pc, #196]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d024      	beq.n	8002aba <HAL_FLASH_IRQHandler+0x146>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2U;
 8002a70:	4b2f      	ldr	r3, [pc, #188]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	3302      	adds	r3, #2
 8002a76:	4a2e      	ldr	r2, [pc, #184]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a78:	6093      	str	r3, [r2, #8]
          addresstmp = pFlash.Address;
 8002a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8002a80:	4b2b      	ldr	r3, [pc, #172]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a82:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002a86:	f04f 0200 	mov.w	r2, #0
 8002a8a:	f04f 0300 	mov.w	r3, #0
 8002a8e:	0c02      	lsrs	r2, r0, #16
 8002a90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002a94:	0c0b      	lsrs	r3, r1, #16
 8002a96:	4926      	ldr	r1, [pc, #152]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002a98:	e9c1 2304 	strd	r2, r3, [r1, #16]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002a9c:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	4a22      	ldr	r2, [pc, #136]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002aa2:	f023 0301 	bic.w	r3, r3, #1
 8002aa6:	6113      	str	r3, [r2, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8002aa8:	4b21      	ldr	r3, [pc, #132]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002aaa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002aae:	b293      	uxth	r3, r2
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f850 	bl	8002b58 <FLASH_Program_HalfWord>
 8002ab8:	e023      	b.n	8002b02 <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8002aba:	4b1d      	ldr	r3, [pc, #116]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d105      	bne.n	8002ad0 <HAL_FLASH_IRQHandler+0x15c>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8002ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 f833 	bl	8002b34 <HAL_FLASH_EndOfOperationCallback>
 8002ace:	e011      	b.n	8002af4 <HAL_FLASH_IRQHandler+0x180>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8002ad0:	4b17      	ldr	r3, [pc, #92]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d106      	bne.n	8002ae8 <HAL_FLASH_IRQHandler+0x174>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8002ada:	4b15      	ldr	r3, [pc, #84]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	3b02      	subs	r3, #2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 f827 	bl	8002b34 <HAL_FLASH_EndOfOperationCallback>
 8002ae6:	e005      	b.n	8002af4 <HAL_FLASH_IRQHandler+0x180>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8002ae8:	4b11      	ldr	r3, [pc, #68]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	3b06      	subs	r3, #6
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f820 	bl	8002b34 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8002af4:	4b0e      	ldr	r3, [pc, #56]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002af6:	f04f 32ff 	mov.w	r2, #4294967295
 8002afa:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002afc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#endif 

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8002b02:	4b0b      	ldr	r3, [pc, #44]	@ (8002b30 <HAL_FLASH_IRQHandler+0x1bc>)
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_FLASH_IRQHandler+0x1b0>
  
    /* Disable End of FLASH Operation and Error source interrupts for both banks */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP_BANK1 | FLASH_IT_ERR_BANK1 | FLASH_IT_EOP_BANK2 | FLASH_IT_ERR_BANK2);
#else
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8002b0c:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	4a06      	ldr	r2, [pc, #24]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002b12:	f023 0307 	bic.w	r3, r3, #7
 8002b16:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8002b18:	4b04      	ldr	r3, [pc, #16]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	4a03      	ldr	r2, [pc, #12]	@ (8002b2c <HAL_FLASH_IRQHandler+0x1b8>)
 8002b1e:	f423 53a0 	bic.w	r3, r3, #5120	@ 0x1400
 8002b22:	6113      	str	r3, [r2, #16]
#endif /* FLASH_BANK2_END */

  }
}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40022000 	.word	0x40022000
 8002b30:	20000438 	.word	0x20000438

08002b34 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002b64:	4b08      	ldr	r3, [pc, #32]	@ (8002b88 <FLASH_Program_HalfWord+0x30>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002b6a:	4b08      	ldr	r3, [pc, #32]	@ (8002b8c <FLASH_Program_HalfWord+0x34>)
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	4a07      	ldr	r2, [pc, #28]	@ (8002b8c <FLASH_Program_HalfWord+0x34>)
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	887a      	ldrh	r2, [r7, #2]
 8002b7a:	801a      	strh	r2, [r3, #0]
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000438 	.word	0x20000438
 8002b8c:	40022000 	.word	0x40022000

08002b90 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002b96:	2300      	movs	r3, #0
 8002b98:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002b9a:	4b23      	ldr	r3, [pc, #140]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f003 0310 	and.w	r3, r3, #16
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d009      	beq.n	8002bba <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ba6:	4b21      	ldr	r3, [pc, #132]	@ (8002c2c <FLASH_SetErrorCode+0x9c>)
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	f043 0302 	orr.w	r3, r3, #2
 8002bae:	4a1f      	ldr	r2, [pc, #124]	@ (8002c2c <FLASH_SetErrorCode+0x9c>)
 8002bb0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f043 0310 	orr.w	r3, r3, #16
 8002bb8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002bba:	4b1b      	ldr	r3, [pc, #108]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d009      	beq.n	8002bda <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002bc6:	4b19      	ldr	r3, [pc, #100]	@ (8002c2c <FLASH_SetErrorCode+0x9c>)
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	4a17      	ldr	r2, [pc, #92]	@ (8002c2c <FLASH_SetErrorCode+0x9c>)
 8002bd0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f043 0304 	orr.w	r3, r3, #4
 8002bd8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002bda:	4b13      	ldr	r3, [pc, #76]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00b      	beq.n	8002bfe <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002be6:	4b11      	ldr	r3, [pc, #68]	@ (8002c2c <FLASH_SetErrorCode+0x9c>)
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	f043 0304 	orr.w	r3, r3, #4
 8002bee:	4a0f      	ldr	r2, [pc, #60]	@ (8002c2c <FLASH_SetErrorCode+0x9c>)
 8002bf0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002bf8:	f023 0301 	bic.w	r3, r3, #1
 8002bfc:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f240 1201 	movw	r2, #257	@ 0x101
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d106      	bne.n	8002c16 <FLASH_SetErrorCode+0x86>
 8002c08:	4b07      	ldr	r3, [pc, #28]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	4a06      	ldr	r2, [pc, #24]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002c0e:	f023 0301 	bic.w	r3, r3, #1
 8002c12:	61d3      	str	r3, [r2, #28]
}  
 8002c14:	e002      	b.n	8002c1c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002c16:	4a04      	ldr	r2, [pc, #16]	@ (8002c28 <FLASH_SetErrorCode+0x98>)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	60d3      	str	r3, [r2, #12]
}  
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bc80      	pop	{r7}
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40022000 	.word	0x40022000
 8002c2c:	20000438 	.word	0x20000438

08002c30 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c38:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <FLASH_PageErase+0x38>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c6c <FLASH_PageErase+0x3c>)
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	4a0a      	ldr	r2, [pc, #40]	@ (8002c6c <FLASH_PageErase+0x3c>)
 8002c44:	f043 0302 	orr.w	r3, r3, #2
 8002c48:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002c4a:	4a08      	ldr	r2, [pc, #32]	@ (8002c6c <FLASH_PageErase+0x3c>)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c50:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <FLASH_PageErase+0x3c>)
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	4a05      	ldr	r2, [pc, #20]	@ (8002c6c <FLASH_PageErase+0x3c>)
 8002c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c5a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	20000438 	.word	0x20000438
 8002c6c:	40022000 	.word	0x40022000

08002c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b08b      	sub	sp, #44	@ 0x2c
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c82:	e169      	b.n	8002f58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c84:	2201      	movs	r2, #1
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	4013      	ands	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	f040 8158 	bne.w	8002f52 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a9a      	ldr	r2, [pc, #616]	@ (8002f10 <HAL_GPIO_Init+0x2a0>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d05e      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cac:	4a98      	ldr	r2, [pc, #608]	@ (8002f10 <HAL_GPIO_Init+0x2a0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d875      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cb2:	4a98      	ldr	r2, [pc, #608]	@ (8002f14 <HAL_GPIO_Init+0x2a4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d058      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cb8:	4a96      	ldr	r2, [pc, #600]	@ (8002f14 <HAL_GPIO_Init+0x2a4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d86f      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cbe:	4a96      	ldr	r2, [pc, #600]	@ (8002f18 <HAL_GPIO_Init+0x2a8>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d052      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cc4:	4a94      	ldr	r2, [pc, #592]	@ (8002f18 <HAL_GPIO_Init+0x2a8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d869      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cca:	4a94      	ldr	r2, [pc, #592]	@ (8002f1c <HAL_GPIO_Init+0x2ac>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d04c      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cd0:	4a92      	ldr	r2, [pc, #584]	@ (8002f1c <HAL_GPIO_Init+0x2ac>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d863      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cd6:	4a92      	ldr	r2, [pc, #584]	@ (8002f20 <HAL_GPIO_Init+0x2b0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d046      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cdc:	4a90      	ldr	r2, [pc, #576]	@ (8002f20 <HAL_GPIO_Init+0x2b0>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d85d      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002ce2:	2b12      	cmp	r3, #18
 8002ce4:	d82a      	bhi.n	8002d3c <HAL_GPIO_Init+0xcc>
 8002ce6:	2b12      	cmp	r3, #18
 8002ce8:	d859      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cea:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf0 <HAL_GPIO_Init+0x80>)
 8002cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf0:	08002d6b 	.word	0x08002d6b
 8002cf4:	08002d45 	.word	0x08002d45
 8002cf8:	08002d57 	.word	0x08002d57
 8002cfc:	08002d99 	.word	0x08002d99
 8002d00:	08002d9f 	.word	0x08002d9f
 8002d04:	08002d9f 	.word	0x08002d9f
 8002d08:	08002d9f 	.word	0x08002d9f
 8002d0c:	08002d9f 	.word	0x08002d9f
 8002d10:	08002d9f 	.word	0x08002d9f
 8002d14:	08002d9f 	.word	0x08002d9f
 8002d18:	08002d9f 	.word	0x08002d9f
 8002d1c:	08002d9f 	.word	0x08002d9f
 8002d20:	08002d9f 	.word	0x08002d9f
 8002d24:	08002d9f 	.word	0x08002d9f
 8002d28:	08002d9f 	.word	0x08002d9f
 8002d2c:	08002d9f 	.word	0x08002d9f
 8002d30:	08002d9f 	.word	0x08002d9f
 8002d34:	08002d4d 	.word	0x08002d4d
 8002d38:	08002d61 	.word	0x08002d61
 8002d3c:	4a79      	ldr	r2, [pc, #484]	@ (8002f24 <HAL_GPIO_Init+0x2b4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d013      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d42:	e02c      	b.n	8002d9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	623b      	str	r3, [r7, #32]
          break;
 8002d4a:	e029      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	3304      	adds	r3, #4
 8002d52:	623b      	str	r3, [r7, #32]
          break;
 8002d54:	e024      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	3308      	adds	r3, #8
 8002d5c:	623b      	str	r3, [r7, #32]
          break;
 8002d5e:	e01f      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	330c      	adds	r3, #12
 8002d66:	623b      	str	r3, [r7, #32]
          break;
 8002d68:	e01a      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d72:	2304      	movs	r3, #4
 8002d74:	623b      	str	r3, [r7, #32]
          break;
 8002d76:	e013      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d105      	bne.n	8002d8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d80:	2308      	movs	r3, #8
 8002d82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69fa      	ldr	r2, [r7, #28]
 8002d88:	611a      	str	r2, [r3, #16]
          break;
 8002d8a:	e009      	b.n	8002da0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d8c:	2308      	movs	r3, #8
 8002d8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69fa      	ldr	r2, [r7, #28]
 8002d94:	615a      	str	r2, [r3, #20]
          break;
 8002d96:	e003      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	623b      	str	r3, [r7, #32]
          break;
 8002d9c:	e000      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          break;
 8002d9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	2bff      	cmp	r3, #255	@ 0xff
 8002da4:	d801      	bhi.n	8002daa <HAL_GPIO_Init+0x13a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	e001      	b.n	8002dae <HAL_GPIO_Init+0x13e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3304      	adds	r3, #4
 8002dae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	2bff      	cmp	r3, #255	@ 0xff
 8002db4:	d802      	bhi.n	8002dbc <HAL_GPIO_Init+0x14c>
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	e002      	b.n	8002dc2 <HAL_GPIO_Init+0x152>
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	3b08      	subs	r3, #8
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	210f      	movs	r1, #15
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	401a      	ands	r2, r3
 8002dd4:	6a39      	ldr	r1, [r7, #32]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80b1 	beq.w	8002f52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002df0:	4b4d      	ldr	r3, [pc, #308]	@ (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4a4c      	ldr	r2, [pc, #304]	@ (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6193      	str	r3, [r2, #24]
 8002dfc:	4b4a      	ldr	r3, [pc, #296]	@ (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e08:	4a48      	ldr	r2, [pc, #288]	@ (8002f2c <HAL_GPIO_Init+0x2bc>)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	3302      	adds	r3, #2
 8002e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a40      	ldr	r2, [pc, #256]	@ (8002f30 <HAL_GPIO_Init+0x2c0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d013      	beq.n	8002e5c <HAL_GPIO_Init+0x1ec>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a3f      	ldr	r2, [pc, #252]	@ (8002f34 <HAL_GPIO_Init+0x2c4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d00d      	beq.n	8002e58 <HAL_GPIO_Init+0x1e8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a3e      	ldr	r2, [pc, #248]	@ (8002f38 <HAL_GPIO_Init+0x2c8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d007      	beq.n	8002e54 <HAL_GPIO_Init+0x1e4>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a3d      	ldr	r2, [pc, #244]	@ (8002f3c <HAL_GPIO_Init+0x2cc>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d101      	bne.n	8002e50 <HAL_GPIO_Init+0x1e0>
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e006      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e50:	2304      	movs	r3, #4
 8002e52:	e004      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e002      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e60:	f002 0203 	and.w	r2, r2, #3
 8002e64:	0092      	lsls	r2, r2, #2
 8002e66:	4093      	lsls	r3, r2
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e6e:	492f      	ldr	r1, [pc, #188]	@ (8002f2c <HAL_GPIO_Init+0x2bc>)
 8002e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e72:	089b      	lsrs	r3, r3, #2
 8002e74:	3302      	adds	r3, #2
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d006      	beq.n	8002e96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e88:	4b2d      	ldr	r3, [pc, #180]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	492c      	ldr	r1, [pc, #176]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	608b      	str	r3, [r1, #8]
 8002e94:	e006      	b.n	8002ea4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e96:	4b2a      	ldr	r3, [pc, #168]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	4928      	ldr	r1, [pc, #160]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d006      	beq.n	8002ebe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002eb0:	4b23      	ldr	r3, [pc, #140]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	4922      	ldr	r1, [pc, #136]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	60cb      	str	r3, [r1, #12]
 8002ebc:	e006      	b.n	8002ecc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ebe:	4b20      	ldr	r3, [pc, #128]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	491e      	ldr	r1, [pc, #120]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ed8:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	4918      	ldr	r1, [pc, #96]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	604b      	str	r3, [r1, #4]
 8002ee4:	e006      	b.n	8002ef4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ee6:	4b16      	ldr	r3, [pc, #88]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	4914      	ldr	r1, [pc, #80]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d021      	beq.n	8002f44 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f00:	4b0f      	ldr	r3, [pc, #60]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	490e      	ldr	r1, [pc, #56]	@ (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	600b      	str	r3, [r1, #0]
 8002f0c:	e021      	b.n	8002f52 <HAL_GPIO_Init+0x2e2>
 8002f0e:	bf00      	nop
 8002f10:	10320000 	.word	0x10320000
 8002f14:	10310000 	.word	0x10310000
 8002f18:	10220000 	.word	0x10220000
 8002f1c:	10210000 	.word	0x10210000
 8002f20:	10120000 	.word	0x10120000
 8002f24:	10110000 	.word	0x10110000
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40010000 	.word	0x40010000
 8002f30:	40010800 	.word	0x40010800
 8002f34:	40010c00 	.word	0x40010c00
 8002f38:	40011000 	.word	0x40011000
 8002f3c:	40011400 	.word	0x40011400
 8002f40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f44:	4b0b      	ldr	r3, [pc, #44]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	4909      	ldr	r1, [pc, #36]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	3301      	adds	r3, #1
 8002f56:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f47f ae8e 	bne.w	8002c84 <HAL_GPIO_Init+0x14>
  }
}
 8002f68:	bf00      	nop
 8002f6a:	bf00      	nop
 8002f6c:	372c      	adds	r7, #44	@ 0x2c
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr
 8002f74:	40010400 	.word	0x40010400

08002f78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	807b      	strh	r3, [r7, #2]
 8002f84:	4613      	mov	r3, r2
 8002f86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f88:	787b      	ldrb	r3, [r7, #1]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f8e:	887a      	ldrh	r2, [r7, #2]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f94:	e003      	b.n	8002f9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	041a      	lsls	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	611a      	str	r2, [r3, #16]
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002fba:	887a      	ldrh	r2, [r7, #2]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	041a      	lsls	r2, r3, #16
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	43d9      	mvns	r1, r3
 8002fc6:	887b      	ldrh	r3, [r7, #2]
 8002fc8:	400b      	ands	r3, r1
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	611a      	str	r2, [r3, #16]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr
	...

08002fdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e12b      	b.n	8003246 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fd fac6 	bl	8000594 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2224      	movs	r2, #36	@ 0x24
 800300c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0201 	bic.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800302e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800303e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003040:	f002 fc30 	bl	80058a4 <HAL_RCC_GetPCLK1Freq>
 8003044:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	4a81      	ldr	r2, [pc, #516]	@ (8003250 <HAL_I2C_Init+0x274>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d807      	bhi.n	8003060 <HAL_I2C_Init+0x84>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4a80      	ldr	r2, [pc, #512]	@ (8003254 <HAL_I2C_Init+0x278>)
 8003054:	4293      	cmp	r3, r2
 8003056:	bf94      	ite	ls
 8003058:	2301      	movls	r3, #1
 800305a:	2300      	movhi	r3, #0
 800305c:	b2db      	uxtb	r3, r3
 800305e:	e006      	b.n	800306e <HAL_I2C_Init+0x92>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4a7d      	ldr	r2, [pc, #500]	@ (8003258 <HAL_I2C_Init+0x27c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	bf94      	ite	ls
 8003068:	2301      	movls	r3, #1
 800306a:	2300      	movhi	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e0e7      	b.n	8003246 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4a78      	ldr	r2, [pc, #480]	@ (800325c <HAL_I2C_Init+0x280>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	0c9b      	lsrs	r3, r3, #18
 8003080:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003250 <HAL_I2C_Init+0x274>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d802      	bhi.n	80030b0 <HAL_I2C_Init+0xd4>
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	3301      	adds	r3, #1
 80030ae:	e009      	b.n	80030c4 <HAL_I2C_Init+0xe8>
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80030b6:	fb02 f303 	mul.w	r3, r2, r3
 80030ba:	4a69      	ldr	r2, [pc, #420]	@ (8003260 <HAL_I2C_Init+0x284>)
 80030bc:	fba2 2303 	umull	r2, r3, r2, r3
 80030c0:	099b      	lsrs	r3, r3, #6
 80030c2:	3301      	adds	r3, #1
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	495c      	ldr	r1, [pc, #368]	@ (8003250 <HAL_I2C_Init+0x274>)
 80030e0:	428b      	cmp	r3, r1
 80030e2:	d819      	bhi.n	8003118 <HAL_I2C_Init+0x13c>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1e59      	subs	r1, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80030f2:	1c59      	adds	r1, r3, #1
 80030f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030f8:	400b      	ands	r3, r1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00a      	beq.n	8003114 <HAL_I2C_Init+0x138>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	1e59      	subs	r1, r3, #1
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	fbb1 f3f3 	udiv	r3, r1, r3
 800310c:	3301      	adds	r3, #1
 800310e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003112:	e051      	b.n	80031b8 <HAL_I2C_Init+0x1dc>
 8003114:	2304      	movs	r3, #4
 8003116:	e04f      	b.n	80031b8 <HAL_I2C_Init+0x1dc>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d111      	bne.n	8003144 <HAL_I2C_Init+0x168>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	1e58      	subs	r0, r3, #1
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6859      	ldr	r1, [r3, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	440b      	add	r3, r1
 800312e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003132:	3301      	adds	r3, #1
 8003134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003138:	2b00      	cmp	r3, #0
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	e012      	b.n	800316a <HAL_I2C_Init+0x18e>
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	1e58      	subs	r0, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6859      	ldr	r1, [r3, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	440b      	add	r3, r1
 8003152:	0099      	lsls	r1, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	fbb0 f3f3 	udiv	r3, r0, r3
 800315a:	3301      	adds	r3, #1
 800315c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003160:	2b00      	cmp	r3, #0
 8003162:	bf0c      	ite	eq
 8003164:	2301      	moveq	r3, #1
 8003166:	2300      	movne	r3, #0
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_I2C_Init+0x196>
 800316e:	2301      	movs	r3, #1
 8003170:	e022      	b.n	80031b8 <HAL_I2C_Init+0x1dc>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10e      	bne.n	8003198 <HAL_I2C_Init+0x1bc>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	1e58      	subs	r0, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6859      	ldr	r1, [r3, #4]
 8003182:	460b      	mov	r3, r1
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	440b      	add	r3, r1
 8003188:	fbb0 f3f3 	udiv	r3, r0, r3
 800318c:	3301      	adds	r3, #1
 800318e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003196:	e00f      	b.n	80031b8 <HAL_I2C_Init+0x1dc>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	1e58      	subs	r0, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	0099      	lsls	r1, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ae:	3301      	adds	r3, #1
 80031b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031b8:	6879      	ldr	r1, [r7, #4]
 80031ba:	6809      	ldr	r1, [r1, #0]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69da      	ldr	r2, [r3, #28]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6911      	ldr	r1, [r2, #16]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68d2      	ldr	r2, [r2, #12]
 80031f2:	4311      	orrs	r1, r2
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6812      	ldr	r2, [r2, #0]
 80031f8:	430b      	orrs	r3, r1
 80031fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	695a      	ldr	r2, [r3, #20]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0201 	orr.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2220      	movs	r2, #32
 8003232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	000186a0 	.word	0x000186a0
 8003254:	001e847f 	.word	0x001e847f
 8003258:	003d08ff 	.word	0x003d08ff
 800325c:	431bde83 	.word	0x431bde83
 8003260:	10624dd3 	.word	0x10624dd3

08003264 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003276:	2b80      	cmp	r3, #128	@ 0x80
 8003278:	d103      	bne.n	8003282 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2200      	movs	r2, #0
 8003280:	611a      	str	r2, [r3, #16]
  }
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	607a      	str	r2, [r7, #4]
 8003296:	461a      	mov	r2, r3
 8003298:	460b      	mov	r3, r1
 800329a:	817b      	strh	r3, [r7, #10]
 800329c:	4613      	mov	r3, r2
 800329e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	f040 8101 	bne.w	80034b4 <HAL_I2C_Master_Transmit_DMA+0x228>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80032b2:	4b83      	ldr	r3, [pc, #524]	@ (80034c0 <HAL_I2C_Master_Transmit_DMA+0x234>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	08db      	lsrs	r3, r3, #3
 80032b8:	4a82      	ldr	r2, [pc, #520]	@ (80034c4 <HAL_I2C_Master_Transmit_DMA+0x238>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	0a1a      	lsrs	r2, r3, #8
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	009a      	lsls	r2, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d112      	bne.n	80032fe <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f2:	f043 0220 	orr.w	r2, r3, #32
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80032fa:	2302      	movs	r3, #2
 80032fc:	e0db      	b.n	80034b6 <HAL_I2C_Master_Transmit_DMA+0x22a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b02      	cmp	r3, #2
 800330a:	d0df      	beq.n	80032cc <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <HAL_I2C_Master_Transmit_DMA+0x8e>
 8003316:	2302      	movs	r3, #2
 8003318:	e0cd      	b.n	80034b6 <HAL_I2C_Master_Transmit_DMA+0x22a>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	2b01      	cmp	r3, #1
 800332e:	d007      	beq.n	8003340 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0201 	orr.w	r2, r2, #1
 800333e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800334e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2221      	movs	r2, #33	@ 0x21
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2210      	movs	r2, #16
 800335c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	893a      	ldrh	r2, [r7, #8]
 8003370:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4a52      	ldr	r2, [pc, #328]	@ (80034c8 <HAL_I2C_Master_Transmit_DMA+0x23c>)
 8003380:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003382:	897a      	ldrh	r2, [r7, #10]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338c:	2b00      	cmp	r3, #0
 800338e:	d073      	beq.n	8003478 <HAL_I2C_Master_Transmit_DMA+0x1ec>
    {
      if (hi2c->hdmatx != NULL)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003394:	2b00      	cmp	r3, #0
 8003396:	d022      	beq.n	80033de <HAL_I2C_Master_Transmit_DMA+0x152>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800339c:	4a4b      	ldr	r2, [pc, #300]	@ (80034cc <HAL_I2C_Master_Transmit_DMA+0x240>)
 800339e:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a4:	4a4a      	ldr	r2, [pc, #296]	@ (80034d0 <HAL_I2C_Master_Transmit_DMA+0x244>)
 80033a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ac:	2200      	movs	r2, #0
 80033ae:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b4:	2200      	movs	r2, #0
 80033b6:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c0:	4619      	mov	r1, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	3310      	adds	r3, #16
 80033c8:	461a      	mov	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ce:	f7ff f87d 	bl	80024cc <HAL_DMA_Start_IT>
 80033d2:	4603      	mov	r3, r0
 80033d4:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d139      	bne.n	8003450 <HAL_I2C_Master_Transmit_DMA+0x1c4>
 80033dc:	e013      	b.n	8003406 <HAL_I2C_Master_Transmit_DMA+0x17a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e057      	b.n	80034b6 <HAL_I2C_Master_Transmit_DMA+0x22a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800341c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800342c:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800343c:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	e02f      	b.n	80034b0 <HAL_I2C_Master_Transmit_DMA+0x224>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2220      	movs	r2, #32
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003464:	f043 0210 	orr.w	r2, r3, #16
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e01e      	b.n	80034b6 <HAL_I2C_Master_Transmit_DMA+0x22a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003486:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003496:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80034ae:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	e000      	b.n	80034b6 <HAL_I2C_Master_Transmit_DMA+0x22a>
  }
  else
  {
    return HAL_BUSY;
 80034b4:	2302      	movs	r3, #2
  }
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3718      	adds	r7, #24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	20000000 	.word	0x20000000
 80034c4:	14f8b589 	.word	0x14f8b589
 80034c8:	ffff0000 	.word	0xffff0000
 80034cc:	08004cfd 	.word	0x08004cfd
 80034d0:	08004ebb 	.word	0x08004ebb

080034d4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ec:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034f4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034fc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	2b10      	cmp	r3, #16
 8003502:	d003      	beq.n	800350c <HAL_I2C_EV_IRQHandler+0x38>
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	2b40      	cmp	r3, #64	@ 0x40
 8003508:	f040 80c1 	bne.w	800368e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d10d      	bne.n	8003542 <HAL_I2C_EV_IRQHandler+0x6e>
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800352c:	d003      	beq.n	8003536 <HAL_I2C_EV_IRQHandler+0x62>
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003534:	d101      	bne.n	800353a <HAL_I2C_EV_IRQHandler+0x66>
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <HAL_I2C_EV_IRQHandler+0x68>
 800353a:	2300      	movs	r3, #0
 800353c:	2b01      	cmp	r3, #1
 800353e:	f000 8132 	beq.w	80037a6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00c      	beq.n	8003566 <HAL_I2C_EV_IRQHandler+0x92>
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	0a5b      	lsrs	r3, r3, #9
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d006      	beq.n	8003566 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f001 fdbf 	bl	80050dc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 fda6 	bl	80040b0 <I2C_Master_SB>
 8003564:	e092      	b.n	800368c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	08db      	lsrs	r3, r3, #3
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d009      	beq.n	8003586 <HAL_I2C_EV_IRQHandler+0xb2>
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	0a5b      	lsrs	r3, r3, #9
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	d003      	beq.n	8003586 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fe1b 	bl	80041ba <I2C_Master_ADD10>
 8003584:	e082      	b.n	800368c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	085b      	lsrs	r3, r3, #1
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d009      	beq.n	80035a6 <HAL_I2C_EV_IRQHandler+0xd2>
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	0a5b      	lsrs	r3, r3, #9
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fe34 	bl	800420c <I2C_Master_ADDR>
 80035a4:	e072      	b.n	800368c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	089b      	lsrs	r3, r3, #2
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d03b      	beq.n	800362a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035c0:	f000 80f3 	beq.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	09db      	lsrs	r3, r3, #7
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00f      	beq.n	80035f0 <HAL_I2C_EV_IRQHandler+0x11c>
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	0a9b      	lsrs	r3, r3, #10
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d009      	beq.n	80035f0 <HAL_I2C_EV_IRQHandler+0x11c>
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	089b      	lsrs	r3, r3, #2
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d103      	bne.n	80035f0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 f9fe 	bl	80039ea <I2C_MasterTransmit_TXE>
 80035ee:	e04d      	b.n	800368c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	089b      	lsrs	r3, r3, #2
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80d6 	beq.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	0a5b      	lsrs	r3, r3, #9
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 80cf 	beq.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800360c:	7bbb      	ldrb	r3, [r7, #14]
 800360e:	2b21      	cmp	r3, #33	@ 0x21
 8003610:	d103      	bne.n	800361a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fa85 	bl	8003b22 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003618:	e0c7      	b.n	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800361a:	7bfb      	ldrb	r3, [r7, #15]
 800361c:	2b40      	cmp	r3, #64	@ 0x40
 800361e:	f040 80c4 	bne.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 faf3 	bl	8003c0e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003628:	e0bf      	b.n	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003634:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003638:	f000 80b7 	beq.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	099b      	lsrs	r3, r3, #6
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00f      	beq.n	8003668 <HAL_I2C_EV_IRQHandler+0x194>
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	0a9b      	lsrs	r3, r3, #10
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b00      	cmp	r3, #0
 8003652:	d009      	beq.n	8003668 <HAL_I2C_EV_IRQHandler+0x194>
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	089b      	lsrs	r3, r3, #2
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d103      	bne.n	8003668 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fb6c 	bl	8003d3e <I2C_MasterReceive_RXNE>
 8003666:	e011      	b.n	800368c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	089b      	lsrs	r3, r3, #2
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 809a 	beq.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	0a5b      	lsrs	r3, r3, #9
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	f000 8093 	beq.w	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 fc22 	bl	8003ece <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800368a:	e08e      	b.n	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
 800368c:	e08d      	b.n	80037aa <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d004      	beq.n	80036a0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	61fb      	str	r3, [r7, #28]
 800369e:	e007      	b.n	80036b0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	085b      	lsrs	r3, r3, #1
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d012      	beq.n	80036e2 <HAL_I2C_EV_IRQHandler+0x20e>
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	0a5b      	lsrs	r3, r3, #9
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00c      	beq.n	80036e2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80036d8:	69b9      	ldr	r1, [r7, #24]
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 ffed 	bl	80046ba <I2C_Slave_ADDR>
 80036e0:	e066      	b.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d009      	beq.n	8003702 <HAL_I2C_EV_IRQHandler+0x22e>
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	0a5b      	lsrs	r3, r3, #9
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f001 f828 	bl	8004750 <I2C_Slave_STOPF>
 8003700:	e056      	b.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003702:	7bbb      	ldrb	r3, [r7, #14]
 8003704:	2b21      	cmp	r3, #33	@ 0x21
 8003706:	d002      	beq.n	800370e <HAL_I2C_EV_IRQHandler+0x23a>
 8003708:	7bbb      	ldrb	r3, [r7, #14]
 800370a:	2b29      	cmp	r3, #41	@ 0x29
 800370c:	d125      	bne.n	800375a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	09db      	lsrs	r3, r3, #7
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00f      	beq.n	800373a <HAL_I2C_EV_IRQHandler+0x266>
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	0a9b      	lsrs	r3, r3, #10
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d009      	beq.n	800373a <HAL_I2C_EV_IRQHandler+0x266>
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	089b      	lsrs	r3, r3, #2
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d103      	bne.n	800373a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 ff05 	bl	8004542 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003738:	e039      	b.n	80037ae <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	089b      	lsrs	r3, r3, #2
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d033      	beq.n	80037ae <HAL_I2C_EV_IRQHandler+0x2da>
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	0a5b      	lsrs	r3, r3, #9
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d02d      	beq.n	80037ae <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 ff32 	bl	80045bc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003758:	e029      	b.n	80037ae <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	099b      	lsrs	r3, r3, #6
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00f      	beq.n	8003786 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	0a9b      	lsrs	r3, r3, #10
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	089b      	lsrs	r3, r3, #2
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b00      	cmp	r3, #0
 800377c:	d103      	bne.n	8003786 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 ff3c 	bl	80045fc <I2C_SlaveReceive_RXNE>
 8003784:	e014      	b.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	089b      	lsrs	r3, r3, #2
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00e      	beq.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	0a5b      	lsrs	r3, r3, #9
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d008      	beq.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 ff6a 	bl	8004678 <I2C_SlaveReceive_BTF>
 80037a4:	e004      	b.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80037a6:	bf00      	nop
 80037a8:	e002      	b.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037aa:	bf00      	nop
 80037ac:	e000      	b.n	80037b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037ae:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b08a      	sub	sp, #40	@ 0x28
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80037ce:	2300      	movs	r3, #0
 80037d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037d8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	0a1b      	lsrs	r3, r3, #8
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d016      	beq.n	8003814 <HAL_I2C_ER_IRQHandler+0x5e>
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	0a1b      	lsrs	r3, r3, #8
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d010      	beq.n	8003814 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80037f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003802:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003812:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	0a5b      	lsrs	r3, r3, #9
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00e      	beq.n	800383e <HAL_I2C_ER_IRQHandler+0x88>
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d008      	beq.n	800383e <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800382c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382e:	f043 0302 	orr.w	r3, r3, #2
 8003832:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800383c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800383e:	6a3b      	ldr	r3, [r7, #32]
 8003840:	0a9b      	lsrs	r3, r3, #10
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d03f      	beq.n	80038ca <HAL_I2C_ER_IRQHandler+0x114>
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	0a1b      	lsrs	r3, r3, #8
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b00      	cmp	r3, #0
 8003854:	d039      	beq.n	80038ca <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003856:	7efb      	ldrb	r3, [r7, #27]
 8003858:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385e:	b29b      	uxth	r3, r3
 8003860:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003868:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003870:	7ebb      	ldrb	r3, [r7, #26]
 8003872:	2b20      	cmp	r3, #32
 8003874:	d112      	bne.n	800389c <HAL_I2C_ER_IRQHandler+0xe6>
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10f      	bne.n	800389c <HAL_I2C_ER_IRQHandler+0xe6>
 800387c:	7cfb      	ldrb	r3, [r7, #19]
 800387e:	2b21      	cmp	r3, #33	@ 0x21
 8003880:	d008      	beq.n	8003894 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003882:	7cfb      	ldrb	r3, [r7, #19]
 8003884:	2b29      	cmp	r3, #41	@ 0x29
 8003886:	d005      	beq.n	8003894 <HAL_I2C_ER_IRQHandler+0xde>
 8003888:	7cfb      	ldrb	r3, [r7, #19]
 800388a:	2b28      	cmp	r3, #40	@ 0x28
 800388c:	d106      	bne.n	800389c <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b21      	cmp	r3, #33	@ 0x21
 8003892:	d103      	bne.n	800389c <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f001 f88b 	bl	80049b0 <I2C_Slave_AF>
 800389a:	e016      	b.n	80038ca <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038a4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80038a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a8:	f043 0304 	orr.w	r3, r3, #4
 80038ac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80038ae:	7efb      	ldrb	r3, [r7, #27]
 80038b0:	2b10      	cmp	r3, #16
 80038b2:	d002      	beq.n	80038ba <HAL_I2C_ER_IRQHandler+0x104>
 80038b4:	7efb      	ldrb	r3, [r7, #27]
 80038b6:	2b40      	cmp	r3, #64	@ 0x40
 80038b8:	d107      	bne.n	80038ca <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038c8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	0adb      	lsrs	r3, r3, #11
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00e      	beq.n	80038f4 <HAL_I2C_ER_IRQHandler+0x13e>
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	0a1b      	lsrs	r3, r3, #8
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d008      	beq.n	80038f4 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	f043 0308 	orr.w	r3, r3, #8
 80038e8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80038f2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d008      	beq.n	800390c <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003900:	431a      	orrs	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f001 f8c6 	bl	8004a98 <I2C_ITError>
  }
}
 800390c:	bf00      	nop
 800390e:	3728      	adds	r7, #40	@ 0x28
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr

08003926 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr

0800394a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr

0800395c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	460b      	mov	r3, r1
 8003966:	70fb      	strb	r3, [r7, #3]
 8003968:	4613      	mov	r3, r2
 800396a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr

08003976 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr

08003988 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr

0800399a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800399a:	b480      	push	{r7}
 800399c:	b083      	sub	sp, #12
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bc80      	pop	{r7}
 80039aa:	4770      	bx	lr

080039ac <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc80      	pop	{r7}
 80039bc:	4770      	bx	lr

080039be <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr

080039d0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039de:	b2db      	uxtb	r3, r3
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr

080039ea <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b084      	sub	sp, #16
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039f8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a00:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a06:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d150      	bne.n	8003ab2 <I2C_MasterTransmit_TXE+0xc8>
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	2b21      	cmp	r3, #33	@ 0x21
 8003a14:	d14d      	bne.n	8003ab2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d01d      	beq.n	8003a58 <I2C_MasterTransmit_TXE+0x6e>
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b20      	cmp	r3, #32
 8003a20:	d01a      	beq.n	8003a58 <I2C_MasterTransmit_TXE+0x6e>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a28:	d016      	beq.n	8003a58 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a38:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2211      	movs	r2, #17
 8003a3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7ff ff5f 	bl	8003914 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a56:	e060      	b.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a66:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a76:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2220      	movs	r2, #32
 8003a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b40      	cmp	r3, #64	@ 0x40
 8003a90:	d107      	bne.n	8003aa2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7ff ff74 	bl	8003988 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003aa0:	e03b      	b.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7ff ff32 	bl	8003914 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ab0:	e033      	b.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	2b21      	cmp	r3, #33	@ 0x21
 8003ab6:	d005      	beq.n	8003ac4 <I2C_MasterTransmit_TXE+0xda>
 8003ab8:	7bbb      	ldrb	r3, [r7, #14]
 8003aba:	2b40      	cmp	r3, #64	@ 0x40
 8003abc:	d12d      	bne.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003abe:	7bfb      	ldrb	r3, [r7, #15]
 8003ac0:	2b22      	cmp	r3, #34	@ 0x22
 8003ac2:	d12a      	bne.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d108      	bne.n	8003ae0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003adc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003ade:	e01c      	b.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b40      	cmp	r3, #64	@ 0x40
 8003aea:	d103      	bne.n	8003af4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f88e 	bl	8003c0e <I2C_MemoryTransmit_TXE_BTF>
}
 8003af2:	e012      	b.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	781a      	ldrb	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003b18:	e7ff      	b.n	8003b1a <I2C_MasterTransmit_TXE+0x130>
 8003b1a:	bf00      	nop
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b084      	sub	sp, #16
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2b21      	cmp	r3, #33	@ 0x21
 8003b3a:	d164      	bne.n	8003c06 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d012      	beq.n	8003b6c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	781a      	ldrb	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	3b01      	subs	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003b6a:	e04c      	b.n	8003c06 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d01d      	beq.n	8003bae <I2C_MasterTransmit_BTF+0x8c>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2b20      	cmp	r3, #32
 8003b76:	d01a      	beq.n	8003bae <I2C_MasterTransmit_BTF+0x8c>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b7e:	d016      	beq.n	8003bae <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b8e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2211      	movs	r2, #17
 8003b94:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f7ff feb4 	bl	8003914 <HAL_I2C_MasterTxCpltCallback>
}
 8003bac:	e02b      	b.n	8003c06 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bbc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bcc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b40      	cmp	r3, #64	@ 0x40
 8003be6:	d107      	bne.n	8003bf8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7ff fec9 	bl	8003988 <HAL_I2C_MemTxCpltCallback>
}
 8003bf6:	e006      	b.n	8003c06 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff fe87 	bl	8003914 <HAL_I2C_MasterTxCpltCallback>
}
 8003c06:	bf00      	nop
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b084      	sub	sp, #16
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d11d      	bne.n	8003c62 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d10b      	bne.n	8003c46 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c32:	b2da      	uxtb	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c3e:	1c9a      	adds	r2, r3, #2
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003c44:	e077      	b.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	121b      	asrs	r3, r3, #8
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c5a:	1c5a      	adds	r2, r3, #1
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c60:	e069      	b.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d10b      	bne.n	8003c82 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c7a:	1c5a      	adds	r2, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c80:	e059      	b.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d152      	bne.n	8003d30 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003c8a:	7bfb      	ldrb	r3, [r7, #15]
 8003c8c:	2b22      	cmp	r3, #34	@ 0x22
 8003c8e:	d10d      	bne.n	8003cac <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c9e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ca4:	1c5a      	adds	r2, r3, #1
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003caa:	e044      	b.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d015      	beq.n	8003ce2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003cb6:	7bfb      	ldrb	r3, [r7, #15]
 8003cb8:	2b21      	cmp	r3, #33	@ 0x21
 8003cba:	d112      	bne.n	8003ce2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	781a      	ldrb	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	b29a      	uxth	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ce0:	e029      	b.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d124      	bne.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
 8003cee:	2b21      	cmp	r3, #33	@ 0x21
 8003cf0:	d121      	bne.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d00:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d10:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7ff fe2d 	bl	8003988 <HAL_I2C_MemTxCpltCallback>
}
 8003d2e:	e002      	b.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f7ff fa97 	bl	8003264 <I2C_Flush_DR>
}
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b22      	cmp	r3, #34	@ 0x22
 8003d50:	f040 80b9 	bne.w	8003ec6 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d58:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b03      	cmp	r3, #3
 8003d66:	d921      	bls.n	8003dac <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691a      	ldr	r2, [r3, #16]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	1c5a      	adds	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b03      	cmp	r3, #3
 8003d96:	f040 8096 	bne.w	8003ec6 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003da8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003daa:	e08c      	b.n	8003ec6 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d07f      	beq.n	8003eb4 <I2C_MasterReceive_RXNE+0x176>
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d002      	beq.n	8003dc0 <I2C_MasterReceive_RXNE+0x82>
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d179      	bne.n	8003eb4 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f001 f959 	bl	8005078 <I2C_WaitOnSTOPRequestThroughIT>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d14c      	bne.n	8003e66 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dda:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dea:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	691a      	ldr	r2, [r3, #16]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df6:	b2d2      	uxtb	r2, r2
 8003df8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfe:	1c5a      	adds	r2, r3, #1
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b40      	cmp	r3, #64	@ 0x40
 8003e24:	d10a      	bne.n	8003e3c <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff fdb0 	bl	800399a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e3a:	e044      	b.n	8003ec6 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d002      	beq.n	8003e50 <I2C_MasterReceive_RXNE+0x112>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b20      	cmp	r3, #32
 8003e4e:	d103      	bne.n	8003e58 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e56:	e002      	b.n	8003e5e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2212      	movs	r2, #18
 8003e5c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7ff fd61 	bl	8003926 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e64:	e02f      	b.n	8003ec6 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e74:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	691a      	ldr	r2, [r3, #16]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e80:	b2d2      	uxtb	r2, r2
 8003e82:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f7ff fd7d 	bl	80039ac <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003eb2:	e008      	b.n	8003ec6 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ec2:	605a      	str	r2, [r3, #4]
}
 8003ec4:	e7ff      	b.n	8003ec6 <I2C_MasterReceive_RXNE+0x188>
 8003ec6:	bf00      	nop
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eda:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d11b      	bne.n	8003f1e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	3b01      	subs	r3, #1
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003f1c:	e0c4      	b.n	80040a8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d129      	bne.n	8003f7c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f36:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	d00a      	beq.n	8003f54 <I2C_MasterReceive_BTF+0x86>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d007      	beq.n	8003f54 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f52:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691a      	ldr	r2, [r3, #16]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	1c5a      	adds	r2, r3, #1
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	3b01      	subs	r3, #1
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003f7a:	e095      	b.n	80040a8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d17d      	bne.n	8004082 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d002      	beq.n	8003f92 <I2C_MasterReceive_BTF+0xc4>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b10      	cmp	r3, #16
 8003f90:	d108      	bne.n	8003fa4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	e016      	b.n	8003fd2 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d002      	beq.n	8003fb0 <I2C_MasterReceive_BTF+0xe2>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d108      	bne.n	8003fc2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	e007      	b.n	8003fd2 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	691a      	ldr	r2, [r3, #16]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691a      	ldr	r2, [r3, #16]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004002:	b2d2      	uxtb	r2, r2
 8004004:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004014:	b29b      	uxth	r3, r3
 8004016:	3b01      	subs	r3, #1
 8004018:	b29a      	uxth	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800402c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2220      	movs	r2, #32
 8004032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b40      	cmp	r3, #64	@ 0x40
 8004040:	d10a      	bne.n	8004058 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f7ff fca2 	bl	800399a <HAL_I2C_MemRxCpltCallback>
}
 8004056:	e027      	b.n	80040a8 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d002      	beq.n	800406c <I2C_MasterReceive_BTF+0x19e>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2b20      	cmp	r3, #32
 800406a:	d103      	bne.n	8004074 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	631a      	str	r2, [r3, #48]	@ 0x30
 8004072:	e002      	b.n	800407a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2212      	movs	r2, #18
 8004078:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff fc53 	bl	8003926 <HAL_I2C_MasterRxCpltCallback>
}
 8004080:	e012      	b.n	80040a8 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	691a      	ldr	r2, [r3, #16]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80040a8:	bf00      	nop
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b40      	cmp	r3, #64	@ 0x40
 80040c2:	d117      	bne.n	80040f4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	461a      	mov	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040dc:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80040de:	e067      	b.n	80041b0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	f043 0301 	orr.w	r3, r3, #1
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	611a      	str	r2, [r3, #16]
}
 80040f2:	e05d      	b.n	80041b0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040fc:	d133      	bne.n	8004166 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b21      	cmp	r3, #33	@ 0x21
 8004108:	d109      	bne.n	800411e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410e:	b2db      	uxtb	r3, r3
 8004110:	461a      	mov	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800411a:	611a      	str	r2, [r3, #16]
 800411c:	e008      	b.n	8004130 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004122:	b2db      	uxtb	r3, r3
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	b2da      	uxtb	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004134:	2b00      	cmp	r3, #0
 8004136:	d004      	beq.n	8004142 <I2C_Master_SB+0x92>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413e:	2b00      	cmp	r3, #0
 8004140:	d108      	bne.n	8004154 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004146:	2b00      	cmp	r3, #0
 8004148:	d032      	beq.n	80041b0 <I2C_Master_SB+0x100>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	2b00      	cmp	r3, #0
 8004152:	d02d      	beq.n	80041b0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004162:	605a      	str	r2, [r3, #4]
}
 8004164:	e024      	b.n	80041b0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10e      	bne.n	800418c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004172:	b29b      	uxth	r3, r3
 8004174:	11db      	asrs	r3, r3, #7
 8004176:	b2db      	uxtb	r3, r3
 8004178:	f003 0306 	and.w	r3, r3, #6
 800417c:	b2db      	uxtb	r3, r3
 800417e:	f063 030f 	orn	r3, r3, #15
 8004182:	b2da      	uxtb	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	611a      	str	r2, [r3, #16]
}
 800418a:	e011      	b.n	80041b0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004190:	2b01      	cmp	r3, #1
 8004192:	d10d      	bne.n	80041b0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004198:	b29b      	uxth	r3, r3
 800419a:	11db      	asrs	r3, r3, #7
 800419c:	b2db      	uxtb	r3, r3
 800419e:	f003 0306 	and.w	r3, r3, #6
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f063 030e 	orn	r3, r3, #14
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	611a      	str	r2, [r3, #16]
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr

080041ba <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b083      	sub	sp, #12
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d004      	beq.n	80041e0 <I2C_Master_ADD10+0x26>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d108      	bne.n	80041f2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00c      	beq.n	8004202 <I2C_Master_ADD10+0x48>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d007      	beq.n	8004202 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004200:	605a      	str	r2, [r3, #4]
  }
}
 8004202:	bf00      	nop
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	bc80      	pop	{r7}
 800420a:	4770      	bx	lr

0800420c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800420c:	b480      	push	{r7}
 800420e:	b091      	sub	sp, #68	@ 0x44
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800421a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004222:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004228:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b22      	cmp	r3, #34	@ 0x22
 8004234:	f040 8174 	bne.w	8004520 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10f      	bne.n	8004260 <I2C_Master_ADDR+0x54>
 8004240:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004244:	2b40      	cmp	r3, #64	@ 0x40
 8004246:	d10b      	bne.n	8004260 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004248:	2300      	movs	r3, #0
 800424a:	633b      	str	r3, [r7, #48]	@ 0x30
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	633b      	str	r3, [r7, #48]	@ 0x30
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	633b      	str	r3, [r7, #48]	@ 0x30
 800425c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425e:	e16b      	b.n	8004538 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004264:	2b00      	cmp	r3, #0
 8004266:	d11d      	bne.n	80042a4 <I2C_Master_ADDR+0x98>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004270:	d118      	bne.n	80042a4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004272:	2300      	movs	r3, #0
 8004274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004296:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429c:	1c5a      	adds	r2, r3, #1
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80042a2:	e149      	b.n	8004538 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d113      	bne.n	80042d6 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ae:	2300      	movs	r3, #0
 80042b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	e120      	b.n	8004518 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042da:	b29b      	uxth	r3, r3
 80042dc:	2b01      	cmp	r3, #1
 80042de:	f040 808a 	bne.w	80043f6 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80042e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042e8:	d137      	bne.n	800435a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f8:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004304:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004308:	d113      	bne.n	8004332 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004318:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431a:	2300      	movs	r3, #0
 800431c:	627b      	str	r3, [r7, #36]	@ 0x24
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	627b      	str	r3, [r7, #36]	@ 0x24
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	627b      	str	r3, [r7, #36]	@ 0x24
 800432e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004330:	e0f2      	b.n	8004518 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004332:	2300      	movs	r3, #0
 8004334:	623b      	str	r3, [r7, #32]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	623b      	str	r3, [r7, #32]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	623b      	str	r3, [r7, #32]
 8004346:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	e0de      	b.n	8004518 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800435a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800435c:	2b08      	cmp	r3, #8
 800435e:	d02e      	beq.n	80043be <I2C_Master_ADDR+0x1b2>
 8004360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004362:	2b20      	cmp	r3, #32
 8004364:	d02b      	beq.n	80043be <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004368:	2b12      	cmp	r3, #18
 800436a:	d102      	bne.n	8004372 <I2C_Master_ADDR+0x166>
 800436c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436e:	2b01      	cmp	r3, #1
 8004370:	d125      	bne.n	80043be <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004374:	2b04      	cmp	r3, #4
 8004376:	d00e      	beq.n	8004396 <I2C_Master_ADDR+0x18a>
 8004378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437a:	2b02      	cmp	r3, #2
 800437c:	d00b      	beq.n	8004396 <I2C_Master_ADDR+0x18a>
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	2b10      	cmp	r3, #16
 8004382:	d008      	beq.n	8004396 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	e007      	b.n	80043a6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043a4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a6:	2300      	movs	r3, #0
 80043a8:	61fb      	str	r3, [r7, #28]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	61fb      	str	r3, [r7, #28]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	61fb      	str	r3, [r7, #28]
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	e0ac      	b.n	8004518 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043cc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ce:	2300      	movs	r3, #0
 80043d0:	61bb      	str	r3, [r7, #24]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	61bb      	str	r3, [r7, #24]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	61bb      	str	r3, [r7, #24]
 80043e2:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043f2:	601a      	str	r2, [r3, #0]
 80043f4:	e090      	b.n	8004518 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d158      	bne.n	80044b2 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004402:	2b04      	cmp	r3, #4
 8004404:	d021      	beq.n	800444a <I2C_Master_ADDR+0x23e>
 8004406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004408:	2b02      	cmp	r3, #2
 800440a:	d01e      	beq.n	800444a <I2C_Master_ADDR+0x23e>
 800440c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800440e:	2b10      	cmp	r3, #16
 8004410:	d01b      	beq.n	800444a <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004420:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	617b      	str	r3, [r7, #20]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	e012      	b.n	8004470 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004458:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800445a:	2300      	movs	r3, #0
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	695b      	ldr	r3, [r3, #20]
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	613b      	str	r3, [r7, #16]
 800446e:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800447a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800447e:	d14b      	bne.n	8004518 <I2C_Master_ADDR+0x30c>
 8004480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004482:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004486:	d00b      	beq.n	80044a0 <I2C_Master_ADDR+0x294>
 8004488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448a:	2b01      	cmp	r3, #1
 800448c:	d008      	beq.n	80044a0 <I2C_Master_ADDR+0x294>
 800448e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004490:	2b08      	cmp	r3, #8
 8004492:	d005      	beq.n	80044a0 <I2C_Master_ADDR+0x294>
 8004494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004496:	2b10      	cmp	r3, #16
 8004498:	d002      	beq.n	80044a0 <I2C_Master_ADDR+0x294>
 800449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449c:	2b20      	cmp	r3, #32
 800449e:	d13b      	bne.n	8004518 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044ae:	605a      	str	r2, [r3, #4]
 80044b0:	e032      	b.n	8004518 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044c0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044d0:	d117      	bne.n	8004502 <I2C_Master_ADDR+0x2f6>
 80044d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044d8:	d00b      	beq.n	80044f2 <I2C_Master_ADDR+0x2e6>
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d008      	beq.n	80044f2 <I2C_Master_ADDR+0x2e6>
 80044e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	d005      	beq.n	80044f2 <I2C_Master_ADDR+0x2e6>
 80044e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e8:	2b10      	cmp	r3, #16
 80044ea:	d002      	beq.n	80044f2 <I2C_Master_ADDR+0x2e6>
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	2b20      	cmp	r3, #32
 80044f0:	d107      	bne.n	8004502 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004500:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004502:	2300      	movs	r3, #0
 8004504:	60fb      	str	r3, [r7, #12]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800451e:	e00b      	b.n	8004538 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004520:	2300      	movs	r3, #0
 8004522:	60bb      	str	r3, [r7, #8]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	60bb      	str	r3, [r7, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	60bb      	str	r3, [r7, #8]
 8004534:	68bb      	ldr	r3, [r7, #8]
}
 8004536:	e7ff      	b.n	8004538 <I2C_Master_ADDR+0x32c>
 8004538:	bf00      	nop
 800453a:	3744      	adds	r7, #68	@ 0x44
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr

08004542 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004550:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004556:	b29b      	uxth	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	d02b      	beq.n	80045b4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	781a      	ldrb	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004584:	b29b      	uxth	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d114      	bne.n	80045b4 <I2C_SlaveTransmit_TXE+0x72>
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	2b29      	cmp	r3, #41	@ 0x29
 800458e:	d111      	bne.n	80045b4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800459e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2221      	movs	r2, #33	@ 0x21
 80045a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2228      	movs	r2, #40	@ 0x28
 80045aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7ff f9c2 	bl	8003938 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80045b4:	bf00      	nop
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d011      	beq.n	80045f2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	781a      	ldrb	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	1c5a      	adds	r2, r3, #1
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr

080045fc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800460a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d02c      	beq.n	8004670 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	691a      	ldr	r2, [r3, #16]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	1c5a      	adds	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004632:	b29b      	uxth	r3, r3
 8004634:	3b01      	subs	r3, #1
 8004636:	b29a      	uxth	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d114      	bne.n	8004670 <I2C_SlaveReceive_RXNE+0x74>
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	2b2a      	cmp	r3, #42	@ 0x2a
 800464a:	d111      	bne.n	8004670 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800465a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2222      	movs	r2, #34	@ 0x22
 8004660:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2228      	movs	r2, #40	@ 0x28
 8004666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7ff f96d 	bl	800394a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d012      	beq.n	80046b0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691a      	ldr	r2, [r3, #16]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004694:	b2d2      	uxtb	r2, r2
 8004696:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469c:	1c5a      	adds	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	3b01      	subs	r3, #1
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bc80      	pop	{r7}
 80046b8:	4770      	bx	lr

080046ba <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80046ba:	b580      	push	{r7, lr}
 80046bc:	b084      	sub	sp, #16
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
 80046c2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80046c4:	2300      	movs	r3, #0
 80046c6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046d4:	2b28      	cmp	r3, #40	@ 0x28
 80046d6:	d127      	bne.n	8004728 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046e6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	089b      	lsrs	r3, r3, #2
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d101      	bne.n	80046f8 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80046f4:	2301      	movs	r3, #1
 80046f6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	09db      	lsrs	r3, r3, #7
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	2b00      	cmp	r3, #0
 8004702:	d103      	bne.n	800470c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	81bb      	strh	r3, [r7, #12]
 800470a:	e002      	b.n	8004712 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800471a:	89ba      	ldrh	r2, [r7, #12]
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	4619      	mov	r1, r3
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff f91b 	bl	800395c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004726:	e00e      	b.n	8004746 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004728:	2300      	movs	r3, #0
 800472a:	60bb      	str	r3, [r7, #8]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	60bb      	str	r3, [r7, #8]
 800473c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004746:	bf00      	nop
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
	...

08004750 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800475e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800476e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004770:	2300      	movs	r3, #0
 8004772:	60bb      	str	r3, [r7, #8]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	60bb      	str	r3, [r7, #8]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800479c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047ac:	d172      	bne.n	8004894 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047ae:	7bfb      	ldrb	r3, [r7, #15]
 80047b0:	2b22      	cmp	r3, #34	@ 0x22
 80047b2:	d002      	beq.n	80047ba <I2C_Slave_STOPF+0x6a>
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047b8:	d135      	bne.n	8004826 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d005      	beq.n	80047de <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d6:	f043 0204 	orr.w	r2, r3, #4
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047ec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fe f884 	bl	8002900 <HAL_DMA_GetState>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d049      	beq.n	8004892 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004802:	4a69      	ldr	r2, [pc, #420]	@ (80049a8 <I2C_Slave_STOPF+0x258>)
 8004804:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480a:	4618      	mov	r0, r3
 800480c:	f7fd fefa 	bl	8002604 <HAL_DMA_Abort_IT>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d03d      	beq.n	8004892 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004820:	4610      	mov	r0, r2
 8004822:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004824:	e035      	b.n	8004892 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	b29a      	uxth	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004838:	b29b      	uxth	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d005      	beq.n	800484a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004842:	f043 0204 	orr.w	r2, r3, #4
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004858:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800485e:	4618      	mov	r0, r3
 8004860:	f7fe f84e 	bl	8002900 <HAL_DMA_GetState>
 8004864:	4603      	mov	r3, r0
 8004866:	2b01      	cmp	r3, #1
 8004868:	d014      	beq.n	8004894 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486e:	4a4e      	ldr	r2, [pc, #312]	@ (80049a8 <I2C_Slave_STOPF+0x258>)
 8004870:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004876:	4618      	mov	r0, r3
 8004878:	f7fd fec4 	bl	8002604 <HAL_DMA_Abort_IT>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d008      	beq.n	8004894 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800488c:	4610      	mov	r0, r2
 800488e:	4798      	blx	r3
 8004890:	e000      	b.n	8004894 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004892:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d03e      	beq.n	800491c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d112      	bne.n	80048d2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b6:	b2d2      	uxtb	r2, r2
 80048b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048dc:	2b40      	cmp	r3, #64	@ 0x40
 80048de:	d112      	bne.n	8004906 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490a:	b29b      	uxth	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	d005      	beq.n	800491c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	f043 0204 	orr.w	r2, r3, #4
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 f8b7 	bl	8004a98 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800492a:	e039      	b.n	80049a0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800492c:	7bfb      	ldrb	r3, [r7, #15]
 800492e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004930:	d109      	bne.n	8004946 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2228      	movs	r2, #40	@ 0x28
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f7ff f802 	bl	800394a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b28      	cmp	r3, #40	@ 0x28
 8004950:	d111      	bne.n	8004976 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a15      	ldr	r2, [pc, #84]	@ (80049ac <I2C_Slave_STOPF+0x25c>)
 8004956:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7ff f801 	bl	8003976 <HAL_I2C_ListenCpltCallback>
}
 8004974:	e014      	b.n	80049a0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497a:	2b22      	cmp	r3, #34	@ 0x22
 800497c:	d002      	beq.n	8004984 <I2C_Slave_STOPF+0x234>
 800497e:	7bfb      	ldrb	r3, [r7, #15]
 8004980:	2b22      	cmp	r3, #34	@ 0x22
 8004982:	d10d      	bne.n	80049a0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2220      	movs	r2, #32
 800498e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7fe ffd5 	bl	800394a <HAL_I2C_SlaveRxCpltCallback>
}
 80049a0:	bf00      	nop
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	08004f29 	.word	0x08004f29
 80049ac:	ffff0000 	.word	0xffff0000

080049b0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049be:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d002      	beq.n	80049d2 <I2C_Slave_AF+0x22>
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b20      	cmp	r3, #32
 80049d0:	d129      	bne.n	8004a26 <I2C_Slave_AF+0x76>
 80049d2:	7bfb      	ldrb	r3, [r7, #15]
 80049d4:	2b28      	cmp	r3, #40	@ 0x28
 80049d6:	d126      	bne.n	8004a26 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a2e      	ldr	r2, [pc, #184]	@ (8004a94 <I2C_Slave_AF+0xe4>)
 80049dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049ec:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049f6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a06:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7fe ffa9 	bl	8003976 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004a24:	e031      	b.n	8004a8a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	2b21      	cmp	r3, #33	@ 0x21
 8004a2a:	d129      	bne.n	8004a80 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a19      	ldr	r2, [pc, #100]	@ (8004a94 <I2C_Slave_AF+0xe4>)
 8004a30:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2221      	movs	r2, #33	@ 0x21
 8004a36:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a56:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a60:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a70:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fe fbf6 	bl	8003264 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f7fe ff5d 	bl	8003938 <HAL_I2C_SlaveTxCpltCallback>
}
 8004a7e:	e004      	b.n	8004a8a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a88:	615a      	str	r2, [r3, #20]
}
 8004a8a:	bf00      	nop
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	ffff0000 	.word	0xffff0000

08004a98 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004aae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004ab0:	7bbb      	ldrb	r3, [r7, #14]
 8004ab2:	2b10      	cmp	r3, #16
 8004ab4:	d002      	beq.n	8004abc <I2C_ITError+0x24>
 8004ab6:	7bbb      	ldrb	r3, [r7, #14]
 8004ab8:	2b40      	cmp	r3, #64	@ 0x40
 8004aba:	d10a      	bne.n	8004ad2 <I2C_ITError+0x3a>
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
 8004abe:	2b22      	cmp	r3, #34	@ 0x22
 8004ac0:	d107      	bne.n	8004ad2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ad0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ad2:	7bfb      	ldrb	r3, [r7, #15]
 8004ad4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ad8:	2b28      	cmp	r3, #40	@ 0x28
 8004ada:	d107      	bne.n	8004aec <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2228      	movs	r2, #40	@ 0x28
 8004ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004aea:	e015      	b.n	8004b18 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004afa:	d00a      	beq.n	8004b12 <I2C_ITError+0x7a>
 8004afc:	7bfb      	ldrb	r3, [r7, #15]
 8004afe:	2b60      	cmp	r3, #96	@ 0x60
 8004b00:	d007      	beq.n	8004b12 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b26:	d162      	bne.n	8004bee <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b36:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b3c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d020      	beq.n	8004b88 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b4a:	4a6a      	ldr	r2, [pc, #424]	@ (8004cf4 <I2C_ITError+0x25c>)
 8004b4c:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fd fd56 	bl	8002604 <HAL_DMA_Abort_IT>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 8089 	beq.w	8004c72 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f022 0201 	bic.w	r2, r2, #1
 8004b6e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b82:	4610      	mov	r0, r2
 8004b84:	4798      	blx	r3
 8004b86:	e074      	b.n	8004c72 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8c:	4a59      	ldr	r2, [pc, #356]	@ (8004cf4 <I2C_ITError+0x25c>)
 8004b8e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7fd fd35 	bl	8002604 <HAL_DMA_Abort_IT>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d068      	beq.n	8004c72 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004baa:	2b40      	cmp	r3, #64	@ 0x40
 8004bac:	d10b      	bne.n	8004bc6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb8:	b2d2      	uxtb	r2, r2
 8004bba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0201 	bic.w	r2, r2, #1
 8004bd4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004be8:	4610      	mov	r0, r2
 8004bea:	4798      	blx	r3
 8004bec:	e041      	b.n	8004c72 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b60      	cmp	r3, #96	@ 0x60
 8004bf8:	d125      	bne.n	8004c46 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2220      	movs	r2, #32
 8004bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c12:	2b40      	cmp	r3, #64	@ 0x40
 8004c14:	d10b      	bne.n	8004c2e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691a      	ldr	r2, [r3, #16]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c20:	b2d2      	uxtb	r2, r2
 8004c22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c28:	1c5a      	adds	r2, r3, #1
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0201 	bic.w	r2, r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f7fe febd 	bl	80039be <HAL_I2C_AbortCpltCallback>
 8004c44:	e015      	b.n	8004c72 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c50:	2b40      	cmp	r3, #64	@ 0x40
 8004c52:	d10b      	bne.n	8004c6c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	691a      	ldr	r2, [r3, #16]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7fe fe9d 	bl	80039ac <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c76:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10e      	bne.n	8004ca0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d109      	bne.n	8004ca0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d104      	bne.n	8004ca0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d007      	beq.n	8004cb0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cae:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d113      	bne.n	8004cec <I2C_ITError+0x254>
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	2b28      	cmp	r3, #40	@ 0x28
 8004cc8:	d110      	bne.n	8004cec <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf8 <I2C_ITError+0x260>)
 8004cce:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2220      	movs	r2, #32
 8004cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7fe fe45 	bl	8003976 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004cec:	bf00      	nop
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	08004f29 	.word	0x08004f29
 8004cf8:	ffff0000 	.word	0xffff0000

08004cfc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d10:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d18:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d2e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004d50:	7cfb      	ldrb	r3, [r7, #19]
 8004d52:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004d56:	2b21      	cmp	r3, #33	@ 0x21
 8004d58:	d007      	beq.n	8004d6a <I2C_DMAXferCplt+0x6e>
 8004d5a:	7cfb      	ldrb	r3, [r7, #19]
 8004d5c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004d60:	2b22      	cmp	r3, #34	@ 0x22
 8004d62:	d131      	bne.n	8004dc8 <I2C_DMAXferCplt+0xcc>
 8004d64:	7cbb      	ldrb	r3, [r7, #18]
 8004d66:	2b20      	cmp	r3, #32
 8004d68:	d12e      	bne.n	8004dc8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d78:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004d80:	7cfb      	ldrb	r3, [r7, #19]
 8004d82:	2b29      	cmp	r3, #41	@ 0x29
 8004d84:	d10a      	bne.n	8004d9c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2221      	movs	r2, #33	@ 0x21
 8004d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2228      	movs	r2, #40	@ 0x28
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d94:	6978      	ldr	r0, [r7, #20]
 8004d96:	f7fe fdcf 	bl	8003938 <HAL_I2C_SlaveTxCpltCallback>
 8004d9a:	e00c      	b.n	8004db6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d9c:	7cfb      	ldrb	r3, [r7, #19]
 8004d9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004da0:	d109      	bne.n	8004db6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2222      	movs	r2, #34	@ 0x22
 8004da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	2228      	movs	r2, #40	@ 0x28
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004db0:	6978      	ldr	r0, [r7, #20]
 8004db2:	f7fe fdca 	bl	800394a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685a      	ldr	r2, [r3, #4]
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004dc4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004dc6:	e074      	b.n	8004eb2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d06e      	beq.n	8004eb2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d107      	bne.n	8004dee <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dec:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004dfc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e04:	d009      	beq.n	8004e1a <I2C_DMAXferCplt+0x11e>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d006      	beq.n	8004e1a <I2C_DMAXferCplt+0x11e>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004e12:	d002      	beq.n	8004e1a <I2C_DMAXferCplt+0x11e>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b20      	cmp	r3, #32
 8004e18:	d107      	bne.n	8004e2a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e28:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e38:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e48:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004e58:	6978      	ldr	r0, [r7, #20]
 8004e5a:	f7fe fda7 	bl	80039ac <HAL_I2C_ErrorCallback>
}
 8004e5e:	e028      	b.n	8004eb2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b40      	cmp	r3, #64	@ 0x40
 8004e72:	d10a      	bne.n	8004e8a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004e82:	6978      	ldr	r0, [r7, #20]
 8004e84:	f7fe fd89 	bl	800399a <HAL_I2C_MemRxCpltCallback>
}
 8004e88:	e013      	b.n	8004eb2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d002      	beq.n	8004e9e <I2C_DMAXferCplt+0x1a2>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b20      	cmp	r3, #32
 8004e9c:	d103      	bne.n	8004ea6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ea4:	e002      	b.n	8004eac <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	2212      	movs	r2, #18
 8004eaa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004eac:	6978      	ldr	r0, [r7, #20]
 8004eae:	f7fe fd3a 	bl	8003926 <HAL_I2C_MasterRxCpltCallback>
}
 8004eb2:	bf00      	nop
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b084      	sub	sp, #16
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ef6:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2220      	movs	r2, #32
 8004f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	f043 0210 	orr.w	r2, r3, #16
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f7fe fd46 	bl	80039ac <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004f20:	bf00      	nop
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f30:	2300      	movs	r3, #0
 8004f32:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f38:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f40:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f42:	4b4b      	ldr	r3, [pc, #300]	@ (8005070 <I2C_DMAAbort+0x148>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	08db      	lsrs	r3, r3, #3
 8004f48:	4a4a      	ldr	r2, [pc, #296]	@ (8005074 <I2C_DMAAbort+0x14c>)
 8004f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4e:	0a1a      	lsrs	r2, r3, #8
 8004f50:	4613      	mov	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	4413      	add	r3, r2
 8004f56:	00da      	lsls	r2, r3, #3
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f66:	f043 0220 	orr.w	r2, r3, #32
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004f6e:	e00a      	b.n	8004f86 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	3b01      	subs	r3, #1
 8004f74:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f84:	d0ea      	beq.n	8004f5c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d003      	beq.n	8004f96 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f92:	2200      	movs	r2, #0
 8004f94:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fb4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc8:	2200      	movs	r2, #0
 8004fca:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	2200      	movs	r2, #0
 8004fda:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0201 	bic.w	r2, r2, #1
 8004fea:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b60      	cmp	r3, #96	@ 0x60
 8004ff6:	d10e      	bne.n	8005016 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	2200      	movs	r2, #0
 800500c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800500e:	6978      	ldr	r0, [r7, #20]
 8005010:	f7fe fcd5 	bl	80039be <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005014:	e027      	b.n	8005066 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005016:	7cfb      	ldrb	r3, [r7, #19]
 8005018:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800501c:	2b28      	cmp	r3, #40	@ 0x28
 800501e:	d117      	bne.n	8005050 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f042 0201 	orr.w	r2, r2, #1
 800502e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800503e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2228      	movs	r2, #40	@ 0x28
 800504a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800504e:	e007      	b.n	8005060 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2220      	movs	r2, #32
 8005054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005060:	6978      	ldr	r0, [r7, #20]
 8005062:	f7fe fca3 	bl	80039ac <HAL_I2C_ErrorCallback>
}
 8005066:	bf00      	nop
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	20000000 	.word	0x20000000
 8005074:	14f8b589 	.word	0x14f8b589

08005078 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005084:	4b13      	ldr	r3, [pc, #76]	@ (80050d4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	08db      	lsrs	r3, r3, #3
 800508a:	4a13      	ldr	r2, [pc, #76]	@ (80050d8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800508c:	fba2 2303 	umull	r2, r3, r2, r3
 8005090:	0a1a      	lsrs	r2, r3, #8
 8005092:	4613      	mov	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4413      	add	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	3b01      	subs	r3, #1
 800509e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d107      	bne.n	80050b6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050aa:	f043 0220 	orr.w	r2, r3, #32
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e008      	b.n	80050c8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050c4:	d0e9      	beq.n	800509a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bc80      	pop	{r7}
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	20000000 	.word	0x20000000
 80050d8:	14f8b589 	.word	0x14f8b589

080050dc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80050ec:	d103      	bne.n	80050f6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2201      	movs	r2, #1
 80050f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80050f4:	e007      	b.n	8005106 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80050fe:	d102      	bne.n	8005106 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2208      	movs	r2, #8
 8005104:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005106:	bf00      	nop
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	bc80      	pop	{r7}
 800510e:	4770      	bx	lr

08005110 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b086      	sub	sp, #24
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e272      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 8087 	beq.w	800523e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005130:	4b92      	ldr	r3, [pc, #584]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f003 030c 	and.w	r3, r3, #12
 8005138:	2b04      	cmp	r3, #4
 800513a:	d00c      	beq.n	8005156 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800513c:	4b8f      	ldr	r3, [pc, #572]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f003 030c 	and.w	r3, r3, #12
 8005144:	2b08      	cmp	r3, #8
 8005146:	d112      	bne.n	800516e <HAL_RCC_OscConfig+0x5e>
 8005148:	4b8c      	ldr	r3, [pc, #560]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005154:	d10b      	bne.n	800516e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005156:	4b89      	ldr	r3, [pc, #548]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d06c      	beq.n	800523c <HAL_RCC_OscConfig+0x12c>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d168      	bne.n	800523c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e24c      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005176:	d106      	bne.n	8005186 <HAL_RCC_OscConfig+0x76>
 8005178:	4b80      	ldr	r3, [pc, #512]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a7f      	ldr	r2, [pc, #508]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 800517e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005182:	6013      	str	r3, [r2, #0]
 8005184:	e02e      	b.n	80051e4 <HAL_RCC_OscConfig+0xd4>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10c      	bne.n	80051a8 <HAL_RCC_OscConfig+0x98>
 800518e:	4b7b      	ldr	r3, [pc, #492]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a7a      	ldr	r2, [pc, #488]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	4b78      	ldr	r3, [pc, #480]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a77      	ldr	r2, [pc, #476]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	e01d      	b.n	80051e4 <HAL_RCC_OscConfig+0xd4>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051b0:	d10c      	bne.n	80051cc <HAL_RCC_OscConfig+0xbc>
 80051b2:	4b72      	ldr	r3, [pc, #456]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a71      	ldr	r2, [pc, #452]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	4b6f      	ldr	r3, [pc, #444]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a6e      	ldr	r2, [pc, #440]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051c8:	6013      	str	r3, [r2, #0]
 80051ca:	e00b      	b.n	80051e4 <HAL_RCC_OscConfig+0xd4>
 80051cc:	4b6b      	ldr	r3, [pc, #428]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a6a      	ldr	r2, [pc, #424]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	4b68      	ldr	r3, [pc, #416]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a67      	ldr	r2, [pc, #412]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80051de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d013      	beq.n	8005214 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ec:	f7fc fa8a 	bl	8001704 <HAL_GetTick>
 80051f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051f2:	e008      	b.n	8005206 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051f4:	f7fc fa86 	bl	8001704 <HAL_GetTick>
 80051f8:	4602      	mov	r2, r0
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	2b64      	cmp	r3, #100	@ 0x64
 8005200:	d901      	bls.n	8005206 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e200      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005206:	4b5d      	ldr	r3, [pc, #372]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0f0      	beq.n	80051f4 <HAL_RCC_OscConfig+0xe4>
 8005212:	e014      	b.n	800523e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005214:	f7fc fa76 	bl	8001704 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800521a:	e008      	b.n	800522e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800521c:	f7fc fa72 	bl	8001704 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b64      	cmp	r3, #100	@ 0x64
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e1ec      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522e:	4b53      	ldr	r3, [pc, #332]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1f0      	bne.n	800521c <HAL_RCC_OscConfig+0x10c>
 800523a:	e000      	b.n	800523e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800523c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d063      	beq.n	8005312 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800524a:	4b4c      	ldr	r3, [pc, #304]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f003 030c 	and.w	r3, r3, #12
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00b      	beq.n	800526e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005256:	4b49      	ldr	r3, [pc, #292]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f003 030c 	and.w	r3, r3, #12
 800525e:	2b08      	cmp	r3, #8
 8005260:	d11c      	bne.n	800529c <HAL_RCC_OscConfig+0x18c>
 8005262:	4b46      	ldr	r3, [pc, #280]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d116      	bne.n	800529c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800526e:	4b43      	ldr	r3, [pc, #268]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d005      	beq.n	8005286 <HAL_RCC_OscConfig+0x176>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d001      	beq.n	8005286 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e1c0      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005286:	4b3d      	ldr	r3, [pc, #244]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	00db      	lsls	r3, r3, #3
 8005294:	4939      	ldr	r1, [pc, #228]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005296:	4313      	orrs	r3, r2
 8005298:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800529a:	e03a      	b.n	8005312 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d020      	beq.n	80052e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052a4:	4b36      	ldr	r3, [pc, #216]	@ (8005380 <HAL_RCC_OscConfig+0x270>)
 80052a6:	2201      	movs	r2, #1
 80052a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052aa:	f7fc fa2b 	bl	8001704 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b2:	f7fc fa27 	bl	8001704 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e1a1      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c4:	4b2d      	ldr	r3, [pc, #180]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d0f0      	beq.n	80052b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052d0:	4b2a      	ldr	r3, [pc, #168]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	4927      	ldr	r1, [pc, #156]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	600b      	str	r3, [r1, #0]
 80052e4:	e015      	b.n	8005312 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052e6:	4b26      	ldr	r3, [pc, #152]	@ (8005380 <HAL_RCC_OscConfig+0x270>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ec:	f7fc fa0a 	bl	8001704 <HAL_GetTick>
 80052f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052f2:	e008      	b.n	8005306 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052f4:	f7fc fa06 	bl	8001704 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d901      	bls.n	8005306 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e180      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005306:	4b1d      	ldr	r3, [pc, #116]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1f0      	bne.n	80052f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0308 	and.w	r3, r3, #8
 800531a:	2b00      	cmp	r3, #0
 800531c:	d03a      	beq.n	8005394 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d019      	beq.n	800535a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005326:	4b17      	ldr	r3, [pc, #92]	@ (8005384 <HAL_RCC_OscConfig+0x274>)
 8005328:	2201      	movs	r2, #1
 800532a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800532c:	f7fc f9ea 	bl	8001704 <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005334:	f7fc f9e6 	bl	8001704 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e160      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005346:	4b0d      	ldr	r3, [pc, #52]	@ (800537c <HAL_RCC_OscConfig+0x26c>)
 8005348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0f0      	beq.n	8005334 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005352:	2001      	movs	r0, #1
 8005354:	f000 face 	bl	80058f4 <RCC_Delay>
 8005358:	e01c      	b.n	8005394 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800535a:	4b0a      	ldr	r3, [pc, #40]	@ (8005384 <HAL_RCC_OscConfig+0x274>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005360:	f7fc f9d0 	bl	8001704 <HAL_GetTick>
 8005364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005366:	e00f      	b.n	8005388 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005368:	f7fc f9cc 	bl	8001704 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d908      	bls.n	8005388 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e146      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
 800537a:	bf00      	nop
 800537c:	40021000 	.word	0x40021000
 8005380:	42420000 	.word	0x42420000
 8005384:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005388:	4b92      	ldr	r3, [pc, #584]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800538a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1e9      	bne.n	8005368 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0304 	and.w	r3, r3, #4
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 80a6 	beq.w	80054ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053a2:	2300      	movs	r3, #0
 80053a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a6:	4b8b      	ldr	r3, [pc, #556]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10d      	bne.n	80053ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053b2:	4b88      	ldr	r3, [pc, #544]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	4a87      	ldr	r2, [pc, #540]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80053b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053bc:	61d3      	str	r3, [r2, #28]
 80053be:	4b85      	ldr	r3, [pc, #532]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053c6:	60bb      	str	r3, [r7, #8]
 80053c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ca:	2301      	movs	r3, #1
 80053cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ce:	4b82      	ldr	r3, [pc, #520]	@ (80055d8 <HAL_RCC_OscConfig+0x4c8>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d118      	bne.n	800540c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053da:	4b7f      	ldr	r3, [pc, #508]	@ (80055d8 <HAL_RCC_OscConfig+0x4c8>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a7e      	ldr	r2, [pc, #504]	@ (80055d8 <HAL_RCC_OscConfig+0x4c8>)
 80053e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e6:	f7fc f98d 	bl	8001704 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ec:	e008      	b.n	8005400 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ee:	f7fc f989 	bl	8001704 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b64      	cmp	r3, #100	@ 0x64
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e103      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005400:	4b75      	ldr	r3, [pc, #468]	@ (80055d8 <HAL_RCC_OscConfig+0x4c8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005408:	2b00      	cmp	r3, #0
 800540a:	d0f0      	beq.n	80053ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d106      	bne.n	8005422 <HAL_RCC_OscConfig+0x312>
 8005414:	4b6f      	ldr	r3, [pc, #444]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	4a6e      	ldr	r2, [pc, #440]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800541a:	f043 0301 	orr.w	r3, r3, #1
 800541e:	6213      	str	r3, [r2, #32]
 8005420:	e02d      	b.n	800547e <HAL_RCC_OscConfig+0x36e>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10c      	bne.n	8005444 <HAL_RCC_OscConfig+0x334>
 800542a:	4b6a      	ldr	r3, [pc, #424]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	4a69      	ldr	r2, [pc, #420]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	6213      	str	r3, [r2, #32]
 8005436:	4b67      	ldr	r3, [pc, #412]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	4a66      	ldr	r2, [pc, #408]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800543c:	f023 0304 	bic.w	r3, r3, #4
 8005440:	6213      	str	r3, [r2, #32]
 8005442:	e01c      	b.n	800547e <HAL_RCC_OscConfig+0x36e>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	2b05      	cmp	r3, #5
 800544a:	d10c      	bne.n	8005466 <HAL_RCC_OscConfig+0x356>
 800544c:	4b61      	ldr	r3, [pc, #388]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	4a60      	ldr	r2, [pc, #384]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005452:	f043 0304 	orr.w	r3, r3, #4
 8005456:	6213      	str	r3, [r2, #32]
 8005458:	4b5e      	ldr	r3, [pc, #376]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	4a5d      	ldr	r2, [pc, #372]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800545e:	f043 0301 	orr.w	r3, r3, #1
 8005462:	6213      	str	r3, [r2, #32]
 8005464:	e00b      	b.n	800547e <HAL_RCC_OscConfig+0x36e>
 8005466:	4b5b      	ldr	r3, [pc, #364]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	4a5a      	ldr	r2, [pc, #360]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800546c:	f023 0301 	bic.w	r3, r3, #1
 8005470:	6213      	str	r3, [r2, #32]
 8005472:	4b58      	ldr	r3, [pc, #352]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	4a57      	ldr	r2, [pc, #348]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005478:	f023 0304 	bic.w	r3, r3, #4
 800547c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d015      	beq.n	80054b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005486:	f7fc f93d 	bl	8001704 <HAL_GetTick>
 800548a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800548c:	e00a      	b.n	80054a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800548e:	f7fc f939 	bl	8001704 <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800549c:	4293      	cmp	r3, r2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e0b1      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054a4:	4b4b      	ldr	r3, [pc, #300]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0ee      	beq.n	800548e <HAL_RCC_OscConfig+0x37e>
 80054b0:	e014      	b.n	80054dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054b2:	f7fc f927 	bl	8001704 <HAL_GetTick>
 80054b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054b8:	e00a      	b.n	80054d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ba:	f7fc f923 	bl	8001704 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d901      	bls.n	80054d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e09b      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054d0:	4b40      	ldr	r3, [pc, #256]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	f003 0302 	and.w	r3, r3, #2
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1ee      	bne.n	80054ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054dc:	7dfb      	ldrb	r3, [r7, #23]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d105      	bne.n	80054ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054e2:	4b3c      	ldr	r3, [pc, #240]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	4a3b      	ldr	r2, [pc, #236]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80054e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f000 8087 	beq.w	8005606 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054f8:	4b36      	ldr	r3, [pc, #216]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f003 030c 	and.w	r3, r3, #12
 8005500:	2b08      	cmp	r3, #8
 8005502:	d061      	beq.n	80055c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	2b02      	cmp	r3, #2
 800550a:	d146      	bne.n	800559a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550c:	4b33      	ldr	r3, [pc, #204]	@ (80055dc <HAL_RCC_OscConfig+0x4cc>)
 800550e:	2200      	movs	r2, #0
 8005510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005512:	f7fc f8f7 	bl	8001704 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005518:	e008      	b.n	800552c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800551a:	f7fc f8f3 	bl	8001704 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	2b02      	cmp	r3, #2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e06d      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800552c:	4b29      	ldr	r3, [pc, #164]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f0      	bne.n	800551a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005540:	d108      	bne.n	8005554 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005542:	4b24      	ldr	r3, [pc, #144]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	4921      	ldr	r1, [pc, #132]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005550:	4313      	orrs	r3, r2
 8005552:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005554:	4b1f      	ldr	r3, [pc, #124]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a19      	ldr	r1, [r3, #32]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005564:	430b      	orrs	r3, r1
 8005566:	491b      	ldr	r1, [pc, #108]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 8005568:	4313      	orrs	r3, r2
 800556a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800556c:	4b1b      	ldr	r3, [pc, #108]	@ (80055dc <HAL_RCC_OscConfig+0x4cc>)
 800556e:	2201      	movs	r2, #1
 8005570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005572:	f7fc f8c7 	bl	8001704 <HAL_GetTick>
 8005576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005578:	e008      	b.n	800558c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800557a:	f7fc f8c3 	bl	8001704 <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b02      	cmp	r3, #2
 8005586:	d901      	bls.n	800558c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e03d      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800558c:	4b11      	ldr	r3, [pc, #68]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0f0      	beq.n	800557a <HAL_RCC_OscConfig+0x46a>
 8005598:	e035      	b.n	8005606 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800559a:	4b10      	ldr	r3, [pc, #64]	@ (80055dc <HAL_RCC_OscConfig+0x4cc>)
 800559c:	2200      	movs	r2, #0
 800559e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a0:	f7fc f8b0 	bl	8001704 <HAL_GetTick>
 80055a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055a6:	e008      	b.n	80055ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055a8:	f7fc f8ac 	bl	8001704 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d901      	bls.n	80055ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e026      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055ba:	4b06      	ldr	r3, [pc, #24]	@ (80055d4 <HAL_RCC_OscConfig+0x4c4>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1f0      	bne.n	80055a8 <HAL_RCC_OscConfig+0x498>
 80055c6:	e01e      	b.n	8005606 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	69db      	ldr	r3, [r3, #28]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d107      	bne.n	80055e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e019      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
 80055d4:	40021000 	.word	0x40021000
 80055d8:	40007000 	.word	0x40007000
 80055dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005610 <HAL_RCC_OscConfig+0x500>)
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a1b      	ldr	r3, [r3, #32]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d106      	bne.n	8005602 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055fe:	429a      	cmp	r2, r3
 8005600:	d001      	beq.n	8005606 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3718      	adds	r7, #24
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	40021000 	.word	0x40021000

08005614 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e0d0      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005628:	4b6a      	ldr	r3, [pc, #424]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0307 	and.w	r3, r3, #7
 8005630:	683a      	ldr	r2, [r7, #0]
 8005632:	429a      	cmp	r2, r3
 8005634:	d910      	bls.n	8005658 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005636:	4b67      	ldr	r3, [pc, #412]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f023 0207 	bic.w	r2, r3, #7
 800563e:	4965      	ldr	r1, [pc, #404]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	4313      	orrs	r3, r2
 8005644:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005646:	4b63      	ldr	r3, [pc, #396]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0307 	and.w	r3, r3, #7
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	429a      	cmp	r2, r3
 8005652:	d001      	beq.n	8005658 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e0b8      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0302 	and.w	r3, r3, #2
 8005660:	2b00      	cmp	r3, #0
 8005662:	d020      	beq.n	80056a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b00      	cmp	r3, #0
 800566e:	d005      	beq.n	800567c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005670:	4b59      	ldr	r3, [pc, #356]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	4a58      	ldr	r2, [pc, #352]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005676:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800567a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0308 	and.w	r3, r3, #8
 8005684:	2b00      	cmp	r3, #0
 8005686:	d005      	beq.n	8005694 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005688:	4b53      	ldr	r3, [pc, #332]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	4a52      	ldr	r2, [pc, #328]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 800568e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005692:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005694:	4b50      	ldr	r3, [pc, #320]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	494d      	ldr	r1, [pc, #308]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d040      	beq.n	8005734 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d107      	bne.n	80056ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ba:	4b47      	ldr	r3, [pc, #284]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d115      	bne.n	80056f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e07f      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d107      	bne.n	80056e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056d2:	4b41      	ldr	r3, [pc, #260]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d109      	bne.n	80056f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e073      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e2:	4b3d      	ldr	r3, [pc, #244]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e06b      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056f2:	4b39      	ldr	r3, [pc, #228]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f023 0203 	bic.w	r2, r3, #3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	4936      	ldr	r1, [pc, #216]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005700:	4313      	orrs	r3, r2
 8005702:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005704:	f7fb fffe 	bl	8001704 <HAL_GetTick>
 8005708:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570a:	e00a      	b.n	8005722 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800570c:	f7fb fffa 	bl	8001704 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e053      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005722:	4b2d      	ldr	r3, [pc, #180]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f003 020c 	and.w	r2, r3, #12
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	429a      	cmp	r2, r3
 8005732:	d1eb      	bne.n	800570c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005734:	4b27      	ldr	r3, [pc, #156]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d210      	bcs.n	8005764 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005742:	4b24      	ldr	r3, [pc, #144]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f023 0207 	bic.w	r2, r3, #7
 800574a:	4922      	ldr	r1, [pc, #136]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	4313      	orrs	r3, r2
 8005750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005752:	4b20      	ldr	r3, [pc, #128]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	429a      	cmp	r2, r3
 800575e:	d001      	beq.n	8005764 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e032      	b.n	80057ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	d008      	beq.n	8005782 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005770:	4b19      	ldr	r3, [pc, #100]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	4916      	ldr	r1, [pc, #88]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 800577e:	4313      	orrs	r3, r2
 8005780:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d009      	beq.n	80057a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800578e:	4b12      	ldr	r3, [pc, #72]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	490e      	ldr	r1, [pc, #56]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057a2:	f000 f821 	bl	80057e8 <HAL_RCC_GetSysClockFreq>
 80057a6:	4602      	mov	r2, r0
 80057a8:	4b0b      	ldr	r3, [pc, #44]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c4>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	091b      	lsrs	r3, r3, #4
 80057ae:	f003 030f 	and.w	r3, r3, #15
 80057b2:	490a      	ldr	r1, [pc, #40]	@ (80057dc <HAL_RCC_ClockConfig+0x1c8>)
 80057b4:	5ccb      	ldrb	r3, [r1, r3]
 80057b6:	fa22 f303 	lsr.w	r3, r2, r3
 80057ba:	4a09      	ldr	r2, [pc, #36]	@ (80057e0 <HAL_RCC_ClockConfig+0x1cc>)
 80057bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057be:	4b09      	ldr	r3, [pc, #36]	@ (80057e4 <HAL_RCC_ClockConfig+0x1d0>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fb ff5c 	bl	8001680 <HAL_InitTick>

  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40022000 	.word	0x40022000
 80057d8:	40021000 	.word	0x40021000
 80057dc:	08008a70 	.word	0x08008a70
 80057e0:	20000000 	.word	0x20000000
 80057e4:	20000004 	.word	0x20000004

080057e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	60fb      	str	r3, [r7, #12]
 80057f2:	2300      	movs	r3, #0
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]
 80057fa:	2300      	movs	r3, #0
 80057fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80057fe:	2300      	movs	r3, #0
 8005800:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005802:	4b1e      	ldr	r3, [pc, #120]	@ (800587c <HAL_RCC_GetSysClockFreq+0x94>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f003 030c 	and.w	r3, r3, #12
 800580e:	2b04      	cmp	r3, #4
 8005810:	d002      	beq.n	8005818 <HAL_RCC_GetSysClockFreq+0x30>
 8005812:	2b08      	cmp	r3, #8
 8005814:	d003      	beq.n	800581e <HAL_RCC_GetSysClockFreq+0x36>
 8005816:	e027      	b.n	8005868 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005818:	4b19      	ldr	r3, [pc, #100]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x98>)
 800581a:	613b      	str	r3, [r7, #16]
      break;
 800581c:	e027      	b.n	800586e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	0c9b      	lsrs	r3, r3, #18
 8005822:	f003 030f 	and.w	r3, r3, #15
 8005826:	4a17      	ldr	r2, [pc, #92]	@ (8005884 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005828:	5cd3      	ldrb	r3, [r2, r3]
 800582a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d010      	beq.n	8005858 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005836:	4b11      	ldr	r3, [pc, #68]	@ (800587c <HAL_RCC_GetSysClockFreq+0x94>)
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	0c5b      	lsrs	r3, r3, #17
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	4a11      	ldr	r2, [pc, #68]	@ (8005888 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005842:	5cd3      	ldrb	r3, [r2, r3]
 8005844:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a0d      	ldr	r2, [pc, #52]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x98>)
 800584a:	fb03 f202 	mul.w	r2, r3, r2
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	fbb2 f3f3 	udiv	r3, r2, r3
 8005854:	617b      	str	r3, [r7, #20]
 8005856:	e004      	b.n	8005862 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a0c      	ldr	r2, [pc, #48]	@ (800588c <HAL_RCC_GetSysClockFreq+0xa4>)
 800585c:	fb02 f303 	mul.w	r3, r2, r3
 8005860:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	613b      	str	r3, [r7, #16]
      break;
 8005866:	e002      	b.n	800586e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005868:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x98>)
 800586a:	613b      	str	r3, [r7, #16]
      break;
 800586c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800586e:	693b      	ldr	r3, [r7, #16]
}
 8005870:	4618      	mov	r0, r3
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	bc80      	pop	{r7}
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40021000 	.word	0x40021000
 8005880:	007a1200 	.word	0x007a1200
 8005884:	08008a88 	.word	0x08008a88
 8005888:	08008a98 	.word	0x08008a98
 800588c:	003d0900 	.word	0x003d0900

08005890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005894:	4b02      	ldr	r3, [pc, #8]	@ (80058a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005896:	681b      	ldr	r3, [r3, #0]
}
 8005898:	4618      	mov	r0, r3
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr
 80058a0:	20000000 	.word	0x20000000

080058a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058a8:	f7ff fff2 	bl	8005890 <HAL_RCC_GetHCLKFreq>
 80058ac:	4602      	mov	r2, r0
 80058ae:	4b05      	ldr	r3, [pc, #20]	@ (80058c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	0a1b      	lsrs	r3, r3, #8
 80058b4:	f003 0307 	and.w	r3, r3, #7
 80058b8:	4903      	ldr	r1, [pc, #12]	@ (80058c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058ba:	5ccb      	ldrb	r3, [r1, r3]
 80058bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	40021000 	.word	0x40021000
 80058c8:	08008a80 	.word	0x08008a80

080058cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058d0:	f7ff ffde 	bl	8005890 <HAL_RCC_GetHCLKFreq>
 80058d4:	4602      	mov	r2, r0
 80058d6:	4b05      	ldr	r3, [pc, #20]	@ (80058ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	0adb      	lsrs	r3, r3, #11
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	4903      	ldr	r1, [pc, #12]	@ (80058f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058e2:	5ccb      	ldrb	r3, [r1, r3]
 80058e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	40021000 	.word	0x40021000
 80058f0:	08008a80 	.word	0x08008a80

080058f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005928 <RCC_Delay+0x34>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a0a      	ldr	r2, [pc, #40]	@ (800592c <RCC_Delay+0x38>)
 8005902:	fba2 2303 	umull	r2, r3, r2, r3
 8005906:	0a5b      	lsrs	r3, r3, #9
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	fb02 f303 	mul.w	r3, r2, r3
 800590e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005910:	bf00      	nop
  }
  while (Delay --);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	1e5a      	subs	r2, r3, #1
 8005916:	60fa      	str	r2, [r7, #12]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1f9      	bne.n	8005910 <RCC_Delay+0x1c>
}
 800591c:	bf00      	nop
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	bc80      	pop	{r7}
 8005926:	4770      	bx	lr
 8005928:	20000000 	.word	0x20000000
 800592c:	10624dd3 	.word	0x10624dd3

08005930 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	613b      	str	r3, [r7, #16]
 800593c:	2300      	movs	r3, #0
 800593e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	2b00      	cmp	r3, #0
 800594a:	d07d      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800594c:	2300      	movs	r3, #0
 800594e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005950:	4b4f      	ldr	r3, [pc, #316]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10d      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800595c:	4b4c      	ldr	r3, [pc, #304]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	4a4b      	ldr	r2, [pc, #300]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005966:	61d3      	str	r3, [r2, #28]
 8005968:	4b49      	ldr	r3, [pc, #292]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800596a:	69db      	ldr	r3, [r3, #28]
 800596c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005970:	60bb      	str	r3, [r7, #8]
 8005972:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005974:	2301      	movs	r3, #1
 8005976:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005978:	4b46      	ldr	r3, [pc, #280]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005980:	2b00      	cmp	r3, #0
 8005982:	d118      	bne.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005984:	4b43      	ldr	r3, [pc, #268]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a42      	ldr	r2, [pc, #264]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800598a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800598e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005990:	f7fb feb8 	bl	8001704 <HAL_GetTick>
 8005994:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005996:	e008      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005998:	f7fb feb4 	bl	8001704 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b64      	cmp	r3, #100	@ 0x64
 80059a4:	d901      	bls.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e06d      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059aa:	4b3a      	ldr	r3, [pc, #232]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d0f0      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059b6:	4b36      	ldr	r3, [pc, #216]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d02e      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d027      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059d4:	4b2e      	ldr	r3, [pc, #184]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059d6:	6a1b      	ldr	r3, [r3, #32]
 80059d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059de:	4b2e      	ldr	r3, [pc, #184]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059e0:	2201      	movs	r2, #1
 80059e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059ea:	4a29      	ldr	r2, [pc, #164]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d014      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059fa:	f7fb fe83 	bl	8001704 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a00:	e00a      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a02:	f7fb fe7f 	bl	8001704 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d901      	bls.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e036      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a18:	4b1d      	ldr	r3, [pc, #116]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d0ee      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a24:	4b1a      	ldr	r3, [pc, #104]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	4917      	ldr	r1, [pc, #92]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a36:	7dfb      	ldrb	r3, [r7, #23]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d105      	bne.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a3c:	4b14      	ldr	r3, [pc, #80]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	4a13      	ldr	r2, [pc, #76]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d008      	beq.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a54:	4b0e      	ldr	r3, [pc, #56]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	490b      	ldr	r1, [pc, #44]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0310 	and.w	r3, r3, #16
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d008      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a72:	4b07      	ldr	r3, [pc, #28]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	4904      	ldr	r1, [pc, #16]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	40021000 	.word	0x40021000
 8005a94:	40007000 	.word	0x40007000
 8005a98:	42420440 	.word	0x42420440

08005a9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b088      	sub	sp, #32
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	61fb      	str	r3, [r7, #28]
 8005aac:	2300      	movs	r3, #0
 8005aae:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b10      	cmp	r3, #16
 8005abc:	d00a      	beq.n	8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2b10      	cmp	r3, #16
 8005ac2:	f200 808a 	bhi.w	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d045      	beq.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d075      	beq.n	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005ad2:	e082      	b.n	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005ad4:	4b46      	ldr	r3, [pc, #280]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005ada:	4b45      	ldr	r3, [pc, #276]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d07b      	beq.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	0c9b      	lsrs	r3, r3, #18
 8005aea:	f003 030f 	and.w	r3, r3, #15
 8005aee:	4a41      	ldr	r2, [pc, #260]	@ (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005af0:	5cd3      	ldrb	r3, [r2, r3]
 8005af2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d015      	beq.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005afe:	4b3c      	ldr	r3, [pc, #240]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	0c5b      	lsrs	r3, r3, #17
 8005b04:	f003 0301 	and.w	r3, r3, #1
 8005b08:	4a3b      	ldr	r2, [pc, #236]	@ (8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005b0a:	5cd3      	ldrb	r3, [r2, r3]
 8005b0c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00d      	beq.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005b18:	4a38      	ldr	r2, [pc, #224]	@ (8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	fb02 f303 	mul.w	r3, r2, r3
 8005b26:	61fb      	str	r3, [r7, #28]
 8005b28:	e004      	b.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	4a34      	ldr	r2, [pc, #208]	@ (8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005b2e:	fb02 f303 	mul.w	r3, r2, r3
 8005b32:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005b34:	4b2e      	ldr	r3, [pc, #184]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b40:	d102      	bne.n	8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	61bb      	str	r3, [r7, #24]
      break;
 8005b46:	e04a      	b.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	4a2d      	ldr	r2, [pc, #180]	@ (8005c04 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b52:	085b      	lsrs	r3, r3, #1
 8005b54:	61bb      	str	r3, [r7, #24]
      break;
 8005b56:	e042      	b.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005b58:	4b25      	ldr	r3, [pc, #148]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b68:	d108      	bne.n	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005b74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b78:	61bb      	str	r3, [r7, #24]
 8005b7a:	e01f      	b.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b86:	d109      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005b88:	4b19      	ldr	r3, [pc, #100]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d003      	beq.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005b94:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005b98:	61bb      	str	r3, [r7, #24]
 8005b9a:	e00f      	b.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ba2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ba6:	d11c      	bne.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005ba8:	4b11      	ldr	r3, [pc, #68]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d016      	beq.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005bb4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005bb8:	61bb      	str	r3, [r7, #24]
      break;
 8005bba:	e012      	b.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005bbc:	e011      	b.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005bbe:	f7ff fe85 	bl	80058cc <HAL_RCC_GetPCLK2Freq>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	0b9b      	lsrs	r3, r3, #14
 8005bca:	f003 0303 	and.w	r3, r3, #3
 8005bce:	3301      	adds	r3, #1
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd6:	61bb      	str	r3, [r7, #24]
      break;
 8005bd8:	e004      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e002      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005bde:	bf00      	nop
 8005be0:	e000      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005be2:	bf00      	nop
    }
  }
  return (frequency);
 8005be4:	69bb      	ldr	r3, [r7, #24]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3720      	adds	r7, #32
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	08008a9c 	.word	0x08008a9c
 8005bf8:	08008aac 	.word	0x08008aac
 8005bfc:	007a1200 	.word	0x007a1200
 8005c00:	003d0900 	.word	0x003d0900
 8005c04:	aaaaaaab 	.word	0xaaaaaaab

08005c08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e076      	b.n	8005d08 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d108      	bne.n	8005c34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c2a:	d009      	beq.n	8005c40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	61da      	str	r2, [r3, #28]
 8005c32:	e005      	b.n	8005c40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d106      	bne.n	8005c60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fb fa10 	bl	8001080 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c92:	431a      	orrs	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	431a      	orrs	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	431a      	orrs	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	699b      	ldr	r3, [r3, #24]
 8005cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc4:	ea42 0103 	orr.w	r1, r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ccc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	0c1a      	lsrs	r2, r3, #16
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f002 0204 	and.w	r2, r2, #4
 8005ce6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	69da      	ldr	r2, [r3, #28]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cf6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3708      	adds	r7, #8
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b08a      	sub	sp, #40	@ 0x28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
 8005d1c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d22:	f7fb fcef 	bl	8001704 <HAL_GetTick>
 8005d26:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d2e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005d36:	887b      	ldrh	r3, [r7, #2]
 8005d38:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d3a:	7ffb      	ldrb	r3, [r7, #31]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d00c      	beq.n	8005d5a <HAL_SPI_TransmitReceive+0x4a>
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d46:	d106      	bne.n	8005d56 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d102      	bne.n	8005d56 <HAL_SPI_TransmitReceive+0x46>
 8005d50:	7ffb      	ldrb	r3, [r7, #31]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d001      	beq.n	8005d5a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005d56:	2302      	movs	r3, #2
 8005d58:	e17f      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d005      	beq.n	8005d6c <HAL_SPI_TransmitReceive+0x5c>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d002      	beq.n	8005d6c <HAL_SPI_TransmitReceive+0x5c>
 8005d66:	887b      	ldrh	r3, [r7, #2]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d101      	bne.n	8005d70 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e174      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_SPI_TransmitReceive+0x6e>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e16d      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d003      	beq.n	8005d9a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2205      	movs	r2, #5
 8005d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	887a      	ldrh	r2, [r7, #2]
 8005daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	887a      	ldrh	r2, [r7, #2]
 8005db0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	887a      	ldrh	r2, [r7, #2]
 8005dbc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	887a      	ldrh	r2, [r7, #2]
 8005dc2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dda:	2b40      	cmp	r3, #64	@ 0x40
 8005ddc:	d007      	beq.n	8005dee <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005df6:	d17e      	bne.n	8005ef6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d002      	beq.n	8005e06 <HAL_SPI_TransmitReceive+0xf6>
 8005e00:	8afb      	ldrh	r3, [r7, #22]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d16c      	bne.n	8005ee0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e0a:	881a      	ldrh	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e16:	1c9a      	adds	r2, r3, #2
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	3b01      	subs	r3, #1
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e2a:	e059      	b.n	8005ee0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d11b      	bne.n	8005e72 <HAL_SPI_TransmitReceive+0x162>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d016      	beq.n	8005e72 <HAL_SPI_TransmitReceive+0x162>
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d113      	bne.n	8005e72 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e4e:	881a      	ldrh	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5a:	1c9a      	adds	r2, r3, #2
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3b01      	subs	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d119      	bne.n	8005eb4 <HAL_SPI_TransmitReceive+0x1a4>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d014      	beq.n	8005eb4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e94:	b292      	uxth	r2, r2
 8005e96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9c:	1c9a      	adds	r2, r3, #2
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005eb4:	f7fb fc26 	bl	8001704 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d80d      	bhi.n	8005ee0 <HAL_SPI_TransmitReceive+0x1d0>
 8005ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eca:	d009      	beq.n	8005ee0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e0bc      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1a0      	bne.n	8005e2c <HAL_SPI_TransmitReceive+0x11c>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d19b      	bne.n	8005e2c <HAL_SPI_TransmitReceive+0x11c>
 8005ef4:	e082      	b.n	8005ffc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d002      	beq.n	8005f04 <HAL_SPI_TransmitReceive+0x1f4>
 8005efe:	8afb      	ldrh	r3, [r7, #22]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d171      	bne.n	8005fe8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	7812      	ldrb	r2, [r2, #0]
 8005f10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	3b01      	subs	r3, #1
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f2a:	e05d      	b.n	8005fe8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d11c      	bne.n	8005f74 <HAL_SPI_TransmitReceive+0x264>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d017      	beq.n	8005f74 <HAL_SPI_TransmitReceive+0x264>
 8005f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d114      	bne.n	8005f74 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	330c      	adds	r3, #12
 8005f54:	7812      	ldrb	r2, [r2, #0]
 8005f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5c:	1c5a      	adds	r2, r3, #1
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f003 0301 	and.w	r3, r3, #1
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d119      	bne.n	8005fb6 <HAL_SPI_TransmitReceive+0x2a6>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d014      	beq.n	8005fb6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68da      	ldr	r2, [r3, #12]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f96:	b2d2      	uxtb	r2, r2
 8005f98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9e:	1c5a      	adds	r2, r3, #1
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	3b01      	subs	r3, #1
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005fb6:	f7fb fba5 	bl	8001704 <HAL_GetTick>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	6a3b      	ldr	r3, [r7, #32]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d803      	bhi.n	8005fce <HAL_SPI_TransmitReceive+0x2be>
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fcc:	d102      	bne.n	8005fd4 <HAL_SPI_TransmitReceive+0x2c4>
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d109      	bne.n	8005fe8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e038      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d19c      	bne.n	8005f2c <HAL_SPI_TransmitReceive+0x21c>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d197      	bne.n	8005f2c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ffc:	6a3a      	ldr	r2, [r7, #32]
 8005ffe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f000 fd35 	bl	8006a70 <SPI_EndRxTxTransaction>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d008      	beq.n	800601e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2220      	movs	r2, #32
 8006010:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e01d      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10a      	bne.n	800603c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006026:	2300      	movs	r3, #0
 8006028:	613b      	str	r3, [r7, #16]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	613b      	str	r3, [r7, #16]
 800603a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e000      	b.n	800605a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006058:	2300      	movs	r3, #0
  }
}
 800605a:	4618      	mov	r0, r3
 800605c:	3728      	adds	r7, #40	@ 0x28
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
	...

08006064 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	4613      	mov	r3, r2
 8006070:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b01      	cmp	r3, #1
 800607c:	d001      	beq.n	8006082 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800607e:	2302      	movs	r3, #2
 8006080:	e097      	b.n	80061b2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d002      	beq.n	800608e <HAL_SPI_Transmit_DMA+0x2a>
 8006088:	88fb      	ldrh	r3, [r7, #6]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d101      	bne.n	8006092 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e08f      	b.n	80061b2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_SPI_Transmit_DMA+0x3c>
 800609c:	2302      	movs	r3, #2
 800609e:	e088      	b.n	80061b2 <HAL_SPI_Transmit_DMA+0x14e>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2203      	movs	r2, #3
 80060ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	68ba      	ldr	r2, [r7, #8]
 80060ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	88fa      	ldrh	r2, [r7, #6]
 80060c0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	88fa      	ldrh	r2, [r7, #6]
 80060c6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060ee:	d10f      	bne.n	8006110 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800610e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006114:	4a29      	ldr	r2, [pc, #164]	@ (80061bc <HAL_SPI_Transmit_DMA+0x158>)
 8006116:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800611c:	4a28      	ldr	r2, [pc, #160]	@ (80061c0 <HAL_SPI_Transmit_DMA+0x15c>)
 800611e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006124:	4a27      	ldr	r2, [pc, #156]	@ (80061c4 <HAL_SPI_Transmit_DMA+0x160>)
 8006126:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800612c:	2200      	movs	r2, #0
 800612e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006138:	4619      	mov	r1, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	330c      	adds	r3, #12
 8006140:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006146:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006148:	f7fc f9c0 	bl	80024cc <HAL_DMA_Start_IT>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00b      	beq.n	800616a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006156:	f043 0210 	orr.w	r2, r3, #16
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e023      	b.n	80061b2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006174:	2b40      	cmp	r3, #64	@ 0x40
 8006176:	d007      	beq.n	8006188 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006186:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0220 	orr.w	r2, r2, #32
 800619e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0202 	orr.w	r2, r2, #2
 80061ae:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	080067ff 	.word	0x080067ff
 80061c0:	08006625 	.word	0x08006625
 80061c4:	08006853 	.word	0x08006853

080061c8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b086      	sub	sp, #24
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061dc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80061e4:	7dfb      	ldrb	r3, [r7, #23]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d00c      	beq.n	8006204 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061f0:	d106      	bne.n	8006200 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d102      	bne.n	8006200 <HAL_SPI_TransmitReceive_DMA+0x38>
 80061fa:	7dfb      	ldrb	r3, [r7, #23]
 80061fc:	2b04      	cmp	r3, #4
 80061fe:	d001      	beq.n	8006204 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006200:	2302      	movs	r3, #2
 8006202:	e0cf      	b.n	80063a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d005      	beq.n	8006216 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d002      	beq.n	8006216 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006210:	887b      	ldrh	r3, [r7, #2]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e0c4      	b.n	80063a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006220:	2b01      	cmp	r3, #1
 8006222:	d101      	bne.n	8006228 <HAL_SPI_TransmitReceive_DMA+0x60>
 8006224:	2302      	movs	r3, #2
 8006226:	e0bd      	b.n	80063a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006236:	b2db      	uxtb	r3, r3
 8006238:	2b04      	cmp	r3, #4
 800623a:	d003      	beq.n	8006244 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2205      	movs	r2, #5
 8006240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	887a      	ldrh	r2, [r7, #2]
 8006254:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	887a      	ldrh	r2, [r7, #2]
 800625a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	887a      	ldrh	r2, [r7, #2]
 8006266:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	887a      	ldrh	r2, [r7, #2]
 800626c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b04      	cmp	r3, #4
 8006284:	d108      	bne.n	8006298 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800628a:	4a48      	ldr	r2, [pc, #288]	@ (80063ac <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800628c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006292:	4a47      	ldr	r2, [pc, #284]	@ (80063b0 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8006294:	629a      	str	r2, [r3, #40]	@ 0x28
 8006296:	e007      	b.n	80062a8 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800629c:	4a45      	ldr	r2, [pc, #276]	@ (80063b4 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800629e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a4:	4a44      	ldr	r2, [pc, #272]	@ (80063b8 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80062a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ac:	4a43      	ldr	r2, [pc, #268]	@ (80063bc <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80062ae:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b4:	2200      	movs	r2, #0
 80062b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	330c      	adds	r3, #12
 80062c2:	4619      	mov	r1, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80062d0:	f7fc f8fc 	bl	80024cc <HAL_DMA_Start_IT>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00b      	beq.n	80062f2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062de:	f043 0210 	orr.w	r2, r3, #16
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e058      	b.n	80063a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f042 0201 	orr.w	r2, r2, #1
 8006300:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006306:	2200      	movs	r2, #0
 8006308:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800630e:	2200      	movs	r2, #0
 8006310:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006316:	2200      	movs	r2, #0
 8006318:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800631e:	2200      	movs	r2, #0
 8006320:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632a:	4619      	mov	r1, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	330c      	adds	r3, #12
 8006332:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006338:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800633a:	f7fc f8c7 	bl	80024cc <HAL_DMA_Start_IT>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00b      	beq.n	800635c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006348:	f043 0210 	orr.w	r2, r3, #16
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e023      	b.n	80063a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006366:	2b40      	cmp	r3, #64	@ 0x40
 8006368:	d007      	beq.n	800637a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006378:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f042 0220 	orr.w	r2, r2, #32
 8006390:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f042 0202 	orr.w	r2, r2, #2
 80063a0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	0800681b 	.word	0x0800681b
 80063b0:	080066cb 	.word	0x080066cb
 80063b4:	08006837 	.word	0x08006837
 80063b8:	08006771 	.word	0x08006771
 80063bc:	08006853 	.word	0x08006853

080063c0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	099b      	lsrs	r3, r3, #6
 80063dc:	f003 0301 	and.w	r3, r3, #1
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10f      	bne.n	8006404 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00a      	beq.n	8006404 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	099b      	lsrs	r3, r3, #6
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d004      	beq.n	8006404 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	4798      	blx	r3
    return;
 8006402:	e0be      	b.n	8006582 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	085b      	lsrs	r3, r3, #1
 8006408:	f003 0301 	and.w	r3, r3, #1
 800640c:	2b00      	cmp	r3, #0
 800640e:	d00a      	beq.n	8006426 <HAL_SPI_IRQHandler+0x66>
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	09db      	lsrs	r3, r3, #7
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b00      	cmp	r3, #0
 800641a:	d004      	beq.n	8006426 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	4798      	blx	r3
    return;
 8006424:	e0ad      	b.n	8006582 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	095b      	lsrs	r3, r3, #5
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b00      	cmp	r3, #0
 8006430:	d106      	bne.n	8006440 <HAL_SPI_IRQHandler+0x80>
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	099b      	lsrs	r3, r3, #6
 8006436:	f003 0301 	and.w	r3, r3, #1
 800643a:	2b00      	cmp	r3, #0
 800643c:	f000 80a1 	beq.w	8006582 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	095b      	lsrs	r3, r3, #5
 8006444:	f003 0301 	and.w	r3, r3, #1
 8006448:	2b00      	cmp	r3, #0
 800644a:	f000 809a 	beq.w	8006582 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	099b      	lsrs	r3, r3, #6
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d023      	beq.n	80064a2 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b03      	cmp	r3, #3
 8006464:	d011      	beq.n	800648a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800646a:	f043 0204 	orr.w	r2, r3, #4
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006472:	2300      	movs	r3, #0
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	e00b      	b.n	80064a2 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800648a:	2300      	movs	r3, #0
 800648c:	613b      	str	r3, [r7, #16]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	613b      	str	r3, [r7, #16]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	613b      	str	r3, [r7, #16]
 800649e:	693b      	ldr	r3, [r7, #16]
        return;
 80064a0:	e06f      	b.n	8006582 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	095b      	lsrs	r3, r3, #5
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d014      	beq.n	80064d8 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b2:	f043 0201 	orr.w	r2, r3, #1
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80064ba:	2300      	movs	r3, #0
 80064bc:	60fb      	str	r3, [r7, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	60fb      	str	r3, [r7, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d04f      	beq.n	8006580 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	685a      	ldr	r2, [r3, #4]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064ee:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	f003 0302 	and.w	r3, r3, #2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d104      	bne.n	800650c <HAL_SPI_IRQHandler+0x14c>
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d034      	beq.n	8006576 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685a      	ldr	r2, [r3, #4]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f022 0203 	bic.w	r2, r2, #3
 800651a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006520:	2b00      	cmp	r3, #0
 8006522:	d011      	beq.n	8006548 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006528:	4a17      	ldr	r2, [pc, #92]	@ (8006588 <HAL_SPI_IRQHandler+0x1c8>)
 800652a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006530:	4618      	mov	r0, r3
 8006532:	f7fc f867 	bl	8002604 <HAL_DMA_Abort_IT>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d005      	beq.n	8006548 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006540:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800654c:	2b00      	cmp	r3, #0
 800654e:	d016      	beq.n	800657e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006554:	4a0c      	ldr	r2, [pc, #48]	@ (8006588 <HAL_SPI_IRQHandler+0x1c8>)
 8006556:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800655c:	4618      	mov	r0, r3
 800655e:	f7fc f851 	bl	8002604 <HAL_DMA_Abort_IT>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00a      	beq.n	800657e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800656c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006574:	e003      	b.n	800657e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f83e 	bl	80065f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800657c:	e000      	b.n	8006580 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800657e:	bf00      	nop
    return;
 8006580:	bf00      	nop
  }
}
 8006582:	3720      	adds	r7, #32
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	08006893 	.word	0x08006893

0800658c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	bc80      	pop	{r7}
 800659c:	4770      	bx	lr

0800659e <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800659e:	b480      	push	{r7}
 80065a0:	b083      	sub	sp, #12
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80065a6:	bf00      	nop
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bc80      	pop	{r7}
 80065ae:	4770      	bx	lr

080065b0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	bc80      	pop	{r7}
 80065c0:	4770      	bx	lr

080065c2 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b083      	sub	sp, #12
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bc80      	pop	{r7}
 80065d2:	4770      	bx	lr

080065d4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80065dc:	bf00      	nop
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bc80      	pop	{r7}
 80065e4:	4770      	bx	lr

080065e6 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bc80      	pop	{r7}
 80065f6:	4770      	bx	lr

080065f8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	bc80      	pop	{r7}
 8006608:	4770      	bx	lr

0800660a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006618:	b2db      	uxtb	r3, r3
}
 800661a:	4618      	mov	r0, r3
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	bc80      	pop	{r7}
 8006622:	4770      	bx	lr

08006624 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006632:	f7fb f867 	bl	8001704 <HAL_GetTick>
 8006636:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b20      	cmp	r3, #32
 8006644:	d03b      	beq.n	80066be <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0220 	bic.w	r2, r2, #32
 8006654:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	685a      	ldr	r2, [r3, #4]
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0202 	bic.w	r2, r2, #2
 8006664:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	2164      	movs	r1, #100	@ 0x64
 800666a:	6978      	ldr	r0, [r7, #20]
 800666c:	f000 fa00 	bl	8006a70 <SPI_EndRxTxTransaction>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d005      	beq.n	8006682 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800667a:	f043 0220 	orr.w	r2, r3, #32
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10a      	bne.n	80066a0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800668a:	2300      	movs	r3, #0
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	60fb      	str	r3, [r7, #12]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	60fb      	str	r3, [r7, #12]
 800669e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	2200      	movs	r2, #0
 80066a4:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d003      	beq.n	80066be <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80066b6:	6978      	ldr	r0, [r7, #20]
 80066b8:	f7ff ff9e 	bl	80065f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80066bc:	e002      	b.n	80066c4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80066be:	6978      	ldr	r0, [r7, #20]
 80066c0:	f7ff ff64 	bl	800658c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b084      	sub	sp, #16
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d6:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066d8:	f7fb f814 	bl	8001704 <HAL_GetTick>
 80066dc:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0320 	and.w	r3, r3, #32
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d03b      	beq.n	8006764 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685a      	ldr	r2, [r3, #4]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 0220 	bic.w	r2, r2, #32
 80066fa:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10d      	bne.n	8006720 <SPI_DMAReceiveCplt+0x56>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800670c:	d108      	bne.n	8006720 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 0203 	bic.w	r2, r2, #3
 800671c:	605a      	str	r2, [r3, #4]
 800671e:	e007      	b.n	8006730 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0201 	bic.w	r2, r2, #1
 800672e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	2164      	movs	r1, #100	@ 0x64
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f000 f949 	bl	80069cc <SPI_EndRxTransaction>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d002      	beq.n	8006746 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2220      	movs	r2, #32
 8006744:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f7ff ff4b 	bl	80065f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006762:	e002      	b.n	800676a <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f7ff ff1a 	bl	800659e <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800677c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800677e:	f7fa ffc1 	bl	8001704 <HAL_GetTick>
 8006782:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0320 	and.w	r3, r3, #32
 800678e:	2b20      	cmp	r3, #32
 8006790:	d02f      	beq.n	80067f2 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0220 	bic.w	r2, r2, #32
 80067a0:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	2164      	movs	r1, #100	@ 0x64
 80067a6:	68f8      	ldr	r0, [r7, #12]
 80067a8:	f000 f962 	bl	8006a70 <SPI_EndRxTxTransaction>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d005      	beq.n	80067be <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067b6:	f043 0220 	orr.w	r2, r3, #32
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0203 	bic.w	r2, r2, #3
 80067cc:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2200      	movs	r2, #0
 80067d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f7ff ff04 	bl	80065f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80067f0:	e002      	b.n	80067f8 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f7ff fedc 	bl	80065b0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b084      	sub	sp, #16
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f7ff fed8 	bl	80065c2 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006812:	bf00      	nop
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800681a:	b580      	push	{r7, lr}
 800681c:	b084      	sub	sp, #16
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006826:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f7ff fed3 	bl	80065d4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800682e:	bf00      	nop
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b084      	sub	sp, #16
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006842:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f7ff fece 	bl	80065e6 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800684a:	bf00      	nop
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006852:	b580      	push	{r7, lr}
 8006854:	b084      	sub	sp, #16
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f022 0203 	bic.w	r2, r2, #3
 800686e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006874:	f043 0210 	orr.w	r2, r3, #16
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f7ff feb7 	bl	80065f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800688a:	bf00      	nop
 800688c:	3710      	adds	r7, #16
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006892:	b580      	push	{r7, lr}
 8006894:	b084      	sub	sp, #16
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f7ff fea3 	bl	80065f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068b2:	bf00      	nop
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
	...

080068bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b088      	sub	sp, #32
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	603b      	str	r3, [r7, #0]
 80068c8:	4613      	mov	r3, r2
 80068ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068cc:	f7fa ff1a 	bl	8001704 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d4:	1a9b      	subs	r3, r3, r2
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	4413      	add	r3, r2
 80068da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80068dc:	f7fa ff12 	bl	8001704 <HAL_GetTick>
 80068e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80068e2:	4b39      	ldr	r3, [pc, #228]	@ (80069c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	015b      	lsls	r3, r3, #5
 80068e8:	0d1b      	lsrs	r3, r3, #20
 80068ea:	69fa      	ldr	r2, [r7, #28]
 80068ec:	fb02 f303 	mul.w	r3, r2, r3
 80068f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068f2:	e054      	b.n	800699e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fa:	d050      	beq.n	800699e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068fc:	f7fa ff02 	bl	8001704 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	69fa      	ldr	r2, [r7, #28]
 8006908:	429a      	cmp	r2, r3
 800690a:	d902      	bls.n	8006912 <SPI_WaitFlagStateUntilTimeout+0x56>
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d13d      	bne.n	800698e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	685a      	ldr	r2, [r3, #4]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006920:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800692a:	d111      	bne.n	8006950 <SPI_WaitFlagStateUntilTimeout+0x94>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006934:	d004      	beq.n	8006940 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800693e:	d107      	bne.n	8006950 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800694e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006958:	d10f      	bne.n	800697a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006968:	601a      	str	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006978:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e017      	b.n	80069be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006994:	2300      	movs	r3, #0
 8006996:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	3b01      	subs	r3, #1
 800699c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689a      	ldr	r2, [r3, #8]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	4013      	ands	r3, r2
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	bf0c      	ite	eq
 80069ae:	2301      	moveq	r3, #1
 80069b0:	2300      	movne	r3, #0
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	461a      	mov	r2, r3
 80069b6:	79fb      	ldrb	r3, [r7, #7]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d19b      	bne.n	80068f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3720      	adds	r7, #32
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	20000000 	.word	0x20000000

080069cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b086      	sub	sp, #24
 80069d0:	af02      	add	r7, sp, #8
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069e0:	d111      	bne.n	8006a06 <SPI_EndRxTransaction+0x3a>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069ea:	d004      	beq.n	80069f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069f4:	d107      	bne.n	8006a06 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a04:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a0e:	d117      	bne.n	8006a40 <SPI_EndRxTransaction+0x74>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a18:	d112      	bne.n	8006a40 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	9300      	str	r3, [sp, #0]
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2200      	movs	r2, #0
 8006a22:	2101      	movs	r1, #1
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f7ff ff49 	bl	80068bc <SPI_WaitFlagStateUntilTimeout>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d01a      	beq.n	8006a66 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a34:	f043 0220 	orr.w	r2, r3, #32
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e013      	b.n	8006a68 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2200      	movs	r2, #0
 8006a48:	2180      	movs	r1, #128	@ 0x80
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7ff ff36 	bl	80068bc <SPI_WaitFlagStateUntilTimeout>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d007      	beq.n	8006a66 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5a:	f043 0220 	orr.w	r2, r3, #32
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e000      	b.n	8006a68 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af02      	add	r7, sp, #8
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	2201      	movs	r2, #1
 8006a84:	2102      	movs	r1, #2
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f7ff ff18 	bl	80068bc <SPI_WaitFlagStateUntilTimeout>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d007      	beq.n	8006aa2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a96:	f043 0220 	orr.w	r2, r3, #32
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e013      	b.n	8006aca <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2180      	movs	r1, #128	@ 0x80
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f7ff ff05 	bl	80068bc <SPI_WaitFlagStateUntilTimeout>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d007      	beq.n	8006ac8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006abc:	f043 0220 	orr.w	r2, r3, #32
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006ac4:	2303      	movs	r3, #3
 8006ac6:	e000      	b.n	8006aca <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b082      	sub	sp, #8
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e041      	b.n	8006b68 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d106      	bne.n	8006afe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f7fa fce1 	bl	80014c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2202      	movs	r2, #2
 8006b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	4619      	mov	r1, r3
 8006b10:	4610      	mov	r0, r2
 8006b12:	f000 fa5b 	bl	8006fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3708      	adds	r7, #8
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b085      	sub	sp, #20
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d001      	beq.n	8006b88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e03a      	b.n	8006bfe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68da      	ldr	r2, [r3, #12]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f042 0201 	orr.w	r2, r2, #1
 8006b9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a18      	ldr	r2, [pc, #96]	@ (8006c08 <HAL_TIM_Base_Start_IT+0x98>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d00e      	beq.n	8006bc8 <HAL_TIM_Base_Start_IT+0x58>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bb2:	d009      	beq.n	8006bc8 <HAL_TIM_Base_Start_IT+0x58>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a14      	ldr	r2, [pc, #80]	@ (8006c0c <HAL_TIM_Base_Start_IT+0x9c>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d004      	beq.n	8006bc8 <HAL_TIM_Base_Start_IT+0x58>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a13      	ldr	r2, [pc, #76]	@ (8006c10 <HAL_TIM_Base_Start_IT+0xa0>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d111      	bne.n	8006bec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f003 0307 	and.w	r3, r3, #7
 8006bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2b06      	cmp	r3, #6
 8006bd8:	d010      	beq.n	8006bfc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f042 0201 	orr.w	r2, r2, #1
 8006be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bea:	e007      	b.n	8006bfc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f042 0201 	orr.w	r2, r2, #1
 8006bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3714      	adds	r7, #20
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bc80      	pop	{r7}
 8006c06:	4770      	bx	lr
 8006c08:	40012c00 	.word	0x40012c00
 8006c0c:	40000400 	.word	0x40000400
 8006c10:	40000800 	.word	0x40000800

08006c14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d020      	beq.n	8006c78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d01b      	beq.n	8006c78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f06f 0202 	mvn.w	r2, #2
 8006c48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	f003 0303 	and.w	r3, r3, #3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d003      	beq.n	8006c66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f998 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006c64:	e005      	b.n	8006c72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f98b 	bl	8006f82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f000 f99a 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	f003 0304 	and.w	r3, r3, #4
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d020      	beq.n	8006cc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f003 0304 	and.w	r3, r3, #4
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d01b      	beq.n	8006cc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f06f 0204 	mvn.w	r2, #4
 8006c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2202      	movs	r2, #2
 8006c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d003      	beq.n	8006cb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 f972 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006cb0:	e005      	b.n	8006cbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f965 	bl	8006f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 f974 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	f003 0308 	and.w	r3, r3, #8
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d020      	beq.n	8006d10 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f003 0308 	and.w	r3, r3, #8
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d01b      	beq.n	8006d10 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f06f 0208 	mvn.w	r2, #8
 8006ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2204      	movs	r2, #4
 8006ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	69db      	ldr	r3, [r3, #28]
 8006cee:	f003 0303 	and.w	r3, r3, #3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f94c 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006cfc:	e005      	b.n	8006d0a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 f93f 	bl	8006f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 f94e 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	f003 0310 	and.w	r3, r3, #16
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d020      	beq.n	8006d5c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f003 0310 	and.w	r3, r3, #16
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d01b      	beq.n	8006d5c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f06f 0210 	mvn.w	r2, #16
 8006d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2208      	movs	r2, #8
 8006d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f926 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006d48:	e005      	b.n	8006d56 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f919 	bl	8006f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f928 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00c      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d007      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f06f 0201 	mvn.w	r2, #1
 8006d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7f9 fe08 	bl	8000990 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00c      	beq.n	8006da4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d007      	beq.n	8006da4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fa7f 	bl	80072a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00c      	beq.n	8006dc8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d007      	beq.n	8006dc8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 f8f8 	bl	8006fb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00c      	beq.n	8006dec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f003 0320 	and.w	r3, r3, #32
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d007      	beq.n	8006dec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f06f 0220 	mvn.w	r2, #32
 8006de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 fa52 	bl	8007290 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006dec:	bf00      	nop
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d101      	bne.n	8006e10 <HAL_TIM_ConfigClockSource+0x1c>
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	e0b4      	b.n	8006f7a <HAL_TIM_ConfigClockSource+0x186>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2202      	movs	r2, #2
 8006e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e48:	d03e      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0xd4>
 8006e4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e4e:	f200 8087 	bhi.w	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e56:	f000 8086 	beq.w	8006f66 <HAL_TIM_ConfigClockSource+0x172>
 8006e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e5e:	d87f      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e60:	2b70      	cmp	r3, #112	@ 0x70
 8006e62:	d01a      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0xa6>
 8006e64:	2b70      	cmp	r3, #112	@ 0x70
 8006e66:	d87b      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e68:	2b60      	cmp	r3, #96	@ 0x60
 8006e6a:	d050      	beq.n	8006f0e <HAL_TIM_ConfigClockSource+0x11a>
 8006e6c:	2b60      	cmp	r3, #96	@ 0x60
 8006e6e:	d877      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e70:	2b50      	cmp	r3, #80	@ 0x50
 8006e72:	d03c      	beq.n	8006eee <HAL_TIM_ConfigClockSource+0xfa>
 8006e74:	2b50      	cmp	r3, #80	@ 0x50
 8006e76:	d873      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e78:	2b40      	cmp	r3, #64	@ 0x40
 8006e7a:	d058      	beq.n	8006f2e <HAL_TIM_ConfigClockSource+0x13a>
 8006e7c:	2b40      	cmp	r3, #64	@ 0x40
 8006e7e:	d86f      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e80:	2b30      	cmp	r3, #48	@ 0x30
 8006e82:	d064      	beq.n	8006f4e <HAL_TIM_ConfigClockSource+0x15a>
 8006e84:	2b30      	cmp	r3, #48	@ 0x30
 8006e86:	d86b      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e88:	2b20      	cmp	r3, #32
 8006e8a:	d060      	beq.n	8006f4e <HAL_TIM_ConfigClockSource+0x15a>
 8006e8c:	2b20      	cmp	r3, #32
 8006e8e:	d867      	bhi.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d05c      	beq.n	8006f4e <HAL_TIM_ConfigClockSource+0x15a>
 8006e94:	2b10      	cmp	r3, #16
 8006e96:	d05a      	beq.n	8006f4e <HAL_TIM_ConfigClockSource+0x15a>
 8006e98:	e062      	b.n	8006f60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006eaa:	f000 f974 	bl	8007196 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ebc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	609a      	str	r2, [r3, #8]
      break;
 8006ec6:	e04f      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ed8:	f000 f95d 	bl	8007196 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	689a      	ldr	r2, [r3, #8]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006eea:	609a      	str	r2, [r3, #8]
      break;
 8006eec:	e03c      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006efa:	461a      	mov	r2, r3
 8006efc:	f000 f8d4 	bl	80070a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2150      	movs	r1, #80	@ 0x50
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 f92b 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006f0c:	e02c      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	f000 f8f2 	bl	8007104 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2160      	movs	r1, #96	@ 0x60
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 f91b 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006f2c:	e01c      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	f000 f8b4 	bl	80070a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2140      	movs	r1, #64	@ 0x40
 8006f46:	4618      	mov	r0, r3
 8006f48:	f000 f90b 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006f4c:	e00c      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4619      	mov	r1, r3
 8006f58:	4610      	mov	r0, r2
 8006f5a:	f000 f902 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006f5e:	e003      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	73fb      	strb	r3, [r7, #15]
      break;
 8006f64:	e000      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006f66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3710      	adds	r7, #16
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f82:	b480      	push	{r7}
 8006f84:	b083      	sub	sp, #12
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f8a:	bf00      	nop
 8006f8c:	370c      	adds	r7, #12
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bc80      	pop	{r7}
 8006f92:	4770      	bx	lr

08006f94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bc80      	pop	{r7}
 8006fa4:	4770      	bx	lr

08006fa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fa6:	b480      	push	{r7}
 8006fa8:	b083      	sub	sp, #12
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fae:	bf00      	nop
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bc80      	pop	{r7}
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bc80      	pop	{r7}
 8006fc8:	4770      	bx	lr
	...

08006fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a2f      	ldr	r2, [pc, #188]	@ (800709c <TIM_Base_SetConfig+0xd0>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d00b      	beq.n	8006ffc <TIM_Base_SetConfig+0x30>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fea:	d007      	beq.n	8006ffc <TIM_Base_SetConfig+0x30>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a2c      	ldr	r2, [pc, #176]	@ (80070a0 <TIM_Base_SetConfig+0xd4>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d003      	beq.n	8006ffc <TIM_Base_SetConfig+0x30>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80070a4 <TIM_Base_SetConfig+0xd8>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d108      	bne.n	800700e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	4313      	orrs	r3, r2
 800700c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a22      	ldr	r2, [pc, #136]	@ (800709c <TIM_Base_SetConfig+0xd0>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d00b      	beq.n	800702e <TIM_Base_SetConfig+0x62>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701c:	d007      	beq.n	800702e <TIM_Base_SetConfig+0x62>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a1f      	ldr	r2, [pc, #124]	@ (80070a0 <TIM_Base_SetConfig+0xd4>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d003      	beq.n	800702e <TIM_Base_SetConfig+0x62>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a1e      	ldr	r2, [pc, #120]	@ (80070a4 <TIM_Base_SetConfig+0xd8>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d108      	bne.n	8007040 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	689a      	ldr	r2, [r3, #8]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a0d      	ldr	r2, [pc, #52]	@ (800709c <TIM_Base_SetConfig+0xd0>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d103      	bne.n	8007074 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	691a      	ldr	r2, [r3, #16]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d005      	beq.n	8007092 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	f023 0201 	bic.w	r2, r3, #1
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	611a      	str	r2, [r3, #16]
  }
}
 8007092:	bf00      	nop
 8007094:	3714      	adds	r7, #20
 8007096:	46bd      	mov	sp, r7
 8007098:	bc80      	pop	{r7}
 800709a:	4770      	bx	lr
 800709c:	40012c00 	.word	0x40012c00
 80070a0:	40000400 	.word	0x40000400
 80070a4:	40000800 	.word	0x40000800

080070a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b087      	sub	sp, #28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	f023 0201 	bic.w	r2, r3, #1
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	f023 030a 	bic.w	r3, r3, #10
 80070e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	693a      	ldr	r2, [r7, #16]
 80070f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	697a      	ldr	r2, [r7, #20]
 80070f8:	621a      	str	r2, [r3, #32]
}
 80070fa:	bf00      	nop
 80070fc:	371c      	adds	r7, #28
 80070fe:	46bd      	mov	sp, r7
 8007100:	bc80      	pop	{r7}
 8007102:	4770      	bx	lr

08007104 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	60b9      	str	r1, [r7, #8]
 800710e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6a1b      	ldr	r3, [r3, #32]
 8007114:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	f023 0210 	bic.w	r2, r3, #16
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800712e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	031b      	lsls	r3, r3, #12
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	4313      	orrs	r3, r2
 8007138:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007140:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	4313      	orrs	r3, r2
 800714a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	621a      	str	r2, [r3, #32]
}
 8007158:	bf00      	nop
 800715a:	371c      	adds	r7, #28
 800715c:	46bd      	mov	sp, r7
 800715e:	bc80      	pop	{r7}
 8007160:	4770      	bx	lr

08007162 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007162:	b480      	push	{r7}
 8007164:	b085      	sub	sp, #20
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
 800716a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007178:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4313      	orrs	r3, r2
 8007180:	f043 0307 	orr.w	r3, r3, #7
 8007184:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	609a      	str	r2, [r3, #8]
}
 800718c:	bf00      	nop
 800718e:	3714      	adds	r7, #20
 8007190:	46bd      	mov	sp, r7
 8007192:	bc80      	pop	{r7}
 8007194:	4770      	bx	lr

08007196 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007196:	b480      	push	{r7}
 8007198:	b087      	sub	sp, #28
 800719a:	af00      	add	r7, sp, #0
 800719c:	60f8      	str	r0, [r7, #12]
 800719e:	60b9      	str	r1, [r7, #8]
 80071a0:	607a      	str	r2, [r7, #4]
 80071a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	021a      	lsls	r2, r3, #8
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	431a      	orrs	r2, r3
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	4313      	orrs	r3, r2
 80071be:	697a      	ldr	r2, [r7, #20]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	697a      	ldr	r2, [r7, #20]
 80071c8:	609a      	str	r2, [r3, #8]
}
 80071ca:	bf00      	nop
 80071cc:	371c      	adds	r7, #28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bc80      	pop	{r7}
 80071d2:	4770      	bx	lr

080071d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b085      	sub	sp, #20
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d101      	bne.n	80071ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071e8:	2302      	movs	r3, #2
 80071ea:	e046      	b.n	800727a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007212:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	4313      	orrs	r3, r2
 800721c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a16      	ldr	r2, [pc, #88]	@ (8007284 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d00e      	beq.n	800724e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007238:	d009      	beq.n	800724e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a12      	ldr	r2, [pc, #72]	@ (8007288 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d004      	beq.n	800724e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a10      	ldr	r2, [pc, #64]	@ (800728c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d10c      	bne.n	8007268 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007254:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	4313      	orrs	r3, r2
 800725e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr
 8007284:	40012c00 	.word	0x40012c00
 8007288:	40000400 	.word	0x40000400
 800728c:	40000800 	.word	0x40000800

08007290 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	bc80      	pop	{r7}
 80072a0:	4770      	bx	lr

080072a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b083      	sub	sp, #12
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072aa:	bf00      	nop
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bc80      	pop	{r7}
 80072b2:	4770      	bx	lr

080072b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e042      	b.n	800734c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7fa f940 	bl	8001560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2224      	movs	r2, #36	@ 0x24
 80072e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fc7f 	bl	8007bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	691a      	ldr	r2, [r3, #16]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800730c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	695a      	ldr	r2, [r3, #20]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800731c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68da      	ldr	r2, [r3, #12]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800732c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2220      	movs	r2, #32
 8007338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2220      	movs	r2, #32
 8007340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3708      	adds	r7, #8
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b0ba      	sub	sp, #232	@ 0xe8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	695b      	ldr	r3, [r3, #20]
 8007376:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800737a:	2300      	movs	r3, #0
 800737c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007380:	2300      	movs	r3, #0
 8007382:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800738a:	f003 030f 	and.w	r3, r3, #15
 800738e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007392:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10f      	bne.n	80073ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800739a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800739e:	f003 0320 	and.w	r3, r3, #32
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d009      	beq.n	80073ba <HAL_UART_IRQHandler+0x66>
 80073a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073aa:	f003 0320 	and.w	r3, r3, #32
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d003      	beq.n	80073ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fb63 	bl	8007a7e <UART_Receive_IT>
      return;
 80073b8:	e25b      	b.n	8007872 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80073ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 80de 	beq.w	8007580 <HAL_UART_IRQHandler+0x22c>
 80073c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d106      	bne.n	80073de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80073d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 80d1 	beq.w	8007580 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80073de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00b      	beq.n	8007402 <HAL_UART_IRQHandler+0xae>
 80073ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d005      	beq.n	8007402 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073fa:	f043 0201 	orr.w	r2, r3, #1
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007406:	f003 0304 	and.w	r3, r3, #4
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00b      	beq.n	8007426 <HAL_UART_IRQHandler+0xd2>
 800740e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b00      	cmp	r3, #0
 8007418:	d005      	beq.n	8007426 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800741e:	f043 0202 	orr.w	r2, r3, #2
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800742a:	f003 0302 	and.w	r3, r3, #2
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00b      	beq.n	800744a <HAL_UART_IRQHandler+0xf6>
 8007432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b00      	cmp	r3, #0
 800743c:	d005      	beq.n	800744a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007442:	f043 0204 	orr.w	r2, r3, #4
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800744a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800744e:	f003 0308 	and.w	r3, r3, #8
 8007452:	2b00      	cmp	r3, #0
 8007454:	d011      	beq.n	800747a <HAL_UART_IRQHandler+0x126>
 8007456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800745a:	f003 0320 	and.w	r3, r3, #32
 800745e:	2b00      	cmp	r3, #0
 8007460:	d105      	bne.n	800746e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d005      	beq.n	800747a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007472:	f043 0208 	orr.w	r2, r3, #8
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747e:	2b00      	cmp	r3, #0
 8007480:	f000 81f2 	beq.w	8007868 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007488:	f003 0320 	and.w	r3, r3, #32
 800748c:	2b00      	cmp	r3, #0
 800748e:	d008      	beq.n	80074a2 <HAL_UART_IRQHandler+0x14e>
 8007490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007494:	f003 0320 	and.w	r3, r3, #32
 8007498:	2b00      	cmp	r3, #0
 800749a:	d002      	beq.n	80074a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 faee 	bl	8007a7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	695b      	ldr	r3, [r3, #20]
 80074a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	bf14      	ite	ne
 80074b0:	2301      	movne	r3, #1
 80074b2:	2300      	moveq	r3, #0
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074be:	f003 0308 	and.w	r3, r3, #8
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d103      	bne.n	80074ce <HAL_UART_IRQHandler+0x17a>
 80074c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d04f      	beq.n	800756e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f9f8 	bl	80078c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	695b      	ldr	r3, [r3, #20]
 80074da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d041      	beq.n	8007566 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	3314      	adds	r3, #20
 80074e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80074f0:	e853 3f00 	ldrex	r3, [r3]
 80074f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80074f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80074fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007500:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3314      	adds	r3, #20
 800750a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800750e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007512:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007516:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800751a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800751e:	e841 2300 	strex	r3, r2, [r1]
 8007522:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1d9      	bne.n	80074e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007532:	2b00      	cmp	r3, #0
 8007534:	d013      	beq.n	800755e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753a:	4a7e      	ldr	r2, [pc, #504]	@ (8007734 <HAL_UART_IRQHandler+0x3e0>)
 800753c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007542:	4618      	mov	r0, r3
 8007544:	f7fb f85e 	bl	8002604 <HAL_DMA_Abort_IT>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d016      	beq.n	800757c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007558:	4610      	mov	r0, r2
 800755a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800755c:	e00e      	b.n	800757c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f99c 	bl	800789c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007564:	e00a      	b.n	800757c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f998 	bl	800789c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800756c:	e006      	b.n	800757c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f994 	bl	800789c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800757a:	e175      	b.n	8007868 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757c:	bf00      	nop
    return;
 800757e:	e173      	b.n	8007868 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007584:	2b01      	cmp	r3, #1
 8007586:	f040 814f 	bne.w	8007828 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800758a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758e:	f003 0310 	and.w	r3, r3, #16
 8007592:	2b00      	cmp	r3, #0
 8007594:	f000 8148 	beq.w	8007828 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800759c:	f003 0310 	and.w	r3, r3, #16
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f000 8141 	beq.w	8007828 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075a6:	2300      	movs	r3, #0
 80075a8:	60bb      	str	r3, [r7, #8]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	60bb      	str	r3, [r7, #8]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	60bb      	str	r3, [r7, #8]
 80075ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 80b6 	beq.w	8007738 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80075d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 8145 	beq.w	800786c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075ea:	429a      	cmp	r2, r3
 80075ec:	f080 813e 	bcs.w	800786c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	2b20      	cmp	r3, #32
 8007600:	f000 8088 	beq.w	8007714 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	330c      	adds	r3, #12
 800760a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800761a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800761e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007622:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	330c      	adds	r3, #12
 800762c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007630:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007634:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007638:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800763c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007640:	e841 2300 	strex	r3, r2, [r1]
 8007644:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007648:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800764c:	2b00      	cmp	r3, #0
 800764e:	d1d9      	bne.n	8007604 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3314      	adds	r3, #20
 8007656:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007660:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007662:	f023 0301 	bic.w	r3, r3, #1
 8007666:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3314      	adds	r3, #20
 8007670:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007674:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007678:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800767c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007680:	e841 2300 	strex	r3, r2, [r1]
 8007684:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007686:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e1      	bne.n	8007650 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3314      	adds	r3, #20
 8007692:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800769c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800769e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	3314      	adds	r3, #20
 80076ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80076b0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076b2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80076be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e3      	bne.n	800768c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	330c      	adds	r3, #12
 80076d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076dc:	e853 3f00 	ldrex	r3, [r3]
 80076e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076e4:	f023 0310 	bic.w	r3, r3, #16
 80076e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	330c      	adds	r3, #12
 80076f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80076f6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80076f8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80076fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007704:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e3      	bne.n	80076d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800770e:	4618      	mov	r0, r3
 8007710:	f7fa ff3c 	bl	800258c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2202      	movs	r2, #2
 8007718:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007722:	b29b      	uxth	r3, r3
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	b29b      	uxth	r3, r3
 8007728:	4619      	mov	r1, r3
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 f8bf 	bl	80078ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007730:	e09c      	b.n	800786c <HAL_UART_IRQHandler+0x518>
 8007732:	bf00      	nop
 8007734:	08007989 	.word	0x08007989
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007740:	b29b      	uxth	r3, r3
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 808e 	beq.w	8007870 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007754:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 8089 	beq.w	8007870 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	330c      	adds	r3, #12
 8007764:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800776e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007770:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007774:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	330c      	adds	r3, #12
 800777e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007782:	647a      	str	r2, [r7, #68]	@ 0x44
 8007784:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007786:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007788:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800778a:	e841 2300 	strex	r3, r2, [r1]
 800778e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1e3      	bne.n	800775e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3314      	adds	r3, #20
 800779c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	623b      	str	r3, [r7, #32]
   return(result);
 80077a6:	6a3b      	ldr	r3, [r7, #32]
 80077a8:	f023 0301 	bic.w	r3, r3, #1
 80077ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3314      	adds	r3, #20
 80077b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80077ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80077bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077c2:	e841 2300 	strex	r3, r2, [r1]
 80077c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1e3      	bne.n	8007796 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2220      	movs	r2, #32
 80077d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	330c      	adds	r3, #12
 80077e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	e853 3f00 	ldrex	r3, [r3]
 80077ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0310 	bic.w	r3, r3, #16
 80077f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	330c      	adds	r3, #12
 80077fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007800:	61fa      	str	r2, [r7, #28]
 8007802:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	69b9      	ldr	r1, [r7, #24]
 8007806:	69fa      	ldr	r2, [r7, #28]
 8007808:	e841 2300 	strex	r3, r2, [r1]
 800780c:	617b      	str	r3, [r7, #20]
   return(result);
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1e3      	bne.n	80077dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2202      	movs	r2, #2
 8007818:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800781a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800781e:	4619      	mov	r1, r3
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 f844 	bl	80078ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007826:	e023      	b.n	8007870 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800782c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007830:	2b00      	cmp	r3, #0
 8007832:	d009      	beq.n	8007848 <HAL_UART_IRQHandler+0x4f4>
 8007834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800783c:	2b00      	cmp	r3, #0
 800783e:	d003      	beq.n	8007848 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 f8b5 	bl	80079b0 <UART_Transmit_IT>
    return;
 8007846:	e014      	b.n	8007872 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800784c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007850:	2b00      	cmp	r3, #0
 8007852:	d00e      	beq.n	8007872 <HAL_UART_IRQHandler+0x51e>
 8007854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800785c:	2b00      	cmp	r3, #0
 800785e:	d008      	beq.n	8007872 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f8f4 	bl	8007a4e <UART_EndTransmit_IT>
    return;
 8007866:	e004      	b.n	8007872 <HAL_UART_IRQHandler+0x51e>
    return;
 8007868:	bf00      	nop
 800786a:	e002      	b.n	8007872 <HAL_UART_IRQHandler+0x51e>
      return;
 800786c:	bf00      	nop
 800786e:	e000      	b.n	8007872 <HAL_UART_IRQHandler+0x51e>
      return;
 8007870:	bf00      	nop
  }
}
 8007872:	37e8      	adds	r7, #232	@ 0xe8
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	bc80      	pop	{r7}
 8007888:	4770      	bx	lr

0800788a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800788a:	b480      	push	{r7}
 800788c:	b083      	sub	sp, #12
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007892:	bf00      	nop
 8007894:	370c      	adds	r7, #12
 8007896:	46bd      	mov	sp, r7
 8007898:	bc80      	pop	{r7}
 800789a:	4770      	bx	lr

0800789c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bc80      	pop	{r7}
 80078ac:	4770      	bx	lr

080078ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b083      	sub	sp, #12
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
 80078b6:	460b      	mov	r3, r1
 80078b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078ba:	bf00      	nop
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	bc80      	pop	{r7}
 80078c2:	4770      	bx	lr

080078c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b095      	sub	sp, #84	@ 0x54
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	330c      	adds	r3, #12
 80078d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078d6:	e853 3f00 	ldrex	r3, [r3]
 80078da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	330c      	adds	r3, #12
 80078ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80078ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078f4:	e841 2300 	strex	r3, r2, [r1]
 80078f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1e5      	bne.n	80078cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3314      	adds	r3, #20
 8007906:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	e853 3f00 	ldrex	r3, [r3]
 800790e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	f023 0301 	bic.w	r3, r3, #1
 8007916:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	3314      	adds	r3, #20
 800791e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007920:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007922:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007928:	e841 2300 	strex	r3, r2, [r1]
 800792c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800792e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1e5      	bne.n	8007900 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007938:	2b01      	cmp	r3, #1
 800793a:	d119      	bne.n	8007970 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	330c      	adds	r3, #12
 8007942:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	e853 3f00 	ldrex	r3, [r3]
 800794a:	60bb      	str	r3, [r7, #8]
   return(result);
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	f023 0310 	bic.w	r3, r3, #16
 8007952:	647b      	str	r3, [r7, #68]	@ 0x44
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	330c      	adds	r3, #12
 800795a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800795c:	61ba      	str	r2, [r7, #24]
 800795e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007960:	6979      	ldr	r1, [r7, #20]
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	e841 2300 	strex	r3, r2, [r1]
 8007968:	613b      	str	r3, [r7, #16]
   return(result);
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1e5      	bne.n	800793c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2220      	movs	r2, #32
 8007974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800797e:	bf00      	nop
 8007980:	3754      	adds	r7, #84	@ 0x54
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr

08007988 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007994:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2200      	movs	r2, #0
 80079a0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f7ff ff7a 	bl	800789c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079a8:	bf00      	nop
 80079aa:	3710      	adds	r7, #16
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	2b21      	cmp	r3, #33	@ 0x21
 80079c2:	d13e      	bne.n	8007a42 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079cc:	d114      	bne.n	80079f8 <UART_Transmit_IT+0x48>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d110      	bne.n	80079f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	881b      	ldrh	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a1b      	ldr	r3, [r3, #32]
 80079f0:	1c9a      	adds	r2, r3, #2
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	621a      	str	r2, [r3, #32]
 80079f6:	e008      	b.n	8007a0a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	1c59      	adds	r1, r3, #1
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6211      	str	r1, [r2, #32]
 8007a02:	781a      	ldrb	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	3b01      	subs	r3, #1
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	4619      	mov	r1, r3
 8007a18:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d10f      	bne.n	8007a3e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a2c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68da      	ldr	r2, [r3, #12]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a3c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e000      	b.n	8007a44 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a42:	2302      	movs	r3, #2
  }
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3714      	adds	r7, #20
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bc80      	pop	{r7}
 8007a4c:	4770      	bx	lr

08007a4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	68da      	ldr	r2, [r3, #12]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2220      	movs	r2, #32
 8007a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f7ff ff02 	bl	8007878 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3708      	adds	r7, #8
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b08c      	sub	sp, #48	@ 0x30
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	2b22      	cmp	r3, #34	@ 0x22
 8007a90:	f040 80ae 	bne.w	8007bf0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a9c:	d117      	bne.n	8007ace <UART_Receive_IT+0x50>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d113      	bne.n	8007ace <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aae:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007abc:	b29a      	uxth	r2, r3
 8007abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac6:	1c9a      	adds	r2, r3, #2
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	629a      	str	r2, [r3, #40]	@ 0x28
 8007acc:	e026      	b.n	8007b1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ae0:	d007      	beq.n	8007af2 <UART_Receive_IT+0x74>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10a      	bne.n	8007b00 <UART_Receive_IT+0x82>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d106      	bne.n	8007b00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	b2da      	uxtb	r2, r3
 8007afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afc:	701a      	strb	r2, [r3, #0]
 8007afe:	e008      	b.n	8007b12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	4619      	mov	r1, r3
 8007b2a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d15d      	bne.n	8007bec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68da      	ldr	r2, [r3, #12]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f022 0220 	bic.w	r2, r2, #32
 8007b3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68da      	ldr	r2, [r3, #12]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	695a      	ldr	r2, [r3, #20]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0201 	bic.w	r2, r2, #1
 8007b5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2220      	movs	r2, #32
 8007b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d135      	bne.n	8007be2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	330c      	adds	r3, #12
 8007b82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	e853 3f00 	ldrex	r3, [r3]
 8007b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	f023 0310 	bic.w	r3, r3, #16
 8007b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	330c      	adds	r3, #12
 8007b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b9c:	623a      	str	r2, [r7, #32]
 8007b9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba0:	69f9      	ldr	r1, [r7, #28]
 8007ba2:	6a3a      	ldr	r2, [r7, #32]
 8007ba4:	e841 2300 	strex	r3, r2, [r1]
 8007ba8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1e5      	bne.n	8007b7c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f003 0310 	and.w	r3, r3, #16
 8007bba:	2b10      	cmp	r3, #16
 8007bbc:	d10a      	bne.n	8007bd4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	60fb      	str	r3, [r7, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	60fb      	str	r3, [r7, #12]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	60fb      	str	r3, [r7, #12]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bd8:	4619      	mov	r1, r3
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f7ff fe67 	bl	80078ae <HAL_UARTEx_RxEventCallback>
 8007be0:	e002      	b.n	8007be8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7ff fe51 	bl	800788a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007be8:	2300      	movs	r3, #0
 8007bea:	e002      	b.n	8007bf2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007bec:	2300      	movs	r3, #0
 8007bee:	e000      	b.n	8007bf2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007bf0:	2302      	movs	r3, #2
  }
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3730      	adds	r7, #48	@ 0x30
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
	...

08007bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68da      	ldr	r2, [r3, #12]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	430a      	orrs	r2, r1
 8007c18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	689a      	ldr	r2, [r3, #8]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	431a      	orrs	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	695b      	ldr	r3, [r3, #20]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68db      	ldr	r3, [r3, #12]
 8007c32:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007c36:	f023 030c 	bic.w	r3, r3, #12
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	6812      	ldr	r2, [r2, #0]
 8007c3e:	68b9      	ldr	r1, [r7, #8]
 8007c40:	430b      	orrs	r3, r1
 8007c42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	699a      	ldr	r2, [r3, #24]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	430a      	orrs	r2, r1
 8007c58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a2c      	ldr	r2, [pc, #176]	@ (8007d10 <UART_SetConfig+0x114>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d103      	bne.n	8007c6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007c64:	f7fd fe32 	bl	80058cc <HAL_RCC_GetPCLK2Freq>
 8007c68:	60f8      	str	r0, [r7, #12]
 8007c6a:	e002      	b.n	8007c72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c6c:	f7fd fe1a 	bl	80058a4 <HAL_RCC_GetPCLK1Freq>
 8007c70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	4613      	mov	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	4413      	add	r3, r2
 8007c7a:	009a      	lsls	r2, r3, #2
 8007c7c:	441a      	add	r2, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c88:	4a22      	ldr	r2, [pc, #136]	@ (8007d14 <UART_SetConfig+0x118>)
 8007c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8e:	095b      	lsrs	r3, r3, #5
 8007c90:	0119      	lsls	r1, r3, #4
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	4613      	mov	r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	009a      	lsls	r2, r3, #2
 8007c9c:	441a      	add	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8007d14 <UART_SetConfig+0x118>)
 8007caa:	fba3 0302 	umull	r0, r3, r3, r2
 8007cae:	095b      	lsrs	r3, r3, #5
 8007cb0:	2064      	movs	r0, #100	@ 0x64
 8007cb2:	fb00 f303 	mul.w	r3, r0, r3
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	011b      	lsls	r3, r3, #4
 8007cba:	3332      	adds	r3, #50	@ 0x32
 8007cbc:	4a15      	ldr	r2, [pc, #84]	@ (8007d14 <UART_SetConfig+0x118>)
 8007cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc2:	095b      	lsrs	r3, r3, #5
 8007cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007cc8:	4419      	add	r1, r3
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	4613      	mov	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4413      	add	r3, r2
 8007cd2:	009a      	lsls	r2, r3, #2
 8007cd4:	441a      	add	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8007d14 <UART_SetConfig+0x118>)
 8007ce2:	fba3 0302 	umull	r0, r3, r3, r2
 8007ce6:	095b      	lsrs	r3, r3, #5
 8007ce8:	2064      	movs	r0, #100	@ 0x64
 8007cea:	fb00 f303 	mul.w	r3, r0, r3
 8007cee:	1ad3      	subs	r3, r2, r3
 8007cf0:	011b      	lsls	r3, r3, #4
 8007cf2:	3332      	adds	r3, #50	@ 0x32
 8007cf4:	4a07      	ldr	r2, [pc, #28]	@ (8007d14 <UART_SetConfig+0x118>)
 8007cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8007cfa:	095b      	lsrs	r3, r3, #5
 8007cfc:	f003 020f 	and.w	r2, r3, #15
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	440a      	add	r2, r1
 8007d06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007d08:	bf00      	nop
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	40013800 	.word	0x40013800
 8007d14:	51eb851f 	.word	0x51eb851f

08007d18 <OLED_Init>:
  * @function: void OLED_Init(void)
  * @description: OLED初始化
  * @return {*}
  */
 void OLED_Init(void)
 {
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0

     uint8_t i = 0;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	71fb      	strb	r3, [r7, #7]
     for(i=0; i<23; i++)
 8007d22:	2300      	movs	r3, #0
 8007d24:	71fb      	strb	r3, [r7, #7]
 8007d26:	e008      	b.n	8007d3a <OLED_Init+0x22>
     {
         Oled_WriteCommand(init_cmds[i]);
 8007d28:	79fb      	ldrb	r3, [r7, #7]
 8007d2a:	4a08      	ldr	r2, [pc, #32]	@ (8007d4c <OLED_Init+0x34>)
 8007d2c:	5cd3      	ldrb	r3, [r2, r3]
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f000 f80e 	bl	8007d50 <Oled_WriteCommand>
     for(i=0; i<23; i++)
 8007d34:	79fb      	ldrb	r3, [r7, #7]
 8007d36:	3301      	adds	r3, #1
 8007d38:	71fb      	strb	r3, [r7, #7]
 8007d3a:	79fb      	ldrb	r3, [r7, #7]
 8007d3c:	2b16      	cmp	r3, #22
 8007d3e:	d9f3      	bls.n	8007d28 <OLED_Init+0x10>
     }
     OLED_Clear();
 8007d40:	f000 f82c 	bl	8007d9c <OLED_Clear>
 }
 8007d44:	bf00      	nop
 8007d46:	3708      	adds	r7, #8
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	2000000c 	.word	0x2000000c

08007d50 <Oled_WriteCommand>:
  * @description: 向设备写控制命令
  * @param {uint8_t} cmd 芯片手册规定的命令
  * @return {*}
  */
 void Oled_WriteCommand(uint8_t cmd)
 {
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	4603      	mov	r3, r0
 8007d58:	71fb      	strb	r3, [r7, #7]
     HAL_I2C_WriteCommand(&hi2c1, OLED_I2C_ADDRESS, OLED_CMD, cmd);
 8007d5a:	79fb      	ldrb	r3, [r7, #7]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	213c      	movs	r1, #60	@ 0x3c
 8007d60:	4803      	ldr	r0, [pc, #12]	@ (8007d70 <Oled_WriteCommand+0x20>)
 8007d62:	f7f8 fcbd 	bl	80006e0 <HAL_I2C_WriteCommand>
 }
 8007d66:	bf00      	nop
 8007d68:	3708      	adds	r7, #8
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	20000108 	.word	0x20000108

08007d74 <Oled_WriteData>:
  * @description: 向设备写控制数据
  * @param {uint8_t} data 数据
  * @return {*}
  */
 void Oled_WriteData(uint8_t data)
 {
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af02      	add	r7, sp, #8
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	71fb      	strb	r3, [r7, #7]
     HAL_I2C_WriteData(&hi2c1 ,OLED_I2C_ADDRESS,OLED_DATA,&data,1);
 8007d7e:	1dfb      	adds	r3, r7, #7
 8007d80:	2201      	movs	r2, #1
 8007d82:	9200      	str	r2, [sp, #0]
 8007d84:	2240      	movs	r2, #64	@ 0x40
 8007d86:	213c      	movs	r1, #60	@ 0x3c
 8007d88:	4803      	ldr	r0, [pc, #12]	@ (8007d98 <Oled_WriteData+0x24>)
 8007d8a:	f7f8 fcd1 	bl	8000730 <HAL_I2C_WriteData>
 }
 8007d8e:	bf00      	nop
 8007d90:	3708      	adds	r7, #8
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	20000108 	.word	0x20000108

08007d9c <OLED_Clear>:
  * @function: OLED_Clear(void)
  * @description: 清屏,整个屏幕是黑色的!和没点亮一样!!!
  * @return {*}
  */
 void OLED_Clear(void)
 {
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
     uint8_t i,n;
     for(i=0;i<8;i++)
 8007da2:	2300      	movs	r3, #0
 8007da4:	71fb      	strb	r3, [r7, #7]
 8007da6:	e01e      	b.n	8007de6 <OLED_Clear+0x4a>
     {
         Oled_WriteCommand (0xb0+i);    //设置页地址（0~7）
 8007da8:	79fb      	ldrb	r3, [r7, #7]
 8007daa:	3b50      	subs	r3, #80	@ 0x50
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7ff ffce 	bl	8007d50 <Oled_WriteCommand>
         Oled_WriteCommand(0x00);      //设置显示位置—列低地址
 8007db4:	2000      	movs	r0, #0
 8007db6:	f7ff ffcb 	bl	8007d50 <Oled_WriteCommand>
         Oled_WriteCommand(0x10);      //设置显示位置—列高地址
 8007dba:	2010      	movs	r0, #16
 8007dbc:	f7ff ffc8 	bl	8007d50 <Oled_WriteCommand>
         Oled_WriteCommand(0x2e);
 8007dc0:	202e      	movs	r0, #46	@ 0x2e
 8007dc2:	f7ff ffc5 	bl	8007d50 <Oled_WriteCommand>
         for(n=0;n<128;n++)
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	71bb      	strb	r3, [r7, #6]
 8007dca:	e005      	b.n	8007dd8 <OLED_Clear+0x3c>
             Oled_WriteData(0);
 8007dcc:	2000      	movs	r0, #0
 8007dce:	f7ff ffd1 	bl	8007d74 <Oled_WriteData>
         for(n=0;n<128;n++)
 8007dd2:	79bb      	ldrb	r3, [r7, #6]
 8007dd4:	3301      	adds	r3, #1
 8007dd6:	71bb      	strb	r3, [r7, #6]
 8007dd8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	daf5      	bge.n	8007dcc <OLED_Clear+0x30>
     for(i=0;i<8;i++)
 8007de0:	79fb      	ldrb	r3, [r7, #7]
 8007de2:	3301      	adds	r3, #1
 8007de4:	71fb      	strb	r3, [r7, #7]
 8007de6:	79fb      	ldrb	r3, [r7, #7]
 8007de8:	2b07      	cmp	r3, #7
 8007dea:	d9dd      	bls.n	8007da8 <OLED_Clear+0xc>
     }
 }
 8007dec:	bf00      	nop
 8007dee:	bf00      	nop
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <OLED_Set_Pos>:
  * @description: 坐标设置
  * @param {uint8_t} x,y
  * @return {*}
  */
 void OLED_Set_Pos(uint8_t x, uint8_t y)
 {
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	460a      	mov	r2, r1
 8007e00:	71fb      	strb	r3, [r7, #7]
 8007e02:	4613      	mov	r3, r2
 8007e04:	71bb      	strb	r3, [r7, #6]
     Oled_WriteCommand(0xb0+y);    //设置页地址（0~7）
 8007e06:	79bb      	ldrb	r3, [r7, #6]
 8007e08:	3b50      	subs	r3, #80	@ 0x50
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7ff ff9f 	bl	8007d50 <Oled_WriteCommand>
     Oled_WriteCommand(((x&0xf0)>>4)|0x10); //设置显示位置—列高地址
 8007e12:	79fb      	ldrb	r3, [r7, #7]
 8007e14:	091b      	lsrs	r3, r3, #4
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	f043 0310 	orr.w	r3, r3, #16
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7ff ff96 	bl	8007d50 <Oled_WriteCommand>
     Oled_WriteCommand(x&0x0f);    //设置显示位置—列低地址
 8007e24:	79fb      	ldrb	r3, [r7, #7]
 8007e26:	f003 030f 	and.w	r3, r3, #15
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7ff ff8f 	bl	8007d50 <Oled_WriteCommand>
 }
 8007e32:	bf00      	nop
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
	...

08007e3c <OLED_ShowChar>:
  * @param {uint8_t} Char_Size待显示字符的字体大小,选择字体 16/12
  * @param {uint8_t} Color_Turn是否反相显示(1反相、0不反相)
  * @return {*}
  */
 void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size,uint8_t Color_Turn)
 {
 8007e3c:	b590      	push	{r4, r7, lr}
 8007e3e:	b085      	sub	sp, #20
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	4604      	mov	r4, r0
 8007e44:	4608      	mov	r0, r1
 8007e46:	4611      	mov	r1, r2
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4623      	mov	r3, r4
 8007e4c:	71fb      	strb	r3, [r7, #7]
 8007e4e:	4603      	mov	r3, r0
 8007e50:	71bb      	strb	r3, [r7, #6]
 8007e52:	460b      	mov	r3, r1
 8007e54:	717b      	strb	r3, [r7, #5]
 8007e56:	4613      	mov	r3, r2
 8007e58:	713b      	strb	r3, [r7, #4]
     unsigned char c=0,i=0;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	73bb      	strb	r3, [r7, #14]
 8007e5e:	2300      	movs	r3, #0
 8007e60:	73fb      	strb	r3, [r7, #15]
         c=chr-' ';//得到偏移后的值
 8007e62:	797b      	ldrb	r3, [r7, #5]
 8007e64:	3b20      	subs	r3, #32
 8007e66:	73bb      	strb	r3, [r7, #14]
         if(x>128-1){x=0;y=y+2;}
 8007e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	da04      	bge.n	8007e7a <OLED_ShowChar+0x3e>
 8007e70:	2300      	movs	r3, #0
 8007e72:	71fb      	strb	r3, [r7, #7]
 8007e74:	79bb      	ldrb	r3, [r7, #6]
 8007e76:	3302      	adds	r3, #2
 8007e78:	71bb      	strb	r3, [r7, #6]
         if(Char_Size ==16)
 8007e7a:	793b      	ldrb	r3, [r7, #4]
 8007e7c:	2b10      	cmp	r3, #16
 8007e7e:	d154      	bne.n	8007f2a <OLED_ShowChar+0xee>
         {
             OLED_Set_Pos(x,y);
 8007e80:	79ba      	ldrb	r2, [r7, #6]
 8007e82:	79fb      	ldrb	r3, [r7, #7]
 8007e84:	4611      	mov	r1, r2
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7ff ffb5 	bl	8007df6 <OLED_Set_Pos>
             for(i=0;i<8;i++)
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	73fb      	strb	r3, [r7, #15]
 8007e90:	e01b      	b.n	8007eca <OLED_ShowChar+0x8e>
                 {
                   if(Color_Turn)
 8007e92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00b      	beq.n	8007eb2 <OLED_ShowChar+0x76>
                       Oled_WriteData(~F8X16[c*16+i]);
 8007e9a:	7bbb      	ldrb	r3, [r7, #14]
 8007e9c:	011a      	lsls	r2, r3, #4
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	4a3c      	ldr	r2, [pc, #240]	@ (8007f94 <OLED_ShowChar+0x158>)
 8007ea4:	5cd3      	ldrb	r3, [r2, r3]
 8007ea6:	43db      	mvns	r3, r3
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7ff ff62 	bl	8007d74 <Oled_WriteData>
 8007eb0:	e008      	b.n	8007ec4 <OLED_ShowChar+0x88>
                   else
                       Oled_WriteData(F8X16[c*16+i]);
 8007eb2:	7bbb      	ldrb	r3, [r7, #14]
 8007eb4:	011a      	lsls	r2, r3, #4
 8007eb6:	7bfb      	ldrb	r3, [r7, #15]
 8007eb8:	4413      	add	r3, r2
 8007eba:	4a36      	ldr	r2, [pc, #216]	@ (8007f94 <OLED_ShowChar+0x158>)
 8007ebc:	5cd3      	ldrb	r3, [r2, r3]
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7ff ff58 	bl	8007d74 <Oled_WriteData>
             for(i=0;i<8;i++)
 8007ec4:	7bfb      	ldrb	r3, [r7, #15]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	73fb      	strb	r3, [r7, #15]
 8007eca:	7bfb      	ldrb	r3, [r7, #15]
 8007ecc:	2b07      	cmp	r3, #7
 8007ece:	d9e0      	bls.n	8007e92 <OLED_ShowChar+0x56>
                 }
             OLED_Set_Pos(x,y+1);
 8007ed0:	79bb      	ldrb	r3, [r7, #6]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	79fb      	ldrb	r3, [r7, #7]
 8007ed8:	4611      	mov	r1, r2
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7ff ff8b 	bl	8007df6 <OLED_Set_Pos>
             for(i=0;i<8;i++)
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	73fb      	strb	r3, [r7, #15]
 8007ee4:	e01d      	b.n	8007f22 <OLED_ShowChar+0xe6>
                 {
                   if(Color_Turn)
 8007ee6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00c      	beq.n	8007f08 <OLED_ShowChar+0xcc>
                       Oled_WriteData(~F8X16[c*16+i+8]);
 8007eee:	7bbb      	ldrb	r3, [r7, #14]
 8007ef0:	011a      	lsls	r2, r3, #4
 8007ef2:	7bfb      	ldrb	r3, [r7, #15]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	3308      	adds	r3, #8
 8007ef8:	4a26      	ldr	r2, [pc, #152]	@ (8007f94 <OLED_ShowChar+0x158>)
 8007efa:	5cd3      	ldrb	r3, [r2, r3]
 8007efc:	43db      	mvns	r3, r3
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7ff ff37 	bl	8007d74 <Oled_WriteData>
 8007f06:	e009      	b.n	8007f1c <OLED_ShowChar+0xe0>
                   else
                       Oled_WriteData(F8X16[c*16+i+8]);
 8007f08:	7bbb      	ldrb	r3, [r7, #14]
 8007f0a:	011a      	lsls	r2, r3, #4
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	4413      	add	r3, r2
 8007f10:	3308      	adds	r3, #8
 8007f12:	4a20      	ldr	r2, [pc, #128]	@ (8007f94 <OLED_ShowChar+0x158>)
 8007f14:	5cd3      	ldrb	r3, [r2, r3]
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7ff ff2c 	bl	8007d74 <Oled_WriteData>
             for(i=0;i<8;i++)
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	73fb      	strb	r3, [r7, #15]
 8007f22:	7bfb      	ldrb	r3, [r7, #15]
 8007f24:	2b07      	cmp	r3, #7
 8007f26:	d9de      	bls.n	8007ee6 <OLED_ShowChar+0xaa>
                       Oled_WriteData(~F6x8[c][i]);
                   else
                       Oled_WriteData(F6x8[c][i]);
                 }
           }
 }
 8007f28:	e02f      	b.n	8007f8a <OLED_ShowChar+0x14e>
                 OLED_Set_Pos(x,y);
 8007f2a:	79ba      	ldrb	r2, [r7, #6]
 8007f2c:	79fb      	ldrb	r3, [r7, #7]
 8007f2e:	4611      	mov	r1, r2
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7ff ff60 	bl	8007df6 <OLED_Set_Pos>
                 for(i=0;i<6;i++)
 8007f36:	2300      	movs	r3, #0
 8007f38:	73fb      	strb	r3, [r7, #15]
 8007f3a:	e023      	b.n	8007f84 <OLED_ShowChar+0x148>
                   if(Color_Turn)
 8007f3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00f      	beq.n	8007f64 <OLED_ShowChar+0x128>
                       Oled_WriteData(~F6x8[c][i]);
 8007f44:	7bba      	ldrb	r2, [r7, #14]
 8007f46:	7bf9      	ldrb	r1, [r7, #15]
 8007f48:	4813      	ldr	r0, [pc, #76]	@ (8007f98 <OLED_ShowChar+0x15c>)
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	005b      	lsls	r3, r3, #1
 8007f4e:	4413      	add	r3, r2
 8007f50:	005b      	lsls	r3, r3, #1
 8007f52:	4403      	add	r3, r0
 8007f54:	440b      	add	r3, r1
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	43db      	mvns	r3, r3
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7ff ff09 	bl	8007d74 <Oled_WriteData>
 8007f62:	e00c      	b.n	8007f7e <OLED_ShowChar+0x142>
                       Oled_WriteData(F6x8[c][i]);
 8007f64:	7bba      	ldrb	r2, [r7, #14]
 8007f66:	7bf9      	ldrb	r1, [r7, #15]
 8007f68:	480b      	ldr	r0, [pc, #44]	@ (8007f98 <OLED_ShowChar+0x15c>)
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	005b      	lsls	r3, r3, #1
 8007f6e:	4413      	add	r3, r2
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	4403      	add	r3, r0
 8007f74:	440b      	add	r3, r1
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f7ff fefb 	bl	8007d74 <Oled_WriteData>
                 for(i=0;i<6;i++)
 8007f7e:	7bfb      	ldrb	r3, [r7, #15]
 8007f80:	3301      	adds	r3, #1
 8007f82:	73fb      	strb	r3, [r7, #15]
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	2b05      	cmp	r3, #5
 8007f88:	d9d8      	bls.n	8007f3c <OLED_ShowChar+0x100>
 }
 8007f8a:	bf00      	nop
 8007f8c:	3714      	adds	r7, #20
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd90      	pop	{r4, r7, pc}
 8007f92:	bf00      	nop
 8007f94:	08008cd8 	.word	0x08008cd8
 8007f98:	08008ab0 	.word	0x08008ab0

08007f9c <OLED_ShowString>:
  * @param {uint8_t} Char_Size待显示字符串的字体大小,选择字体 16/12，16为8X16，12为6x8
  * @param {uint8_t} Color_Turn是否反相显示(1反相、0不反相)
  * @return {*}
  */
 void OLED_ShowString(uint8_t x,uint8_t y,char*chr,uint8_t Char_Size, uint8_t Color_Turn)
 {
 8007f9c:	b590      	push	{r4, r7, lr}
 8007f9e:	b087      	sub	sp, #28
 8007fa0:	af02      	add	r7, sp, #8
 8007fa2:	603a      	str	r2, [r7, #0]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	71fb      	strb	r3, [r7, #7]
 8007faa:	460b      	mov	r3, r1
 8007fac:	71bb      	strb	r3, [r7, #6]
 8007fae:	4613      	mov	r3, r2
 8007fb0:	717b      	strb	r3, [r7, #5]
     uint8_t  j=0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	73fb      	strb	r3, [r7, #15]
     while (chr[j]!='\0')
 8007fb6:	e02f      	b.n	8008018 <OLED_ShowString+0x7c>
     {       OLED_ShowChar(x,y,chr[j],Char_Size, Color_Turn);
 8007fb8:	7bfb      	ldrb	r3, [r7, #15]
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	781a      	ldrb	r2, [r3, #0]
 8007fc0:	797c      	ldrb	r4, [r7, #5]
 8007fc2:	79b9      	ldrb	r1, [r7, #6]
 8007fc4:	79f8      	ldrb	r0, [r7, #7]
 8007fc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	4623      	mov	r3, r4
 8007fce:	f7ff ff35 	bl	8007e3c <OLED_ShowChar>
             if (Char_Size == 12) //6X8的字体列加6，显示下一个字符
 8007fd2:	797b      	ldrb	r3, [r7, #5]
 8007fd4:	2b0c      	cmp	r3, #12
 8007fd6:	d103      	bne.n	8007fe0 <OLED_ShowString+0x44>
                 x += 6;
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	3306      	adds	r3, #6
 8007fdc:	71fb      	strb	r3, [r7, #7]
 8007fde:	e002      	b.n	8007fe6 <OLED_ShowString+0x4a>
             else  //8X16的字体列加8，显示下一个字符
                 x += 8;
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
 8007fe2:	3308      	adds	r3, #8
 8007fe4:	71fb      	strb	r3, [r7, #7]

             if (x > 122 && Char_Size==12) //TextSize6x8如果一行不够显示了，从下一行继续显示
 8007fe6:	79fb      	ldrb	r3, [r7, #7]
 8007fe8:	2b7a      	cmp	r3, #122	@ 0x7a
 8007fea:	d907      	bls.n	8007ffc <OLED_ShowString+0x60>
 8007fec:	797b      	ldrb	r3, [r7, #5]
 8007fee:	2b0c      	cmp	r3, #12
 8007ff0:	d104      	bne.n	8007ffc <OLED_ShowString+0x60>
             {
                 x = 0;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	71fb      	strb	r3, [r7, #7]
                 y++;
 8007ff6:	79bb      	ldrb	r3, [r7, #6]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	71bb      	strb	r3, [r7, #6]
             }
             if (x > 120 && Char_Size== 16) //TextSize8x16如果一行不够显示了，从下一行继续显示
 8007ffc:	79fb      	ldrb	r3, [r7, #7]
 8007ffe:	2b78      	cmp	r3, #120	@ 0x78
 8008000:	d907      	bls.n	8008012 <OLED_ShowString+0x76>
 8008002:	797b      	ldrb	r3, [r7, #5]
 8008004:	2b10      	cmp	r3, #16
 8008006:	d104      	bne.n	8008012 <OLED_ShowString+0x76>
             {
                 x = 0;
 8008008:	2300      	movs	r3, #0
 800800a:	71fb      	strb	r3, [r7, #7]
                 y++;
 800800c:	79bb      	ldrb	r3, [r7, #6]
 800800e:	3301      	adds	r3, #1
 8008010:	71bb      	strb	r3, [r7, #6]
             }
             j++;
 8008012:	7bfb      	ldrb	r3, [r7, #15]
 8008014:	3301      	adds	r3, #1
 8008016:	73fb      	strb	r3, [r7, #15]
     while (chr[j]!='\0')
 8008018:	7bfb      	ldrb	r3, [r7, #15]
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	4413      	add	r3, r2
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1c9      	bne.n	8007fb8 <OLED_ShowString+0x1c>
     }
 }
 8008024:	bf00      	nop
 8008026:	bf00      	nop
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	bd90      	pop	{r4, r7, pc}
	...

08008030 <sniprintf>:
 8008030:	b40c      	push	{r2, r3}
 8008032:	b530      	push	{r4, r5, lr}
 8008034:	4b18      	ldr	r3, [pc, #96]	@ (8008098 <sniprintf+0x68>)
 8008036:	1e0c      	subs	r4, r1, #0
 8008038:	681d      	ldr	r5, [r3, #0]
 800803a:	b09d      	sub	sp, #116	@ 0x74
 800803c:	da08      	bge.n	8008050 <sniprintf+0x20>
 800803e:	238b      	movs	r3, #139	@ 0x8b
 8008040:	f04f 30ff 	mov.w	r0, #4294967295
 8008044:	602b      	str	r3, [r5, #0]
 8008046:	b01d      	add	sp, #116	@ 0x74
 8008048:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800804c:	b002      	add	sp, #8
 800804e:	4770      	bx	lr
 8008050:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008054:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008058:	f04f 0300 	mov.w	r3, #0
 800805c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800805e:	bf0c      	ite	eq
 8008060:	4623      	moveq	r3, r4
 8008062:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008066:	9304      	str	r3, [sp, #16]
 8008068:	9307      	str	r3, [sp, #28]
 800806a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800806e:	9002      	str	r0, [sp, #8]
 8008070:	9006      	str	r0, [sp, #24]
 8008072:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008076:	4628      	mov	r0, r5
 8008078:	ab21      	add	r3, sp, #132	@ 0x84
 800807a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800807c:	a902      	add	r1, sp, #8
 800807e:	9301      	str	r3, [sp, #4]
 8008080:	f000 f9c2 	bl	8008408 <_svfiprintf_r>
 8008084:	1c43      	adds	r3, r0, #1
 8008086:	bfbc      	itt	lt
 8008088:	238b      	movlt	r3, #139	@ 0x8b
 800808a:	602b      	strlt	r3, [r5, #0]
 800808c:	2c00      	cmp	r4, #0
 800808e:	d0da      	beq.n	8008046 <sniprintf+0x16>
 8008090:	2200      	movs	r2, #0
 8008092:	9b02      	ldr	r3, [sp, #8]
 8008094:	701a      	strb	r2, [r3, #0]
 8008096:	e7d6      	b.n	8008046 <sniprintf+0x16>
 8008098:	20000024 	.word	0x20000024

0800809c <siprintf>:
 800809c:	b40e      	push	{r1, r2, r3}
 800809e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80080a2:	b510      	push	{r4, lr}
 80080a4:	2400      	movs	r4, #0
 80080a6:	b09d      	sub	sp, #116	@ 0x74
 80080a8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80080aa:	9002      	str	r0, [sp, #8]
 80080ac:	9006      	str	r0, [sp, #24]
 80080ae:	9107      	str	r1, [sp, #28]
 80080b0:	9104      	str	r1, [sp, #16]
 80080b2:	4809      	ldr	r0, [pc, #36]	@ (80080d8 <siprintf+0x3c>)
 80080b4:	4909      	ldr	r1, [pc, #36]	@ (80080dc <siprintf+0x40>)
 80080b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080ba:	9105      	str	r1, [sp, #20]
 80080bc:	6800      	ldr	r0, [r0, #0]
 80080be:	a902      	add	r1, sp, #8
 80080c0:	9301      	str	r3, [sp, #4]
 80080c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80080c4:	f000 f9a0 	bl	8008408 <_svfiprintf_r>
 80080c8:	9b02      	ldr	r3, [sp, #8]
 80080ca:	701c      	strb	r4, [r3, #0]
 80080cc:	b01d      	add	sp, #116	@ 0x74
 80080ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080d2:	b003      	add	sp, #12
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	20000024 	.word	0x20000024
 80080dc:	ffff0208 	.word	0xffff0208

080080e0 <memset>:
 80080e0:	4603      	mov	r3, r0
 80080e2:	4402      	add	r2, r0
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d100      	bne.n	80080ea <memset+0xa>
 80080e8:	4770      	bx	lr
 80080ea:	f803 1b01 	strb.w	r1, [r3], #1
 80080ee:	e7f9      	b.n	80080e4 <memset+0x4>

080080f0 <__errno>:
 80080f0:	4b01      	ldr	r3, [pc, #4]	@ (80080f8 <__errno+0x8>)
 80080f2:	6818      	ldr	r0, [r3, #0]
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	20000024 	.word	0x20000024

080080fc <__libc_init_array>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	2600      	movs	r6, #0
 8008100:	4d0c      	ldr	r5, [pc, #48]	@ (8008134 <__libc_init_array+0x38>)
 8008102:	4c0d      	ldr	r4, [pc, #52]	@ (8008138 <__libc_init_array+0x3c>)
 8008104:	1b64      	subs	r4, r4, r5
 8008106:	10a4      	asrs	r4, r4, #2
 8008108:	42a6      	cmp	r6, r4
 800810a:	d109      	bne.n	8008120 <__libc_init_array+0x24>
 800810c:	f000 fc76 	bl	80089fc <_init>
 8008110:	2600      	movs	r6, #0
 8008112:	4d0a      	ldr	r5, [pc, #40]	@ (800813c <__libc_init_array+0x40>)
 8008114:	4c0a      	ldr	r4, [pc, #40]	@ (8008140 <__libc_init_array+0x44>)
 8008116:	1b64      	subs	r4, r4, r5
 8008118:	10a4      	asrs	r4, r4, #2
 800811a:	42a6      	cmp	r6, r4
 800811c:	d105      	bne.n	800812a <__libc_init_array+0x2e>
 800811e:	bd70      	pop	{r4, r5, r6, pc}
 8008120:	f855 3b04 	ldr.w	r3, [r5], #4
 8008124:	4798      	blx	r3
 8008126:	3601      	adds	r6, #1
 8008128:	e7ee      	b.n	8008108 <__libc_init_array+0xc>
 800812a:	f855 3b04 	ldr.w	r3, [r5], #4
 800812e:	4798      	blx	r3
 8008130:	3601      	adds	r6, #1
 8008132:	e7f2      	b.n	800811a <__libc_init_array+0x1e>
 8008134:	080092ec 	.word	0x080092ec
 8008138:	080092ec 	.word	0x080092ec
 800813c:	080092ec 	.word	0x080092ec
 8008140:	080092f0 	.word	0x080092f0

08008144 <__retarget_lock_acquire_recursive>:
 8008144:	4770      	bx	lr

08008146 <__retarget_lock_release_recursive>:
 8008146:	4770      	bx	lr

08008148 <memcpy>:
 8008148:	440a      	add	r2, r1
 800814a:	4291      	cmp	r1, r2
 800814c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008150:	d100      	bne.n	8008154 <memcpy+0xc>
 8008152:	4770      	bx	lr
 8008154:	b510      	push	{r4, lr}
 8008156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800815a:	4291      	cmp	r1, r2
 800815c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008160:	d1f9      	bne.n	8008156 <memcpy+0xe>
 8008162:	bd10      	pop	{r4, pc}

08008164 <_free_r>:
 8008164:	b538      	push	{r3, r4, r5, lr}
 8008166:	4605      	mov	r5, r0
 8008168:	2900      	cmp	r1, #0
 800816a:	d040      	beq.n	80081ee <_free_r+0x8a>
 800816c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008170:	1f0c      	subs	r4, r1, #4
 8008172:	2b00      	cmp	r3, #0
 8008174:	bfb8      	it	lt
 8008176:	18e4      	addlt	r4, r4, r3
 8008178:	f000 f8de 	bl	8008338 <__malloc_lock>
 800817c:	4a1c      	ldr	r2, [pc, #112]	@ (80081f0 <_free_r+0x8c>)
 800817e:	6813      	ldr	r3, [r2, #0]
 8008180:	b933      	cbnz	r3, 8008190 <_free_r+0x2c>
 8008182:	6063      	str	r3, [r4, #4]
 8008184:	6014      	str	r4, [r2, #0]
 8008186:	4628      	mov	r0, r5
 8008188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800818c:	f000 b8da 	b.w	8008344 <__malloc_unlock>
 8008190:	42a3      	cmp	r3, r4
 8008192:	d908      	bls.n	80081a6 <_free_r+0x42>
 8008194:	6820      	ldr	r0, [r4, #0]
 8008196:	1821      	adds	r1, r4, r0
 8008198:	428b      	cmp	r3, r1
 800819a:	bf01      	itttt	eq
 800819c:	6819      	ldreq	r1, [r3, #0]
 800819e:	685b      	ldreq	r3, [r3, #4]
 80081a0:	1809      	addeq	r1, r1, r0
 80081a2:	6021      	streq	r1, [r4, #0]
 80081a4:	e7ed      	b.n	8008182 <_free_r+0x1e>
 80081a6:	461a      	mov	r2, r3
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	b10b      	cbz	r3, 80081b0 <_free_r+0x4c>
 80081ac:	42a3      	cmp	r3, r4
 80081ae:	d9fa      	bls.n	80081a6 <_free_r+0x42>
 80081b0:	6811      	ldr	r1, [r2, #0]
 80081b2:	1850      	adds	r0, r2, r1
 80081b4:	42a0      	cmp	r0, r4
 80081b6:	d10b      	bne.n	80081d0 <_free_r+0x6c>
 80081b8:	6820      	ldr	r0, [r4, #0]
 80081ba:	4401      	add	r1, r0
 80081bc:	1850      	adds	r0, r2, r1
 80081be:	4283      	cmp	r3, r0
 80081c0:	6011      	str	r1, [r2, #0]
 80081c2:	d1e0      	bne.n	8008186 <_free_r+0x22>
 80081c4:	6818      	ldr	r0, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	4408      	add	r0, r1
 80081ca:	6010      	str	r0, [r2, #0]
 80081cc:	6053      	str	r3, [r2, #4]
 80081ce:	e7da      	b.n	8008186 <_free_r+0x22>
 80081d0:	d902      	bls.n	80081d8 <_free_r+0x74>
 80081d2:	230c      	movs	r3, #12
 80081d4:	602b      	str	r3, [r5, #0]
 80081d6:	e7d6      	b.n	8008186 <_free_r+0x22>
 80081d8:	6820      	ldr	r0, [r4, #0]
 80081da:	1821      	adds	r1, r4, r0
 80081dc:	428b      	cmp	r3, r1
 80081de:	bf01      	itttt	eq
 80081e0:	6819      	ldreq	r1, [r3, #0]
 80081e2:	685b      	ldreq	r3, [r3, #4]
 80081e4:	1809      	addeq	r1, r1, r0
 80081e6:	6021      	streq	r1, [r4, #0]
 80081e8:	6063      	str	r3, [r4, #4]
 80081ea:	6054      	str	r4, [r2, #4]
 80081ec:	e7cb      	b.n	8008186 <_free_r+0x22>
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	2000059c 	.word	0x2000059c

080081f4 <sbrk_aligned>:
 80081f4:	b570      	push	{r4, r5, r6, lr}
 80081f6:	4e0f      	ldr	r6, [pc, #60]	@ (8008234 <sbrk_aligned+0x40>)
 80081f8:	460c      	mov	r4, r1
 80081fa:	6831      	ldr	r1, [r6, #0]
 80081fc:	4605      	mov	r5, r0
 80081fe:	b911      	cbnz	r1, 8008206 <sbrk_aligned+0x12>
 8008200:	f000 fba8 	bl	8008954 <_sbrk_r>
 8008204:	6030      	str	r0, [r6, #0]
 8008206:	4621      	mov	r1, r4
 8008208:	4628      	mov	r0, r5
 800820a:	f000 fba3 	bl	8008954 <_sbrk_r>
 800820e:	1c43      	adds	r3, r0, #1
 8008210:	d103      	bne.n	800821a <sbrk_aligned+0x26>
 8008212:	f04f 34ff 	mov.w	r4, #4294967295
 8008216:	4620      	mov	r0, r4
 8008218:	bd70      	pop	{r4, r5, r6, pc}
 800821a:	1cc4      	adds	r4, r0, #3
 800821c:	f024 0403 	bic.w	r4, r4, #3
 8008220:	42a0      	cmp	r0, r4
 8008222:	d0f8      	beq.n	8008216 <sbrk_aligned+0x22>
 8008224:	1a21      	subs	r1, r4, r0
 8008226:	4628      	mov	r0, r5
 8008228:	f000 fb94 	bl	8008954 <_sbrk_r>
 800822c:	3001      	adds	r0, #1
 800822e:	d1f2      	bne.n	8008216 <sbrk_aligned+0x22>
 8008230:	e7ef      	b.n	8008212 <sbrk_aligned+0x1e>
 8008232:	bf00      	nop
 8008234:	20000598 	.word	0x20000598

08008238 <_malloc_r>:
 8008238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800823c:	1ccd      	adds	r5, r1, #3
 800823e:	f025 0503 	bic.w	r5, r5, #3
 8008242:	3508      	adds	r5, #8
 8008244:	2d0c      	cmp	r5, #12
 8008246:	bf38      	it	cc
 8008248:	250c      	movcc	r5, #12
 800824a:	2d00      	cmp	r5, #0
 800824c:	4606      	mov	r6, r0
 800824e:	db01      	blt.n	8008254 <_malloc_r+0x1c>
 8008250:	42a9      	cmp	r1, r5
 8008252:	d904      	bls.n	800825e <_malloc_r+0x26>
 8008254:	230c      	movs	r3, #12
 8008256:	6033      	str	r3, [r6, #0]
 8008258:	2000      	movs	r0, #0
 800825a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800825e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008334 <_malloc_r+0xfc>
 8008262:	f000 f869 	bl	8008338 <__malloc_lock>
 8008266:	f8d8 3000 	ldr.w	r3, [r8]
 800826a:	461c      	mov	r4, r3
 800826c:	bb44      	cbnz	r4, 80082c0 <_malloc_r+0x88>
 800826e:	4629      	mov	r1, r5
 8008270:	4630      	mov	r0, r6
 8008272:	f7ff ffbf 	bl	80081f4 <sbrk_aligned>
 8008276:	1c43      	adds	r3, r0, #1
 8008278:	4604      	mov	r4, r0
 800827a:	d158      	bne.n	800832e <_malloc_r+0xf6>
 800827c:	f8d8 4000 	ldr.w	r4, [r8]
 8008280:	4627      	mov	r7, r4
 8008282:	2f00      	cmp	r7, #0
 8008284:	d143      	bne.n	800830e <_malloc_r+0xd6>
 8008286:	2c00      	cmp	r4, #0
 8008288:	d04b      	beq.n	8008322 <_malloc_r+0xea>
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	4639      	mov	r1, r7
 800828e:	4630      	mov	r0, r6
 8008290:	eb04 0903 	add.w	r9, r4, r3
 8008294:	f000 fb5e 	bl	8008954 <_sbrk_r>
 8008298:	4581      	cmp	r9, r0
 800829a:	d142      	bne.n	8008322 <_malloc_r+0xea>
 800829c:	6821      	ldr	r1, [r4, #0]
 800829e:	4630      	mov	r0, r6
 80082a0:	1a6d      	subs	r5, r5, r1
 80082a2:	4629      	mov	r1, r5
 80082a4:	f7ff ffa6 	bl	80081f4 <sbrk_aligned>
 80082a8:	3001      	adds	r0, #1
 80082aa:	d03a      	beq.n	8008322 <_malloc_r+0xea>
 80082ac:	6823      	ldr	r3, [r4, #0]
 80082ae:	442b      	add	r3, r5
 80082b0:	6023      	str	r3, [r4, #0]
 80082b2:	f8d8 3000 	ldr.w	r3, [r8]
 80082b6:	685a      	ldr	r2, [r3, #4]
 80082b8:	bb62      	cbnz	r2, 8008314 <_malloc_r+0xdc>
 80082ba:	f8c8 7000 	str.w	r7, [r8]
 80082be:	e00f      	b.n	80082e0 <_malloc_r+0xa8>
 80082c0:	6822      	ldr	r2, [r4, #0]
 80082c2:	1b52      	subs	r2, r2, r5
 80082c4:	d420      	bmi.n	8008308 <_malloc_r+0xd0>
 80082c6:	2a0b      	cmp	r2, #11
 80082c8:	d917      	bls.n	80082fa <_malloc_r+0xc2>
 80082ca:	1961      	adds	r1, r4, r5
 80082cc:	42a3      	cmp	r3, r4
 80082ce:	6025      	str	r5, [r4, #0]
 80082d0:	bf18      	it	ne
 80082d2:	6059      	strne	r1, [r3, #4]
 80082d4:	6863      	ldr	r3, [r4, #4]
 80082d6:	bf08      	it	eq
 80082d8:	f8c8 1000 	streq.w	r1, [r8]
 80082dc:	5162      	str	r2, [r4, r5]
 80082de:	604b      	str	r3, [r1, #4]
 80082e0:	4630      	mov	r0, r6
 80082e2:	f000 f82f 	bl	8008344 <__malloc_unlock>
 80082e6:	f104 000b 	add.w	r0, r4, #11
 80082ea:	1d23      	adds	r3, r4, #4
 80082ec:	f020 0007 	bic.w	r0, r0, #7
 80082f0:	1ac2      	subs	r2, r0, r3
 80082f2:	bf1c      	itt	ne
 80082f4:	1a1b      	subne	r3, r3, r0
 80082f6:	50a3      	strne	r3, [r4, r2]
 80082f8:	e7af      	b.n	800825a <_malloc_r+0x22>
 80082fa:	6862      	ldr	r2, [r4, #4]
 80082fc:	42a3      	cmp	r3, r4
 80082fe:	bf0c      	ite	eq
 8008300:	f8c8 2000 	streq.w	r2, [r8]
 8008304:	605a      	strne	r2, [r3, #4]
 8008306:	e7eb      	b.n	80082e0 <_malloc_r+0xa8>
 8008308:	4623      	mov	r3, r4
 800830a:	6864      	ldr	r4, [r4, #4]
 800830c:	e7ae      	b.n	800826c <_malloc_r+0x34>
 800830e:	463c      	mov	r4, r7
 8008310:	687f      	ldr	r7, [r7, #4]
 8008312:	e7b6      	b.n	8008282 <_malloc_r+0x4a>
 8008314:	461a      	mov	r2, r3
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	42a3      	cmp	r3, r4
 800831a:	d1fb      	bne.n	8008314 <_malloc_r+0xdc>
 800831c:	2300      	movs	r3, #0
 800831e:	6053      	str	r3, [r2, #4]
 8008320:	e7de      	b.n	80082e0 <_malloc_r+0xa8>
 8008322:	230c      	movs	r3, #12
 8008324:	4630      	mov	r0, r6
 8008326:	6033      	str	r3, [r6, #0]
 8008328:	f000 f80c 	bl	8008344 <__malloc_unlock>
 800832c:	e794      	b.n	8008258 <_malloc_r+0x20>
 800832e:	6005      	str	r5, [r0, #0]
 8008330:	e7d6      	b.n	80082e0 <_malloc_r+0xa8>
 8008332:	bf00      	nop
 8008334:	2000059c 	.word	0x2000059c

08008338 <__malloc_lock>:
 8008338:	4801      	ldr	r0, [pc, #4]	@ (8008340 <__malloc_lock+0x8>)
 800833a:	f7ff bf03 	b.w	8008144 <__retarget_lock_acquire_recursive>
 800833e:	bf00      	nop
 8008340:	20000594 	.word	0x20000594

08008344 <__malloc_unlock>:
 8008344:	4801      	ldr	r0, [pc, #4]	@ (800834c <__malloc_unlock+0x8>)
 8008346:	f7ff befe 	b.w	8008146 <__retarget_lock_release_recursive>
 800834a:	bf00      	nop
 800834c:	20000594 	.word	0x20000594

08008350 <__ssputs_r>:
 8008350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008354:	461f      	mov	r7, r3
 8008356:	688e      	ldr	r6, [r1, #8]
 8008358:	4682      	mov	sl, r0
 800835a:	42be      	cmp	r6, r7
 800835c:	460c      	mov	r4, r1
 800835e:	4690      	mov	r8, r2
 8008360:	680b      	ldr	r3, [r1, #0]
 8008362:	d82d      	bhi.n	80083c0 <__ssputs_r+0x70>
 8008364:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008368:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800836c:	d026      	beq.n	80083bc <__ssputs_r+0x6c>
 800836e:	6965      	ldr	r5, [r4, #20]
 8008370:	6909      	ldr	r1, [r1, #16]
 8008372:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008376:	eba3 0901 	sub.w	r9, r3, r1
 800837a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800837e:	1c7b      	adds	r3, r7, #1
 8008380:	444b      	add	r3, r9
 8008382:	106d      	asrs	r5, r5, #1
 8008384:	429d      	cmp	r5, r3
 8008386:	bf38      	it	cc
 8008388:	461d      	movcc	r5, r3
 800838a:	0553      	lsls	r3, r2, #21
 800838c:	d527      	bpl.n	80083de <__ssputs_r+0x8e>
 800838e:	4629      	mov	r1, r5
 8008390:	f7ff ff52 	bl	8008238 <_malloc_r>
 8008394:	4606      	mov	r6, r0
 8008396:	b360      	cbz	r0, 80083f2 <__ssputs_r+0xa2>
 8008398:	464a      	mov	r2, r9
 800839a:	6921      	ldr	r1, [r4, #16]
 800839c:	f7ff fed4 	bl	8008148 <memcpy>
 80083a0:	89a3      	ldrh	r3, [r4, #12]
 80083a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083aa:	81a3      	strh	r3, [r4, #12]
 80083ac:	6126      	str	r6, [r4, #16]
 80083ae:	444e      	add	r6, r9
 80083b0:	6026      	str	r6, [r4, #0]
 80083b2:	463e      	mov	r6, r7
 80083b4:	6165      	str	r5, [r4, #20]
 80083b6:	eba5 0509 	sub.w	r5, r5, r9
 80083ba:	60a5      	str	r5, [r4, #8]
 80083bc:	42be      	cmp	r6, r7
 80083be:	d900      	bls.n	80083c2 <__ssputs_r+0x72>
 80083c0:	463e      	mov	r6, r7
 80083c2:	4632      	mov	r2, r6
 80083c4:	4641      	mov	r1, r8
 80083c6:	6820      	ldr	r0, [r4, #0]
 80083c8:	f000 faaa 	bl	8008920 <memmove>
 80083cc:	2000      	movs	r0, #0
 80083ce:	68a3      	ldr	r3, [r4, #8]
 80083d0:	1b9b      	subs	r3, r3, r6
 80083d2:	60a3      	str	r3, [r4, #8]
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	4433      	add	r3, r6
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083de:	462a      	mov	r2, r5
 80083e0:	f000 fad6 	bl	8008990 <_realloc_r>
 80083e4:	4606      	mov	r6, r0
 80083e6:	2800      	cmp	r0, #0
 80083e8:	d1e0      	bne.n	80083ac <__ssputs_r+0x5c>
 80083ea:	4650      	mov	r0, sl
 80083ec:	6921      	ldr	r1, [r4, #16]
 80083ee:	f7ff feb9 	bl	8008164 <_free_r>
 80083f2:	230c      	movs	r3, #12
 80083f4:	f8ca 3000 	str.w	r3, [sl]
 80083f8:	89a3      	ldrh	r3, [r4, #12]
 80083fa:	f04f 30ff 	mov.w	r0, #4294967295
 80083fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	e7e9      	b.n	80083da <__ssputs_r+0x8a>
	...

08008408 <_svfiprintf_r>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	4698      	mov	r8, r3
 800840e:	898b      	ldrh	r3, [r1, #12]
 8008410:	4607      	mov	r7, r0
 8008412:	061b      	lsls	r3, r3, #24
 8008414:	460d      	mov	r5, r1
 8008416:	4614      	mov	r4, r2
 8008418:	b09d      	sub	sp, #116	@ 0x74
 800841a:	d510      	bpl.n	800843e <_svfiprintf_r+0x36>
 800841c:	690b      	ldr	r3, [r1, #16]
 800841e:	b973      	cbnz	r3, 800843e <_svfiprintf_r+0x36>
 8008420:	2140      	movs	r1, #64	@ 0x40
 8008422:	f7ff ff09 	bl	8008238 <_malloc_r>
 8008426:	6028      	str	r0, [r5, #0]
 8008428:	6128      	str	r0, [r5, #16]
 800842a:	b930      	cbnz	r0, 800843a <_svfiprintf_r+0x32>
 800842c:	230c      	movs	r3, #12
 800842e:	603b      	str	r3, [r7, #0]
 8008430:	f04f 30ff 	mov.w	r0, #4294967295
 8008434:	b01d      	add	sp, #116	@ 0x74
 8008436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800843a:	2340      	movs	r3, #64	@ 0x40
 800843c:	616b      	str	r3, [r5, #20]
 800843e:	2300      	movs	r3, #0
 8008440:	9309      	str	r3, [sp, #36]	@ 0x24
 8008442:	2320      	movs	r3, #32
 8008444:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008448:	2330      	movs	r3, #48	@ 0x30
 800844a:	f04f 0901 	mov.w	r9, #1
 800844e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008452:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80085ec <_svfiprintf_r+0x1e4>
 8008456:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800845a:	4623      	mov	r3, r4
 800845c:	469a      	mov	sl, r3
 800845e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008462:	b10a      	cbz	r2, 8008468 <_svfiprintf_r+0x60>
 8008464:	2a25      	cmp	r2, #37	@ 0x25
 8008466:	d1f9      	bne.n	800845c <_svfiprintf_r+0x54>
 8008468:	ebba 0b04 	subs.w	fp, sl, r4
 800846c:	d00b      	beq.n	8008486 <_svfiprintf_r+0x7e>
 800846e:	465b      	mov	r3, fp
 8008470:	4622      	mov	r2, r4
 8008472:	4629      	mov	r1, r5
 8008474:	4638      	mov	r0, r7
 8008476:	f7ff ff6b 	bl	8008350 <__ssputs_r>
 800847a:	3001      	adds	r0, #1
 800847c:	f000 80a7 	beq.w	80085ce <_svfiprintf_r+0x1c6>
 8008480:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008482:	445a      	add	r2, fp
 8008484:	9209      	str	r2, [sp, #36]	@ 0x24
 8008486:	f89a 3000 	ldrb.w	r3, [sl]
 800848a:	2b00      	cmp	r3, #0
 800848c:	f000 809f 	beq.w	80085ce <_svfiprintf_r+0x1c6>
 8008490:	2300      	movs	r3, #0
 8008492:	f04f 32ff 	mov.w	r2, #4294967295
 8008496:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800849a:	f10a 0a01 	add.w	sl, sl, #1
 800849e:	9304      	str	r3, [sp, #16]
 80084a0:	9307      	str	r3, [sp, #28]
 80084a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80084a8:	4654      	mov	r4, sl
 80084aa:	2205      	movs	r2, #5
 80084ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084b0:	484e      	ldr	r0, [pc, #312]	@ (80085ec <_svfiprintf_r+0x1e4>)
 80084b2:	f000 fa5f 	bl	8008974 <memchr>
 80084b6:	9a04      	ldr	r2, [sp, #16]
 80084b8:	b9d8      	cbnz	r0, 80084f2 <_svfiprintf_r+0xea>
 80084ba:	06d0      	lsls	r0, r2, #27
 80084bc:	bf44      	itt	mi
 80084be:	2320      	movmi	r3, #32
 80084c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084c4:	0711      	lsls	r1, r2, #28
 80084c6:	bf44      	itt	mi
 80084c8:	232b      	movmi	r3, #43	@ 0x2b
 80084ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084ce:	f89a 3000 	ldrb.w	r3, [sl]
 80084d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084d4:	d015      	beq.n	8008502 <_svfiprintf_r+0xfa>
 80084d6:	4654      	mov	r4, sl
 80084d8:	2000      	movs	r0, #0
 80084da:	f04f 0c0a 	mov.w	ip, #10
 80084de:	9a07      	ldr	r2, [sp, #28]
 80084e0:	4621      	mov	r1, r4
 80084e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084e6:	3b30      	subs	r3, #48	@ 0x30
 80084e8:	2b09      	cmp	r3, #9
 80084ea:	d94b      	bls.n	8008584 <_svfiprintf_r+0x17c>
 80084ec:	b1b0      	cbz	r0, 800851c <_svfiprintf_r+0x114>
 80084ee:	9207      	str	r2, [sp, #28]
 80084f0:	e014      	b.n	800851c <_svfiprintf_r+0x114>
 80084f2:	eba0 0308 	sub.w	r3, r0, r8
 80084f6:	fa09 f303 	lsl.w	r3, r9, r3
 80084fa:	4313      	orrs	r3, r2
 80084fc:	46a2      	mov	sl, r4
 80084fe:	9304      	str	r3, [sp, #16]
 8008500:	e7d2      	b.n	80084a8 <_svfiprintf_r+0xa0>
 8008502:	9b03      	ldr	r3, [sp, #12]
 8008504:	1d19      	adds	r1, r3, #4
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	9103      	str	r1, [sp, #12]
 800850a:	2b00      	cmp	r3, #0
 800850c:	bfbb      	ittet	lt
 800850e:	425b      	neglt	r3, r3
 8008510:	f042 0202 	orrlt.w	r2, r2, #2
 8008514:	9307      	strge	r3, [sp, #28]
 8008516:	9307      	strlt	r3, [sp, #28]
 8008518:	bfb8      	it	lt
 800851a:	9204      	strlt	r2, [sp, #16]
 800851c:	7823      	ldrb	r3, [r4, #0]
 800851e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008520:	d10a      	bne.n	8008538 <_svfiprintf_r+0x130>
 8008522:	7863      	ldrb	r3, [r4, #1]
 8008524:	2b2a      	cmp	r3, #42	@ 0x2a
 8008526:	d132      	bne.n	800858e <_svfiprintf_r+0x186>
 8008528:	9b03      	ldr	r3, [sp, #12]
 800852a:	3402      	adds	r4, #2
 800852c:	1d1a      	adds	r2, r3, #4
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	9203      	str	r2, [sp, #12]
 8008532:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008536:	9305      	str	r3, [sp, #20]
 8008538:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80085f0 <_svfiprintf_r+0x1e8>
 800853c:	2203      	movs	r2, #3
 800853e:	4650      	mov	r0, sl
 8008540:	7821      	ldrb	r1, [r4, #0]
 8008542:	f000 fa17 	bl	8008974 <memchr>
 8008546:	b138      	cbz	r0, 8008558 <_svfiprintf_r+0x150>
 8008548:	2240      	movs	r2, #64	@ 0x40
 800854a:	9b04      	ldr	r3, [sp, #16]
 800854c:	eba0 000a 	sub.w	r0, r0, sl
 8008550:	4082      	lsls	r2, r0
 8008552:	4313      	orrs	r3, r2
 8008554:	3401      	adds	r4, #1
 8008556:	9304      	str	r3, [sp, #16]
 8008558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800855c:	2206      	movs	r2, #6
 800855e:	4825      	ldr	r0, [pc, #148]	@ (80085f4 <_svfiprintf_r+0x1ec>)
 8008560:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008564:	f000 fa06 	bl	8008974 <memchr>
 8008568:	2800      	cmp	r0, #0
 800856a:	d036      	beq.n	80085da <_svfiprintf_r+0x1d2>
 800856c:	4b22      	ldr	r3, [pc, #136]	@ (80085f8 <_svfiprintf_r+0x1f0>)
 800856e:	bb1b      	cbnz	r3, 80085b8 <_svfiprintf_r+0x1b0>
 8008570:	9b03      	ldr	r3, [sp, #12]
 8008572:	3307      	adds	r3, #7
 8008574:	f023 0307 	bic.w	r3, r3, #7
 8008578:	3308      	adds	r3, #8
 800857a:	9303      	str	r3, [sp, #12]
 800857c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800857e:	4433      	add	r3, r6
 8008580:	9309      	str	r3, [sp, #36]	@ 0x24
 8008582:	e76a      	b.n	800845a <_svfiprintf_r+0x52>
 8008584:	460c      	mov	r4, r1
 8008586:	2001      	movs	r0, #1
 8008588:	fb0c 3202 	mla	r2, ip, r2, r3
 800858c:	e7a8      	b.n	80084e0 <_svfiprintf_r+0xd8>
 800858e:	2300      	movs	r3, #0
 8008590:	f04f 0c0a 	mov.w	ip, #10
 8008594:	4619      	mov	r1, r3
 8008596:	3401      	adds	r4, #1
 8008598:	9305      	str	r3, [sp, #20]
 800859a:	4620      	mov	r0, r4
 800859c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085a0:	3a30      	subs	r2, #48	@ 0x30
 80085a2:	2a09      	cmp	r2, #9
 80085a4:	d903      	bls.n	80085ae <_svfiprintf_r+0x1a6>
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d0c6      	beq.n	8008538 <_svfiprintf_r+0x130>
 80085aa:	9105      	str	r1, [sp, #20]
 80085ac:	e7c4      	b.n	8008538 <_svfiprintf_r+0x130>
 80085ae:	4604      	mov	r4, r0
 80085b0:	2301      	movs	r3, #1
 80085b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80085b6:	e7f0      	b.n	800859a <_svfiprintf_r+0x192>
 80085b8:	ab03      	add	r3, sp, #12
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	462a      	mov	r2, r5
 80085be:	4638      	mov	r0, r7
 80085c0:	4b0e      	ldr	r3, [pc, #56]	@ (80085fc <_svfiprintf_r+0x1f4>)
 80085c2:	a904      	add	r1, sp, #16
 80085c4:	f3af 8000 	nop.w
 80085c8:	1c42      	adds	r2, r0, #1
 80085ca:	4606      	mov	r6, r0
 80085cc:	d1d6      	bne.n	800857c <_svfiprintf_r+0x174>
 80085ce:	89ab      	ldrh	r3, [r5, #12]
 80085d0:	065b      	lsls	r3, r3, #25
 80085d2:	f53f af2d 	bmi.w	8008430 <_svfiprintf_r+0x28>
 80085d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085d8:	e72c      	b.n	8008434 <_svfiprintf_r+0x2c>
 80085da:	ab03      	add	r3, sp, #12
 80085dc:	9300      	str	r3, [sp, #0]
 80085de:	462a      	mov	r2, r5
 80085e0:	4638      	mov	r0, r7
 80085e2:	4b06      	ldr	r3, [pc, #24]	@ (80085fc <_svfiprintf_r+0x1f4>)
 80085e4:	a904      	add	r1, sp, #16
 80085e6:	f000 f87d 	bl	80086e4 <_printf_i>
 80085ea:	e7ed      	b.n	80085c8 <_svfiprintf_r+0x1c0>
 80085ec:	080092b8 	.word	0x080092b8
 80085f0:	080092be 	.word	0x080092be
 80085f4:	080092c2 	.word	0x080092c2
 80085f8:	00000000 	.word	0x00000000
 80085fc:	08008351 	.word	0x08008351

08008600 <_printf_common>:
 8008600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008604:	4616      	mov	r6, r2
 8008606:	4698      	mov	r8, r3
 8008608:	688a      	ldr	r2, [r1, #8]
 800860a:	690b      	ldr	r3, [r1, #16]
 800860c:	4607      	mov	r7, r0
 800860e:	4293      	cmp	r3, r2
 8008610:	bfb8      	it	lt
 8008612:	4613      	movlt	r3, r2
 8008614:	6033      	str	r3, [r6, #0]
 8008616:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800861a:	460c      	mov	r4, r1
 800861c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008620:	b10a      	cbz	r2, 8008626 <_printf_common+0x26>
 8008622:	3301      	adds	r3, #1
 8008624:	6033      	str	r3, [r6, #0]
 8008626:	6823      	ldr	r3, [r4, #0]
 8008628:	0699      	lsls	r1, r3, #26
 800862a:	bf42      	ittt	mi
 800862c:	6833      	ldrmi	r3, [r6, #0]
 800862e:	3302      	addmi	r3, #2
 8008630:	6033      	strmi	r3, [r6, #0]
 8008632:	6825      	ldr	r5, [r4, #0]
 8008634:	f015 0506 	ands.w	r5, r5, #6
 8008638:	d106      	bne.n	8008648 <_printf_common+0x48>
 800863a:	f104 0a19 	add.w	sl, r4, #25
 800863e:	68e3      	ldr	r3, [r4, #12]
 8008640:	6832      	ldr	r2, [r6, #0]
 8008642:	1a9b      	subs	r3, r3, r2
 8008644:	42ab      	cmp	r3, r5
 8008646:	dc2b      	bgt.n	80086a0 <_printf_common+0xa0>
 8008648:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800864c:	6822      	ldr	r2, [r4, #0]
 800864e:	3b00      	subs	r3, #0
 8008650:	bf18      	it	ne
 8008652:	2301      	movne	r3, #1
 8008654:	0692      	lsls	r2, r2, #26
 8008656:	d430      	bmi.n	80086ba <_printf_common+0xba>
 8008658:	4641      	mov	r1, r8
 800865a:	4638      	mov	r0, r7
 800865c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008660:	47c8      	blx	r9
 8008662:	3001      	adds	r0, #1
 8008664:	d023      	beq.n	80086ae <_printf_common+0xae>
 8008666:	6823      	ldr	r3, [r4, #0]
 8008668:	6922      	ldr	r2, [r4, #16]
 800866a:	f003 0306 	and.w	r3, r3, #6
 800866e:	2b04      	cmp	r3, #4
 8008670:	bf14      	ite	ne
 8008672:	2500      	movne	r5, #0
 8008674:	6833      	ldreq	r3, [r6, #0]
 8008676:	f04f 0600 	mov.w	r6, #0
 800867a:	bf08      	it	eq
 800867c:	68e5      	ldreq	r5, [r4, #12]
 800867e:	f104 041a 	add.w	r4, r4, #26
 8008682:	bf08      	it	eq
 8008684:	1aed      	subeq	r5, r5, r3
 8008686:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800868a:	bf08      	it	eq
 800868c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008690:	4293      	cmp	r3, r2
 8008692:	bfc4      	itt	gt
 8008694:	1a9b      	subgt	r3, r3, r2
 8008696:	18ed      	addgt	r5, r5, r3
 8008698:	42b5      	cmp	r5, r6
 800869a:	d11a      	bne.n	80086d2 <_printf_common+0xd2>
 800869c:	2000      	movs	r0, #0
 800869e:	e008      	b.n	80086b2 <_printf_common+0xb2>
 80086a0:	2301      	movs	r3, #1
 80086a2:	4652      	mov	r2, sl
 80086a4:	4641      	mov	r1, r8
 80086a6:	4638      	mov	r0, r7
 80086a8:	47c8      	blx	r9
 80086aa:	3001      	adds	r0, #1
 80086ac:	d103      	bne.n	80086b6 <_printf_common+0xb6>
 80086ae:	f04f 30ff 	mov.w	r0, #4294967295
 80086b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b6:	3501      	adds	r5, #1
 80086b8:	e7c1      	b.n	800863e <_printf_common+0x3e>
 80086ba:	2030      	movs	r0, #48	@ 0x30
 80086bc:	18e1      	adds	r1, r4, r3
 80086be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086c8:	4422      	add	r2, r4
 80086ca:	3302      	adds	r3, #2
 80086cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086d0:	e7c2      	b.n	8008658 <_printf_common+0x58>
 80086d2:	2301      	movs	r3, #1
 80086d4:	4622      	mov	r2, r4
 80086d6:	4641      	mov	r1, r8
 80086d8:	4638      	mov	r0, r7
 80086da:	47c8      	blx	r9
 80086dc:	3001      	adds	r0, #1
 80086de:	d0e6      	beq.n	80086ae <_printf_common+0xae>
 80086e0:	3601      	adds	r6, #1
 80086e2:	e7d9      	b.n	8008698 <_printf_common+0x98>

080086e4 <_printf_i>:
 80086e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086e8:	7e0f      	ldrb	r7, [r1, #24]
 80086ea:	4691      	mov	r9, r2
 80086ec:	2f78      	cmp	r7, #120	@ 0x78
 80086ee:	4680      	mov	r8, r0
 80086f0:	460c      	mov	r4, r1
 80086f2:	469a      	mov	sl, r3
 80086f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086fa:	d807      	bhi.n	800870c <_printf_i+0x28>
 80086fc:	2f62      	cmp	r7, #98	@ 0x62
 80086fe:	d80a      	bhi.n	8008716 <_printf_i+0x32>
 8008700:	2f00      	cmp	r7, #0
 8008702:	f000 80d1 	beq.w	80088a8 <_printf_i+0x1c4>
 8008706:	2f58      	cmp	r7, #88	@ 0x58
 8008708:	f000 80b8 	beq.w	800887c <_printf_i+0x198>
 800870c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008710:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008714:	e03a      	b.n	800878c <_printf_i+0xa8>
 8008716:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800871a:	2b15      	cmp	r3, #21
 800871c:	d8f6      	bhi.n	800870c <_printf_i+0x28>
 800871e:	a101      	add	r1, pc, #4	@ (adr r1, 8008724 <_printf_i+0x40>)
 8008720:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008724:	0800877d 	.word	0x0800877d
 8008728:	08008791 	.word	0x08008791
 800872c:	0800870d 	.word	0x0800870d
 8008730:	0800870d 	.word	0x0800870d
 8008734:	0800870d 	.word	0x0800870d
 8008738:	0800870d 	.word	0x0800870d
 800873c:	08008791 	.word	0x08008791
 8008740:	0800870d 	.word	0x0800870d
 8008744:	0800870d 	.word	0x0800870d
 8008748:	0800870d 	.word	0x0800870d
 800874c:	0800870d 	.word	0x0800870d
 8008750:	0800888f 	.word	0x0800888f
 8008754:	080087bb 	.word	0x080087bb
 8008758:	08008849 	.word	0x08008849
 800875c:	0800870d 	.word	0x0800870d
 8008760:	0800870d 	.word	0x0800870d
 8008764:	080088b1 	.word	0x080088b1
 8008768:	0800870d 	.word	0x0800870d
 800876c:	080087bb 	.word	0x080087bb
 8008770:	0800870d 	.word	0x0800870d
 8008774:	0800870d 	.word	0x0800870d
 8008778:	08008851 	.word	0x08008851
 800877c:	6833      	ldr	r3, [r6, #0]
 800877e:	1d1a      	adds	r2, r3, #4
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	6032      	str	r2, [r6, #0]
 8008784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008788:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800878c:	2301      	movs	r3, #1
 800878e:	e09c      	b.n	80088ca <_printf_i+0x1e6>
 8008790:	6833      	ldr	r3, [r6, #0]
 8008792:	6820      	ldr	r0, [r4, #0]
 8008794:	1d19      	adds	r1, r3, #4
 8008796:	6031      	str	r1, [r6, #0]
 8008798:	0606      	lsls	r6, r0, #24
 800879a:	d501      	bpl.n	80087a0 <_printf_i+0xbc>
 800879c:	681d      	ldr	r5, [r3, #0]
 800879e:	e003      	b.n	80087a8 <_printf_i+0xc4>
 80087a0:	0645      	lsls	r5, r0, #25
 80087a2:	d5fb      	bpl.n	800879c <_printf_i+0xb8>
 80087a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087a8:	2d00      	cmp	r5, #0
 80087aa:	da03      	bge.n	80087b4 <_printf_i+0xd0>
 80087ac:	232d      	movs	r3, #45	@ 0x2d
 80087ae:	426d      	negs	r5, r5
 80087b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087b4:	230a      	movs	r3, #10
 80087b6:	4858      	ldr	r0, [pc, #352]	@ (8008918 <_printf_i+0x234>)
 80087b8:	e011      	b.n	80087de <_printf_i+0xfa>
 80087ba:	6821      	ldr	r1, [r4, #0]
 80087bc:	6833      	ldr	r3, [r6, #0]
 80087be:	0608      	lsls	r0, r1, #24
 80087c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80087c4:	d402      	bmi.n	80087cc <_printf_i+0xe8>
 80087c6:	0649      	lsls	r1, r1, #25
 80087c8:	bf48      	it	mi
 80087ca:	b2ad      	uxthmi	r5, r5
 80087cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80087ce:	6033      	str	r3, [r6, #0]
 80087d0:	bf14      	ite	ne
 80087d2:	230a      	movne	r3, #10
 80087d4:	2308      	moveq	r3, #8
 80087d6:	4850      	ldr	r0, [pc, #320]	@ (8008918 <_printf_i+0x234>)
 80087d8:	2100      	movs	r1, #0
 80087da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087de:	6866      	ldr	r6, [r4, #4]
 80087e0:	2e00      	cmp	r6, #0
 80087e2:	60a6      	str	r6, [r4, #8]
 80087e4:	db05      	blt.n	80087f2 <_printf_i+0x10e>
 80087e6:	6821      	ldr	r1, [r4, #0]
 80087e8:	432e      	orrs	r6, r5
 80087ea:	f021 0104 	bic.w	r1, r1, #4
 80087ee:	6021      	str	r1, [r4, #0]
 80087f0:	d04b      	beq.n	800888a <_printf_i+0x1a6>
 80087f2:	4616      	mov	r6, r2
 80087f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80087f8:	fb03 5711 	mls	r7, r3, r1, r5
 80087fc:	5dc7      	ldrb	r7, [r0, r7]
 80087fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008802:	462f      	mov	r7, r5
 8008804:	42bb      	cmp	r3, r7
 8008806:	460d      	mov	r5, r1
 8008808:	d9f4      	bls.n	80087f4 <_printf_i+0x110>
 800880a:	2b08      	cmp	r3, #8
 800880c:	d10b      	bne.n	8008826 <_printf_i+0x142>
 800880e:	6823      	ldr	r3, [r4, #0]
 8008810:	07df      	lsls	r7, r3, #31
 8008812:	d508      	bpl.n	8008826 <_printf_i+0x142>
 8008814:	6923      	ldr	r3, [r4, #16]
 8008816:	6861      	ldr	r1, [r4, #4]
 8008818:	4299      	cmp	r1, r3
 800881a:	bfde      	ittt	le
 800881c:	2330      	movle	r3, #48	@ 0x30
 800881e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008822:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008826:	1b92      	subs	r2, r2, r6
 8008828:	6122      	str	r2, [r4, #16]
 800882a:	464b      	mov	r3, r9
 800882c:	4621      	mov	r1, r4
 800882e:	4640      	mov	r0, r8
 8008830:	f8cd a000 	str.w	sl, [sp]
 8008834:	aa03      	add	r2, sp, #12
 8008836:	f7ff fee3 	bl	8008600 <_printf_common>
 800883a:	3001      	adds	r0, #1
 800883c:	d14a      	bne.n	80088d4 <_printf_i+0x1f0>
 800883e:	f04f 30ff 	mov.w	r0, #4294967295
 8008842:	b004      	add	sp, #16
 8008844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	f043 0320 	orr.w	r3, r3, #32
 800884e:	6023      	str	r3, [r4, #0]
 8008850:	2778      	movs	r7, #120	@ 0x78
 8008852:	4832      	ldr	r0, [pc, #200]	@ (800891c <_printf_i+0x238>)
 8008854:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	6831      	ldr	r1, [r6, #0]
 800885c:	061f      	lsls	r7, r3, #24
 800885e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008862:	d402      	bmi.n	800886a <_printf_i+0x186>
 8008864:	065f      	lsls	r7, r3, #25
 8008866:	bf48      	it	mi
 8008868:	b2ad      	uxthmi	r5, r5
 800886a:	6031      	str	r1, [r6, #0]
 800886c:	07d9      	lsls	r1, r3, #31
 800886e:	bf44      	itt	mi
 8008870:	f043 0320 	orrmi.w	r3, r3, #32
 8008874:	6023      	strmi	r3, [r4, #0]
 8008876:	b11d      	cbz	r5, 8008880 <_printf_i+0x19c>
 8008878:	2310      	movs	r3, #16
 800887a:	e7ad      	b.n	80087d8 <_printf_i+0xf4>
 800887c:	4826      	ldr	r0, [pc, #152]	@ (8008918 <_printf_i+0x234>)
 800887e:	e7e9      	b.n	8008854 <_printf_i+0x170>
 8008880:	6823      	ldr	r3, [r4, #0]
 8008882:	f023 0320 	bic.w	r3, r3, #32
 8008886:	6023      	str	r3, [r4, #0]
 8008888:	e7f6      	b.n	8008878 <_printf_i+0x194>
 800888a:	4616      	mov	r6, r2
 800888c:	e7bd      	b.n	800880a <_printf_i+0x126>
 800888e:	6833      	ldr	r3, [r6, #0]
 8008890:	6825      	ldr	r5, [r4, #0]
 8008892:	1d18      	adds	r0, r3, #4
 8008894:	6961      	ldr	r1, [r4, #20]
 8008896:	6030      	str	r0, [r6, #0]
 8008898:	062e      	lsls	r6, r5, #24
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	d501      	bpl.n	80088a2 <_printf_i+0x1be>
 800889e:	6019      	str	r1, [r3, #0]
 80088a0:	e002      	b.n	80088a8 <_printf_i+0x1c4>
 80088a2:	0668      	lsls	r0, r5, #25
 80088a4:	d5fb      	bpl.n	800889e <_printf_i+0x1ba>
 80088a6:	8019      	strh	r1, [r3, #0]
 80088a8:	2300      	movs	r3, #0
 80088aa:	4616      	mov	r6, r2
 80088ac:	6123      	str	r3, [r4, #16]
 80088ae:	e7bc      	b.n	800882a <_printf_i+0x146>
 80088b0:	6833      	ldr	r3, [r6, #0]
 80088b2:	2100      	movs	r1, #0
 80088b4:	1d1a      	adds	r2, r3, #4
 80088b6:	6032      	str	r2, [r6, #0]
 80088b8:	681e      	ldr	r6, [r3, #0]
 80088ba:	6862      	ldr	r2, [r4, #4]
 80088bc:	4630      	mov	r0, r6
 80088be:	f000 f859 	bl	8008974 <memchr>
 80088c2:	b108      	cbz	r0, 80088c8 <_printf_i+0x1e4>
 80088c4:	1b80      	subs	r0, r0, r6
 80088c6:	6060      	str	r0, [r4, #4]
 80088c8:	6863      	ldr	r3, [r4, #4]
 80088ca:	6123      	str	r3, [r4, #16]
 80088cc:	2300      	movs	r3, #0
 80088ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088d2:	e7aa      	b.n	800882a <_printf_i+0x146>
 80088d4:	4632      	mov	r2, r6
 80088d6:	4649      	mov	r1, r9
 80088d8:	4640      	mov	r0, r8
 80088da:	6923      	ldr	r3, [r4, #16]
 80088dc:	47d0      	blx	sl
 80088de:	3001      	adds	r0, #1
 80088e0:	d0ad      	beq.n	800883e <_printf_i+0x15a>
 80088e2:	6823      	ldr	r3, [r4, #0]
 80088e4:	079b      	lsls	r3, r3, #30
 80088e6:	d413      	bmi.n	8008910 <_printf_i+0x22c>
 80088e8:	68e0      	ldr	r0, [r4, #12]
 80088ea:	9b03      	ldr	r3, [sp, #12]
 80088ec:	4298      	cmp	r0, r3
 80088ee:	bfb8      	it	lt
 80088f0:	4618      	movlt	r0, r3
 80088f2:	e7a6      	b.n	8008842 <_printf_i+0x15e>
 80088f4:	2301      	movs	r3, #1
 80088f6:	4632      	mov	r2, r6
 80088f8:	4649      	mov	r1, r9
 80088fa:	4640      	mov	r0, r8
 80088fc:	47d0      	blx	sl
 80088fe:	3001      	adds	r0, #1
 8008900:	d09d      	beq.n	800883e <_printf_i+0x15a>
 8008902:	3501      	adds	r5, #1
 8008904:	68e3      	ldr	r3, [r4, #12]
 8008906:	9903      	ldr	r1, [sp, #12]
 8008908:	1a5b      	subs	r3, r3, r1
 800890a:	42ab      	cmp	r3, r5
 800890c:	dcf2      	bgt.n	80088f4 <_printf_i+0x210>
 800890e:	e7eb      	b.n	80088e8 <_printf_i+0x204>
 8008910:	2500      	movs	r5, #0
 8008912:	f104 0619 	add.w	r6, r4, #25
 8008916:	e7f5      	b.n	8008904 <_printf_i+0x220>
 8008918:	080092c9 	.word	0x080092c9
 800891c:	080092da 	.word	0x080092da

08008920 <memmove>:
 8008920:	4288      	cmp	r0, r1
 8008922:	b510      	push	{r4, lr}
 8008924:	eb01 0402 	add.w	r4, r1, r2
 8008928:	d902      	bls.n	8008930 <memmove+0x10>
 800892a:	4284      	cmp	r4, r0
 800892c:	4623      	mov	r3, r4
 800892e:	d807      	bhi.n	8008940 <memmove+0x20>
 8008930:	1e43      	subs	r3, r0, #1
 8008932:	42a1      	cmp	r1, r4
 8008934:	d008      	beq.n	8008948 <memmove+0x28>
 8008936:	f811 2b01 	ldrb.w	r2, [r1], #1
 800893a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800893e:	e7f8      	b.n	8008932 <memmove+0x12>
 8008940:	4601      	mov	r1, r0
 8008942:	4402      	add	r2, r0
 8008944:	428a      	cmp	r2, r1
 8008946:	d100      	bne.n	800894a <memmove+0x2a>
 8008948:	bd10      	pop	{r4, pc}
 800894a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800894e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008952:	e7f7      	b.n	8008944 <memmove+0x24>

08008954 <_sbrk_r>:
 8008954:	b538      	push	{r3, r4, r5, lr}
 8008956:	2300      	movs	r3, #0
 8008958:	4d05      	ldr	r5, [pc, #20]	@ (8008970 <_sbrk_r+0x1c>)
 800895a:	4604      	mov	r4, r0
 800895c:	4608      	mov	r0, r1
 800895e:	602b      	str	r3, [r5, #0]
 8008960:	f7f8 fd20 	bl	80013a4 <_sbrk>
 8008964:	1c43      	adds	r3, r0, #1
 8008966:	d102      	bne.n	800896e <_sbrk_r+0x1a>
 8008968:	682b      	ldr	r3, [r5, #0]
 800896a:	b103      	cbz	r3, 800896e <_sbrk_r+0x1a>
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	bd38      	pop	{r3, r4, r5, pc}
 8008970:	20000590 	.word	0x20000590

08008974 <memchr>:
 8008974:	4603      	mov	r3, r0
 8008976:	b510      	push	{r4, lr}
 8008978:	b2c9      	uxtb	r1, r1
 800897a:	4402      	add	r2, r0
 800897c:	4293      	cmp	r3, r2
 800897e:	4618      	mov	r0, r3
 8008980:	d101      	bne.n	8008986 <memchr+0x12>
 8008982:	2000      	movs	r0, #0
 8008984:	e003      	b.n	800898e <memchr+0x1a>
 8008986:	7804      	ldrb	r4, [r0, #0]
 8008988:	3301      	adds	r3, #1
 800898a:	428c      	cmp	r4, r1
 800898c:	d1f6      	bne.n	800897c <memchr+0x8>
 800898e:	bd10      	pop	{r4, pc}

08008990 <_realloc_r>:
 8008990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008994:	4607      	mov	r7, r0
 8008996:	4614      	mov	r4, r2
 8008998:	460d      	mov	r5, r1
 800899a:	b921      	cbnz	r1, 80089a6 <_realloc_r+0x16>
 800899c:	4611      	mov	r1, r2
 800899e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089a2:	f7ff bc49 	b.w	8008238 <_malloc_r>
 80089a6:	b92a      	cbnz	r2, 80089b4 <_realloc_r+0x24>
 80089a8:	f7ff fbdc 	bl	8008164 <_free_r>
 80089ac:	4625      	mov	r5, r4
 80089ae:	4628      	mov	r0, r5
 80089b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b4:	f000 f81a 	bl	80089ec <_malloc_usable_size_r>
 80089b8:	4284      	cmp	r4, r0
 80089ba:	4606      	mov	r6, r0
 80089bc:	d802      	bhi.n	80089c4 <_realloc_r+0x34>
 80089be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089c2:	d8f4      	bhi.n	80089ae <_realloc_r+0x1e>
 80089c4:	4621      	mov	r1, r4
 80089c6:	4638      	mov	r0, r7
 80089c8:	f7ff fc36 	bl	8008238 <_malloc_r>
 80089cc:	4680      	mov	r8, r0
 80089ce:	b908      	cbnz	r0, 80089d4 <_realloc_r+0x44>
 80089d0:	4645      	mov	r5, r8
 80089d2:	e7ec      	b.n	80089ae <_realloc_r+0x1e>
 80089d4:	42b4      	cmp	r4, r6
 80089d6:	4622      	mov	r2, r4
 80089d8:	4629      	mov	r1, r5
 80089da:	bf28      	it	cs
 80089dc:	4632      	movcs	r2, r6
 80089de:	f7ff fbb3 	bl	8008148 <memcpy>
 80089e2:	4629      	mov	r1, r5
 80089e4:	4638      	mov	r0, r7
 80089e6:	f7ff fbbd 	bl	8008164 <_free_r>
 80089ea:	e7f1      	b.n	80089d0 <_realloc_r+0x40>

080089ec <_malloc_usable_size_r>:
 80089ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089f0:	1f18      	subs	r0, r3, #4
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	bfbc      	itt	lt
 80089f6:	580b      	ldrlt	r3, [r1, r0]
 80089f8:	18c0      	addlt	r0, r0, r3
 80089fa:	4770      	bx	lr

080089fc <_init>:
 80089fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089fe:	bf00      	nop
 8008a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a02:	bc08      	pop	{r3}
 8008a04:	469e      	mov	lr, r3
 8008a06:	4770      	bx	lr

08008a08 <_fini>:
 8008a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0a:	bf00      	nop
 8008a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a0e:	bc08      	pop	{r3}
 8008a10:	469e      	mov	lr, r3
 8008a12:	4770      	bx	lr
