# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do pwm_led_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_projects/DE10litePWM/source {E:/repos/ECEN5863_projects/DE10litePWM/source/pwm_led_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:22 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_projects/DE10litePWM/source" E:/repos/ECEN5863_projects/DE10litePWM/source/pwm_led_top.v 
# -- Compiling module pwm_led_top
# 
# Top level modules:
# 	pwm_led_top
# End time: 10:23:23 on Sep 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_projects/DE10litePWM/source {E:/repos/ECEN5863_projects/DE10litePWM/source/pwm_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:23 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_projects/DE10litePWM/source" E:/repos/ECEN5863_projects/DE10litePWM/source/pwm_gen.v 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:23:23 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_projects/DE10litePWM/source {E:/repos/ECEN5863_projects/DE10litePWM/source/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:23 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_projects/DE10litePWM/source" E:/repos/ECEN5863_projects/DE10litePWM/source/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 10:23:23 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_projects/DE10litePWM {E:/repos/ECEN5863_projects/DE10litePWM/pwm_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:23 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_projects/DE10litePWM" E:/repos/ECEN5863_projects/DE10litePWM/pwm_pll.v 
# -- Compiling module pwm_pll
# 
# Top level modules:
# 	pwm_pll
# End time: 10:23:23 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_projects/DE10litePWM/db {E:/repos/ECEN5863_projects/DE10litePWM/db/pwm_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:23 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_projects/DE10litePWM/db" E:/repos/ECEN5863_projects/DE10litePWM/db/pwm_pll_altpll.v 
# -- Compiling module pwm_pll_altpll
# 
# Top level modules:
# 	pwm_pll_altpll
# End time: 10:23:23 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.pwm_led_top -t ns -L E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
# vsim -gui -l msim_transcript work.pwm_led_top -t ns -L E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf 
# Start time: 10:27:22 on Sep 26,2020
# Loading work.pwm_led_top
# Loading work.pwm_pll
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.altpll
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.pll_iobuf
# Loading work.debouncer
# Loading work.pwm_gen
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.MF_cycloneiii_pll
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.cda_m_cntr
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.cda_n_cntr
# Loading E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf.cda_scale_cntr
add wave -position end  sim:/pwm_led_top/ARDUINO_IO
add wave -position end  sim:/pwm_led_top/LEDR
add wave -position end  sim:/pwm_led_top/MAX10_CLK1_50
add wave -position end  sim:/pwm_led_top/SW
add wave -position end  sim:/pwm_led_top/SYNTHESIZED_WIRE_0
add wave -position end  sim:/pwm_led_top/duty_cycle
add wave -position end  sim:/pwm_led_top/duty_cycle_clk
add wave -position end  sim:/pwm_led_top/pwm
add wave -position end  sim:/pwm_led_top/pwm_clk
force -freeze sim:/pwm_led_top/MAX10_CLK1_50 1 0, 0 {10 ns} -r 20
force -freeze sim:/pwm_led_top/duty_cycle_clk 1 0, 0 {1500 ns} -r 3000
force -freeze sim:/pwm_led_top/duty_cycle_clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/pwm_led_top/duty_cycle_clk 1 0, 0 {1500 ns} -r 3000
run
# ** Error (suppressible): (vsim-8630) /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v(15793): Infinity results from division operation.
# ** Error (suppressible): (vsim-8630) /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v(15793): Infinity results from division operation.
# ** Error (suppressible): (vsim-8630) /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v(15793): Infinity results from division operation.
force -freeze sim:/pwm_led_top/SW 000 0
run
run
#  Note : MAX 10 PLL locked to incoming clock
# Time: 300  Instance: pwm_led_top.b2v_inst.altpll_component.cycloneiii_pll.pll3
force -freeze sim:/pwm_led_top/SW 001 0
run
force -freeze sim:/pwm_led_top/SW 011 0
run
force -freeze sim:/pwm_led_top/SW 111 0
run
force -freeze sim:/pwm_led_top/SW 100 0
run
# End time: 10:40:25 on Sep 26,2020, Elapsed time: 0:13:03
# Errors: 3, Warnings: 0
