Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 13 16:10:51 2023
| Host         : DESKTOP-COD72UV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.555        0.000                      0                 6371        0.048        0.000                      0                 6371        3.750        0.000                       0                  2725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.555        0.000                      0                 6371        0.048        0.000                      0                 6371        3.750        0.000                       0                  2725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 3.145ns (39.623%)  route 4.792ns (60.377%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.940    13.002    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.423    14.764    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[27]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y76         FDRE (Setup_fdre_C_R)       -0.429    14.558    int_fp_don_top/cik1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 3.145ns (39.623%)  route 4.792ns (60.377%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.940    13.002    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.423    14.764    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[28]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y76         FDRE (Setup_fdre_C_R)       -0.429    14.558    int_fp_don_top/cik1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 3.145ns (39.623%)  route 4.792ns (60.377%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.940    13.002    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.423    14.764    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[29]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y76         FDRE (Setup_fdre_C_R)       -0.429    14.558    int_fp_don_top/cik1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 3.145ns (39.623%)  route 4.792ns (60.377%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.940    13.002    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.423    14.764    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  int_fp_don_top/cik1_reg[30]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y76         FDRE (Setup_fdre_C_R)       -0.429    14.558    int_fp_don_top/cik1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.145ns (40.364%)  route 4.647ns (59.636%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.795    12.856    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  int_fp_don_top/cik1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.424    14.765    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  int_fp_don_top/cik1_reg[23]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X46Y77         FDRE (Setup_fdre_C_R)       -0.524    14.464    int_fp_don_top/cik1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.145ns (40.364%)  route 4.647ns (59.636%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.795    12.856    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  int_fp_don_top/cik1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.424    14.765    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  int_fp_don_top/cik1_reg[24]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X46Y77         FDRE (Setup_fdre_C_R)       -0.524    14.464    int_fp_don_top/cik1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.145ns (40.364%)  route 4.647ns (59.636%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.795    12.856    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  int_fp_don_top/cik1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.424    14.765    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  int_fp_don_top/cik1_reg[25]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X46Y77         FDRE (Setup_fdre_C_R)       -0.524    14.464    int_fp_don_top/cik1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 3.145ns (39.964%)  route 4.725ns (60.036%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.873    12.934    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  int_fp_don_top/cik1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.425    14.766    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  int_fp_don_top/cik1_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X53Y74         FDRE (Setup_fdre_C_R)       -0.429    14.560    int_fp_don_top/cik1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 3.145ns (39.964%)  route 4.725ns (60.036%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.873    12.934    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  int_fp_don_top/cik1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.425    14.766    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  int_fp_don_top/cik1_reg[17]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X53Y74         FDRE (Setup_fdre_C_R)       -0.429    14.560    int_fp_don_top/cik1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 3.145ns (39.964%)  route 4.725ns (60.036%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.544     5.065    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.583     6.104    int_fp_don_top/x[2]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.778 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.892 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  int_fp_don_top/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    int_fp_don_top/x_reg[24]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  int_fp_don_top/x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.471    int_fp_don_top/x_reg[28]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.727 f  int_fp_don_top/x_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.819     8.547    int_fp_don_top/s11[31]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.302     8.849 r  int_fp_don_top/durum[0]_i_5/O
                         net (fo=1, routed)           0.000     8.849    int_fp_don_top/durum[0]_i_5_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.250 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.348    10.597    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.721 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.600    11.321    int_fp_don_top/sign_i_2_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  int_fp_don_top/cik1[31]_i_4/O
                         net (fo=2, routed)           0.493    11.938    int_fp_don_top/cik1[31]_i_4_n_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.873    12.934    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  int_fp_don_top/cik1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        1.425    14.766    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  int_fp_don_top/cik1_reg[18]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X53Y74         FDRE (Setup_fdre_C_R)       -0.429    14.560    int_fp_don_top/cik1_reg[18]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  1.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fp_toplama/sonuc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.810%)  route 0.242ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.549     1.432    fp_toplama/clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  fp_toplama/sonuc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  fp_toplama/sonuc_reg[5]/Q
                         net (fo=3, routed)           0.242     1.815    toplam_o[5]
    SLICE_X37Y71         FDRE                                         r  s1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.817     1.945    clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  s1_reg[5]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.071     1.767    s1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fp_bolmex/bolum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp_bolmex/bolumson_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.495%)  route 0.252ns (57.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.553     1.436    fp_bolmex/clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  fp_bolmex/bolum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  fp_bolmex/bolum_reg[20]/Q
                         net (fo=4, routed)           0.252     1.829    fp_bolmex/bolum_reg_n_0_[20]
    SLICE_X38Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  fp_bolmex/bolumson[21]_i_1/O
                         net (fo=1, routed)           0.000     1.874    fp_bolmex/bolumson[21]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  fp_bolmex/bolumson_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.820     1.948    fp_bolmex/clk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  fp_bolmex/bolumson_reg[21]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121     1.820    fp_bolmex/bolumson_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fp_toplama/sonuc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.561%)  route 0.256ns (64.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.549     1.432    fp_toplama/clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  fp_toplama/sonuc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  fp_toplama/sonuc_reg[8]/Q
                         net (fo=3, routed)           0.256     1.829    toplam_o[8]
    SLICE_X37Y71         FDRE                                         r  s1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.817     1.945    clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  s1_reg[8]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.076     1.772    s1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fp_bolmex/bolum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp_bolmex/bolumson_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.190ns (41.512%)  route 0.268ns (58.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.553     1.436    fp_bolmex/clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  fp_bolmex/bolum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  fp_bolmex/bolum_reg[20]/Q
                         net (fo=4, routed)           0.268     1.845    fp_bolmex/bolum_reg_n_0_[20]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.049     1.894 r  fp_bolmex/bolumson[20]_i_1/O
                         net (fo=1, routed)           0.000     1.894    fp_bolmex/bolumson[20]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  fp_bolmex/bolumson_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.820     1.948    fp_bolmex/clk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  fp_bolmex/bolumson_reg[20]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131     1.830    fp_bolmex/bolumson_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fp_toplama/sonuc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.063%)  route 0.227ns (63.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.550     1.433    fp_toplama/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  fp_toplama/sonuc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  fp_toplama/sonuc_reg[7]/Q
                         net (fo=3, routed)           0.227     1.788    toplam_o[7]
    SLICE_X37Y68         FDRE                                         r  s2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.820     1.948    clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  s2_reg[7]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.023     1.722    s2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combinee_top/memory_reg_r1_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  address_reg[0]/Q
                         net (fo=36, routed)          0.275     1.861    combinee_top/memory_reg_r1_0_15_6_7/ADDRD0
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.832     1.960    combinee_top/memory_reg_r1_0_15_6_7/WCLK
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    combinee_top/memory_reg_r1_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  address_reg[0]/Q
                         net (fo=36, routed)          0.275     1.861    combinee_top/memory_reg_r1_0_15_6_7/ADDRD0
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.832     1.960    combinee_top/memory_reg_r1_0_15_6_7/WCLK
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combinee_top/memory_reg_r1_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  address_reg[0]/Q
                         net (fo=36, routed)          0.275     1.861    combinee_top/memory_reg_r1_0_15_6_7/ADDRD0
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.832     1.960    combinee_top/memory_reg_r1_0_15_6_7/WCLK
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    combinee_top/memory_reg_r1_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combinee_top/memory_reg_r1_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  address_reg[0]/Q
                         net (fo=36, routed)          0.275     1.861    combinee_top/memory_reg_r1_0_15_6_7/ADDRD0
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.832     1.960    combinee_top/memory_reg_r1_0_15_6_7/WCLK
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    combinee_top/memory_reg_r1_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combinee_top/memory_reg_r1_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  address_reg[0]/Q
                         net (fo=36, routed)          0.275     1.861    combinee_top/memory_reg_r1_0_15_6_7/ADDRD0
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2724, routed)        0.832     1.960    combinee_top/memory_reg_r1_0_15_6_7/WCLK
    SLICE_X56Y60         RAMD32                                       r  combinee_top/memory_reg_r1_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    combinee_top/memory_reg_r1_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y66   A_i_cikarma_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y65   A_i_cikarma_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y66   A_i_cikarma_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y65   A_i_cikarma_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y65   A_i_cikarma_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y63   A_i_cikarma_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y65   A_i_cikarma_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y63   A_i_cikarma_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y63   A_i_cikarma_reg[17]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y62   RAM/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y62   RAM/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y62   RAM/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y62   RAM/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   RAM/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   RAM/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   RAM/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   RAM/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y58   combinee_top/memory_reg_r2_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y58   combinee_top/memory_reg_r2_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y61   combinee_top/memory_reg_r1_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y60   combinee_top/memory_reg_r1_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y60   combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1/CLK



