	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID", REG_SMC, 0x0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG", REG_SMC, 0x0, &ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG[0]), 0, 0 },
	{ "ixAZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0, &ixAZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL0", REG_SMC, 0x0, &ixAZALIA_CRC0_CHANNEL0[0], sizeof(ixAZALIA_CRC0_CHANNEL0)/sizeof(ixAZALIA_CRC0_CHANNEL0[0]), 0, 0 },
	{ "mmGLOBAL_CAPABILITIES", REG_MMIO, 0x0, &mmGLOBAL_CAPABILITIES[0], sizeof(mmGLOBAL_CAPABILITIES)/sizeof(mmGLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "ixDCIO_DEBUG_ID", REG_SMC, 0x0, &ixDCIO_DEBUG_ID[0], sizeof(ixDCIO_DEBUG_ID)/sizeof(ixDCIO_DEBUG_ID[0]), 0, 0 },
	{ "ixFMT_DEBUG_ID", REG_SMC, 0x0, &ixFMT_DEBUG_ID[0], sizeof(ixFMT_DEBUG_ID)/sizeof(ixFMT_DEBUG_ID[0]), 0, 0 },
	{ "ixATTR00", REG_SMC, 0x0, &ixATTR00[0], sizeof(ixATTR00)/sizeof(ixATTR00[0]), 0, 0 },
	{ "ixSEQ00", REG_SMC, 0x0, &ixSEQ00[0], sizeof(ixSEQ00)/sizeof(ixSEQ00[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x1, &ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID", REG_SMC, 0x1, &ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0]), 0, 0 },
	{ "ixAZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x1, &ixAZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmOUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x1, &mmOUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmOUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmOUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmINPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x1, &mmINPUT_PAYLOAD_CAPABILITY[0], sizeof(mmINPUT_PAYLOAD_CAPABILITY)/sizeof(mmINPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL1", REG_SMC, 0x1, &ixAZALIA_CRC0_CHANNEL1[0], sizeof(ixAZALIA_CRC0_CHANNEL1)/sizeof(ixAZALIA_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR0", REG_SMC, 0x1, &ixAUDIO_DESCRIPTOR0[0], sizeof(ixAUDIO_DESCRIPTOR0)/sizeof(ixAUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixDCIO_DEBUG1", REG_SMC, 0x1, &ixDCIO_DEBUG1[0], sizeof(ixDCIO_DEBUG1)/sizeof(ixDCIO_DEBUG1[0]), 0, 0 },
	{ "ixFMT_DEBUG0", REG_SMC, 0x1, &ixFMT_DEBUG0[0], sizeof(ixFMT_DEBUG0)/sizeof(ixFMT_DEBUG0[0]), 0, 0 },
	{ "ixATTR01", REG_SMC, 0x1, &ixATTR01[0], sizeof(ixATTR01)/sizeof(ixATTR01[0]), 0, 0 },
	{ "ixSEQ01", REG_SMC, 0x1, &ixSEQ01[0], sizeof(ixSEQ01)/sizeof(ixSEQ01[0]), 0, 0 },
	{ "mmCORB_LOWER_BASE_ADDRESS", REG_MMIO, 0x10, &mmCORB_LOWER_BASE_ADDRESS[0], sizeof(mmCORB_LOWER_BASE_ADDRESS)/sizeof(mmCORB_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION11", REG_SMC, 0x10, &ixSINK_DESCRIPTION11[0], sizeof(ixSINK_DESCRIPTION11)/sizeof(ixSINK_DESCRIPTION11[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_A", REG_SMC, 0x10, &ixDP_AUX1_DEBUG_A[0], sizeof(ixDP_AUX1_DEBUG_A)/sizeof(ixDP_AUX1_DEBUG_A[0]), 0, 0 },
	{ "ixDCIO_DEBUG10", REG_SMC, 0x10, &ixDCIO_DEBUG10[0], sizeof(ixDCIO_DEBUG10)/sizeof(ixDCIO_DEBUG10[0]), 0, 0 },
	{ "ixATTR10", REG_SMC, 0x10, &ixATTR10[0], sizeof(ixATTR10)/sizeof(ixATTR10[0]), 0, 0 },
	{ "ixCRT10", REG_SMC, 0x10, &ixCRT10[0], sizeof(ixCRT10)/sizeof(ixCRT10[0]), 0, 0 },
	{ "mmCORB_UPPER_BASE_ADDRESS", REG_MMIO, 0x11, &mmCORB_UPPER_BASE_ADDRESS[0], sizeof(mmCORB_UPPER_BASE_ADDRESS)/sizeof(mmCORB_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION12", REG_SMC, 0x11, &ixSINK_DESCRIPTION12[0], sizeof(ixSINK_DESCRIPTION12)/sizeof(ixSINK_DESCRIPTION12[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_B", REG_SMC, 0x11, &ixDP_AUX1_DEBUG_B[0], sizeof(ixDP_AUX1_DEBUG_B)/sizeof(ixDP_AUX1_DEBUG_B[0]), 0, 0 },
	{ "ixDCIO_DEBUG11", REG_SMC, 0x11, &ixDCIO_DEBUG11[0], sizeof(ixDCIO_DEBUG11)/sizeof(ixDCIO_DEBUG11[0]), 0, 0 },
	{ "ixATTR11", REG_SMC, 0x11, &ixATTR11[0], sizeof(ixATTR11)/sizeof(ixATTR11[0]), 0, 0 },
	{ "ixCRT11", REG_SMC, 0x11, &ixCRT11[0], sizeof(ixCRT11)/sizeof(ixCRT11[0]), 0, 0 },
	{ "mmDCCG_DS_DEBUG_CNTL", REG_MMIO, 0x112, &mmDCCG_DS_DEBUG_CNTL[0], sizeof(mmDCCG_DS_DEBUG_CNTL)/sizeof(mmDCCG_DS_DEBUG_CNTL[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_INCR", REG_MMIO, 0x113, &mmDCCG_DS_DTO_INCR[0], sizeof(mmDCCG_DS_DTO_INCR)/sizeof(mmDCCG_DS_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_MODULO", REG_MMIO, 0x114, &mmDCCG_DS_DTO_MODULO[0], sizeof(mmDCCG_DS_DTO_MODULO)/sizeof(mmDCCG_DS_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_DS_CNTL", REG_MMIO, 0x115, &mmDCCG_DS_CNTL[0], sizeof(mmDCCG_DS_CNTL)/sizeof(mmDCCG_DS_CNTL[0]), 0, 0 },
	{ "mmDCCG_DS_HW_CAL_INTERVAL", REG_MMIO, 0x116, &mmDCCG_DS_HW_CAL_INTERVAL[0], sizeof(mmDCCG_DS_HW_CAL_INTERVAL)/sizeof(mmDCCG_DS_HW_CAL_INTERVAL[0]), 0, 0 },
	{ "mmSYMCLKG_CLOCK_ENABLE", REG_MMIO, 0x117, &mmSYMCLKG_CLOCK_ENABLE[0], sizeof(mmSYMCLKG_CLOCK_ENABLE)/sizeof(mmSYMCLKG_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDPREFCLK_CNTL", REG_MMIO, 0x118, &mmDPREFCLK_CNTL[0], sizeof(mmDPREFCLK_CNTL)/sizeof(mmDPREFCLK_CNTL[0]), 0, 0 },
	{ "mmSCANIN_SOFT_RESET", REG_MMIO, 0x11e, &mmSCANIN_SOFT_RESET[0], sizeof(mmSCANIN_SOFT_RESET)/sizeof(mmSCANIN_SOFT_RESET[0]), 0, 0 },
	{ "mmVGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x12, &mmVGA_MEM_WRITE_PAGE_ADDR[0], sizeof(mmVGA_MEM_WRITE_PAGE_ADDR)/sizeof(mmVGA_MEM_WRITE_PAGE_ADDR[0]), 0, 0 },
	{ "mmCORB_WRITE_POINTER", REG_MMIO, 0x12, &mmCORB_WRITE_POINTER[0], sizeof(mmCORB_WRITE_POINTER)/sizeof(mmCORB_WRITE_POINTER[0]), 0, 0 },
	{ "mmCORB_READ_POINTER", REG_MMIO, 0x12, &mmCORB_READ_POINTER[0], sizeof(mmCORB_READ_POINTER)/sizeof(mmCORB_READ_POINTER[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_C", REG_SMC, 0x12, &ixDP_AUX1_DEBUG_C[0], sizeof(ixDP_AUX1_DEBUG_C)/sizeof(ixDP_AUX1_DEBUG_C[0]), 0, 0 },
	{ "ixDCIO_DEBUG12", REG_SMC, 0x12, &ixDCIO_DEBUG12[0], sizeof(ixDCIO_DEBUG12)/sizeof(ixDCIO_DEBUG12[0]), 0, 0 },
	{ "ixATTR12", REG_SMC, 0x12, &ixATTR12[0], sizeof(ixATTR12)/sizeof(ixATTR12[0]), 0, 0 },
	{ "ixCRT12", REG_SMC, 0x12, &ixCRT12[0], sizeof(ixCRT12)/sizeof(ixCRT12[0]), 0, 0 },
	{ "mmDCCG_GTC_CNTL", REG_MMIO, 0x120, &mmDCCG_GTC_CNTL[0], sizeof(mmDCCG_GTC_CNTL)/sizeof(mmDCCG_GTC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_INCR", REG_MMIO, 0x121, &mmDCCG_GTC_DTO_INCR[0], sizeof(mmDCCG_GTC_DTO_INCR)/sizeof(mmDCCG_GTC_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_MODULO", REG_MMIO, 0x122, &mmDCCG_GTC_DTO_MODULO[0], sizeof(mmDCCG_GTC_DTO_MODULO)/sizeof(mmDCCG_GTC_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_GTC_CURRENT", REG_MMIO, 0x123, &mmDCCG_GTC_CURRENT[0], sizeof(mmDCCG_GTC_CURRENT)/sizeof(mmDCCG_GTC_CURRENT[0]), 0, 0 },
	{ "mmDENTIST_DISPCLK_CNTL", REG_MMIO, 0x124, &mmDENTIST_DISPCLK_CNTL[0], sizeof(mmDENTIST_DISPCLK_CNTL)/sizeof(mmDENTIST_DISPCLK_CNTL[0]), 0, 0 },
	{ "mmDAC_CLK_ENABLE", REG_MMIO, 0x128, &mmDAC_CLK_ENABLE[0], sizeof(mmDAC_CLK_ENABLE)/sizeof(mmDAC_CLK_ENABLE[0]), 0, 0 },
	{ "mmDVO_CLK_ENABLE", REG_MMIO, 0x129, &mmDVO_CLK_ENABLE[0], sizeof(mmDVO_CLK_ENABLE)/sizeof(mmDVO_CLK_ENABLE[0]), 0, 0 },
	{ "mmDMCU_SMU_INTERRUPT_CNTL", REG_MMIO, 0x12c, &mmDMCU_SMU_INTERRUPT_CNTL[0], sizeof(mmDMCU_SMU_INTERRUPT_CNTL)/sizeof(mmDMCU_SMU_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmSMU_CONTROL", REG_MMIO, 0x12d, &mmSMU_CONTROL[0], sizeof(mmSMU_CONTROL)/sizeof(mmSMU_CONTROL[0]), 0, 0 },
	{ "mmSMU_INTERRUPT_CONTROL", REG_MMIO, 0x12e, &mmSMU_INTERRUPT_CONTROL[0], sizeof(mmSMU_INTERRUPT_CONTROL)/sizeof(mmSMU_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmVGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x13, &mmVGA_MEM_READ_PAGE_ADDR[0], sizeof(mmVGA_MEM_READ_PAGE_ADDR)/sizeof(mmVGA_MEM_READ_PAGE_ADDR[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION14", REG_SMC, 0x13, &ixSINK_DESCRIPTION14[0], sizeof(ixSINK_DESCRIPTION14)/sizeof(ixSINK_DESCRIPTION14[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_D", REG_SMC, 0x13, &ixDP_AUX1_DEBUG_D[0], sizeof(ixDP_AUX1_DEBUG_D)/sizeof(ixDP_AUX1_DEBUG_D[0]), 0, 0 },
	{ "ixDCIO_DEBUG13", REG_SMC, 0x13, &ixDCIO_DEBUG13[0], sizeof(ixDCIO_DEBUG13)/sizeof(ixDCIO_DEBUG13[0]), 0, 0 },
	{ "mmCORB_STATUS", REG_MMIO, 0x13, &mmCORB_STATUS[0], sizeof(mmCORB_STATUS)/sizeof(mmCORB_STATUS[0]), 0, 0 },
	{ "mmCORB_SIZE", REG_MMIO, 0x13, &mmCORB_SIZE[0], sizeof(mmCORB_SIZE)/sizeof(mmCORB_SIZE[0]), 0, 0 },
	{ "ixATTR13", REG_SMC, 0x13, &ixATTR13[0], sizeof(ixATTR13)/sizeof(ixATTR13[0]), 0, 0 },
	{ "ixCRT13", REG_SMC, 0x13, &ixCRT13[0], sizeof(ixCRT13)/sizeof(ixCRT13[0]), 0, 0 },
	{ "mmMILLISECOND_TIME_BASE_DIV", REG_MMIO, 0x130, &mmMILLISECOND_TIME_BASE_DIV[0], sizeof(mmMILLISECOND_TIME_BASE_DIV)/sizeof(mmMILLISECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPCLK_FREQ_CHANGE_CNTL", REG_MMIO, 0x131, &mmDISPCLK_FREQ_CHANGE_CNTL[0], sizeof(mmDISPCLK_FREQ_CHANGE_CNTL)/sizeof(mmDISPCLK_FREQ_CHANGE_CNTL[0]), 0, 0 },
	{ "mmLIGHT_SLEEP_CNTL", REG_MMIO, 0x132, &mmLIGHT_SLEEP_CNTL[0], sizeof(mmLIGHT_SLEEP_CNTL)/sizeof(mmLIGHT_SLEEP_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL", REG_MMIO, 0x133, &mmDCCG_PERFMON_CNTL[0], sizeof(mmDCCG_PERFMON_CNTL)/sizeof(mmDCCG_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL", REG_MMIO, 0x134, &mmDCCG_GATE_DISABLE_CNTL[0], sizeof(mmDCCG_GATE_DISABLE_CNTL)/sizeof(mmDCCG_GATE_DISABLE_CNTL[0]), 0, 0 },
	{ "mmDISPCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x135, &mmDISPCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmSCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x136, &mmSCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CAC_STATUS", REG_MMIO, 0x137, &mmDCCG_CAC_STATUS[0], sizeof(mmDCCG_CAC_STATUS)/sizeof(mmDCCG_CAC_STATUS[0]), 0, 0 },
	{ "mmPIXCLK1_RESYNC_CNTL", REG_MMIO, 0x138, &mmPIXCLK1_RESYNC_CNTL[0], sizeof(mmPIXCLK1_RESYNC_CNTL)/sizeof(mmPIXCLK1_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK2_RESYNC_CNTL", REG_MMIO, 0x139, &mmPIXCLK2_RESYNC_CNTL[0], sizeof(mmPIXCLK2_RESYNC_CNTL)/sizeof(mmPIXCLK2_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK0_RESYNC_CNTL", REG_MMIO, 0x13a, &mmPIXCLK0_RESYNC_CNTL[0], sizeof(mmPIXCLK0_RESYNC_CNTL)/sizeof(mmPIXCLK0_RESYNC_CNTL[0]), 0, 0 },
	{ "mmMICROSECOND_TIME_BASE_DIV", REG_MMIO, 0x13b, &mmMICROSECOND_TIME_BASE_DIV[0], sizeof(mmMICROSECOND_TIME_BASE_DIV)/sizeof(mmMICROSECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPPLL_BG_CNTL", REG_MMIO, 0x13c, &mmDISPPLL_BG_CNTL[0], sizeof(mmDISPPLL_BG_CNTL)/sizeof(mmDISPPLL_BG_CNTL[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET", REG_MMIO, 0x13d, &mmDIG_SOFT_RESET[0], sizeof(mmDIG_SOFT_RESET)/sizeof(mmDIG_SOFT_RESET[0]), 0, 0 },
	{ "mmDCCG_DISP_CNTL_REG", REG_MMIO, 0x13f, &mmDCCG_DISP_CNTL_REG[0], sizeof(mmDCCG_DISP_CNTL_REG)/sizeof(mmDCCG_DISP_CNTL_REG[0]), 0, 0 },
	{ "mmRIRB_LOWER_BASE_ADDRESS", REG_MMIO, 0x14, &mmRIRB_LOWER_BASE_ADDRESS[0], sizeof(mmRIRB_LOWER_BASE_ADDRESS)/sizeof(mmRIRB_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION15", REG_SMC, 0x14, &ixSINK_DESCRIPTION15[0], sizeof(ixSINK_DESCRIPTION15)/sizeof(ixSINK_DESCRIPTION15[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_E", REG_SMC, 0x14, &ixDP_AUX1_DEBUG_E[0], sizeof(ixDP_AUX1_DEBUG_E)/sizeof(ixDP_AUX1_DEBUG_E[0]), 0, 0 },
	{ "ixDCIO_DEBUG14", REG_SMC, 0x14, &ixDCIO_DEBUG14[0], sizeof(ixDCIO_DEBUG14)/sizeof(ixDCIO_DEBUG14[0]), 0, 0 },
	{ "ixATTR14", REG_SMC, 0x14, &ixATTR14[0], sizeof(ixATTR14)/sizeof(ixATTR14[0]), 0, 0 },
	{ "ixCRT14", REG_SMC, 0x14, &ixCRT14[0], sizeof(ixCRT14)/sizeof(ixCRT14[0]), 0, 0 },
	{ "mmCRTC0_PIXEL_RATE_CNTL", REG_MMIO, 0x140, &mmCRTC0_PIXEL_RATE_CNTL[0], sizeof(mmCRTC0_PIXEL_RATE_CNTL)/sizeof(mmCRTC0_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO0_PHASE", REG_MMIO, 0x141, &mmDP_DTO0_PHASE[0], sizeof(mmDP_DTO0_PHASE)/sizeof(mmDP_DTO0_PHASE[0]), 0, 0 },
	{ "mmDP_DTO0_MODULO", REG_MMIO, 0x142, &mmDP_DTO0_MODULO[0], sizeof(mmDP_DTO0_MODULO)/sizeof(mmDP_DTO0_MODULO[0]), 0, 0 },
	{ "mmCRTC1_PIXEL_RATE_CNTL", REG_MMIO, 0x144, &mmCRTC1_PIXEL_RATE_CNTL[0], sizeof(mmCRTC1_PIXEL_RATE_CNTL)/sizeof(mmCRTC1_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO1_PHASE", REG_MMIO, 0x145, &mmDP_DTO1_PHASE[0], sizeof(mmDP_DTO1_PHASE)/sizeof(mmDP_DTO1_PHASE[0]), 0, 0 },
	{ "mmDP_DTO1_MODULO", REG_MMIO, 0x146, &mmDP_DTO1_MODULO[0], sizeof(mmDP_DTO1_MODULO)/sizeof(mmDP_DTO1_MODULO[0]), 0, 0 },
	{ "mmCRTC2_PIXEL_RATE_CNTL", REG_MMIO, 0x148, &mmCRTC2_PIXEL_RATE_CNTL[0], sizeof(mmCRTC2_PIXEL_RATE_CNTL)/sizeof(mmCRTC2_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO2_PHASE", REG_MMIO, 0x149, &mmDP_DTO2_PHASE[0], sizeof(mmDP_DTO2_PHASE)/sizeof(mmDP_DTO2_PHASE[0]), 0, 0 },
	{ "mmDP_DTO2_MODULO", REG_MMIO, 0x14a, &mmDP_DTO2_MODULO[0], sizeof(mmDP_DTO2_MODULO)/sizeof(mmDP_DTO2_MODULO[0]), 0, 0 },
	{ "mmCRTC3_PIXEL_RATE_CNTL", REG_MMIO, 0x14c, &mmCRTC3_PIXEL_RATE_CNTL[0], sizeof(mmCRTC3_PIXEL_RATE_CNTL)/sizeof(mmCRTC3_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO3_PHASE", REG_MMIO, 0x14d, &mmDP_DTO3_PHASE[0], sizeof(mmDP_DTO3_PHASE)/sizeof(mmDP_DTO3_PHASE[0]), 0, 0 },
	{ "mmDP_DTO3_MODULO", REG_MMIO, 0x14e, &mmDP_DTO3_MODULO[0], sizeof(mmDP_DTO3_MODULO)/sizeof(mmDP_DTO3_MODULO[0]), 0, 0 },
	{ "mmRIRB_UPPER_BASE_ADDRESS", REG_MMIO, 0x15, &mmRIRB_UPPER_BASE_ADDRESS[0], sizeof(mmRIRB_UPPER_BASE_ADDRESS)/sizeof(mmRIRB_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION16", REG_SMC, 0x15, &ixSINK_DESCRIPTION16[0], sizeof(ixSINK_DESCRIPTION16)/sizeof(ixSINK_DESCRIPTION16[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_F", REG_SMC, 0x15, &ixDP_AUX1_DEBUG_F[0], sizeof(ixDP_AUX1_DEBUG_F)/sizeof(ixDP_AUX1_DEBUG_F[0]), 0, 0 },
	{ "ixDCIO_DEBUG15", REG_SMC, 0x15, &ixDCIO_DEBUG15[0], sizeof(ixDCIO_DEBUG15)/sizeof(ixDCIO_DEBUG15[0]), 0, 0 },
	{ "ixCRT15", REG_SMC, 0x15, &ixCRT15[0], sizeof(ixCRT15)/sizeof(ixCRT15[0]), 0, 0 },
	{ "mmCRTC4_PIXEL_RATE_CNTL", REG_MMIO, 0x150, &mmCRTC4_PIXEL_RATE_CNTL[0], sizeof(mmCRTC4_PIXEL_RATE_CNTL)/sizeof(mmCRTC4_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO4_PHASE", REG_MMIO, 0x151, &mmDP_DTO4_PHASE[0], sizeof(mmDP_DTO4_PHASE)/sizeof(mmDP_DTO4_PHASE[0]), 0, 0 },
	{ "mmDP_DTO4_MODULO", REG_MMIO, 0x152, &mmDP_DTO4_MODULO[0], sizeof(mmDP_DTO4_MODULO)/sizeof(mmDP_DTO4_MODULO[0]), 0, 0 },
	{ "mmCRTC5_PIXEL_RATE_CNTL", REG_MMIO, 0x154, &mmCRTC5_PIXEL_RATE_CNTL[0], sizeof(mmCRTC5_PIXEL_RATE_CNTL)/sizeof(mmCRTC5_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO5_PHASE", REG_MMIO, 0x155, &mmDP_DTO5_PHASE[0], sizeof(mmDP_DTO5_PHASE)/sizeof(mmDP_DTO5_PHASE[0]), 0, 0 },
	{ "mmDP_DTO5_MODULO", REG_MMIO, 0x156, &mmDP_DTO5_MODULO[0], sizeof(mmDP_DTO5_MODULO)/sizeof(mmDP_DTO5_MODULO[0]), 0, 0 },
	{ "mmDCFE0_SOFT_RESET", REG_MMIO, 0x158, &mmDCFE0_SOFT_RESET[0], sizeof(mmDCFE0_SOFT_RESET)/sizeof(mmDCFE0_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE1_SOFT_RESET", REG_MMIO, 0x159, &mmDCFE1_SOFT_RESET[0], sizeof(mmDCFE1_SOFT_RESET)/sizeof(mmDCFE1_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE2_SOFT_RESET", REG_MMIO, 0x15a, &mmDCFE2_SOFT_RESET[0], sizeof(mmDCFE2_SOFT_RESET)/sizeof(mmDCFE2_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE3_SOFT_RESET", REG_MMIO, 0x15b, &mmDCFE3_SOFT_RESET[0], sizeof(mmDCFE3_SOFT_RESET)/sizeof(mmDCFE3_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE4_SOFT_RESET", REG_MMIO, 0x15c, &mmDCFE4_SOFT_RESET[0], sizeof(mmDCFE4_SOFT_RESET)/sizeof(mmDCFE4_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE5_SOFT_RESET", REG_MMIO, 0x15d, &mmDCFE5_SOFT_RESET[0], sizeof(mmDCFE5_SOFT_RESET)/sizeof(mmDCFE5_SOFT_RESET[0]), 0, 0 },
	{ "mmDCI_SOFT_RESET", REG_MMIO, 0x15e, &mmDCI_SOFT_RESET[0], sizeof(mmDCI_SOFT_RESET)/sizeof(mmDCI_SOFT_RESET[0]), 0, 0 },
	{ "mmDCCG_SOFT_RESET", REG_MMIO, 0x15f, &mmDCCG_SOFT_RESET[0], sizeof(mmDCCG_SOFT_RESET)/sizeof(mmDCCG_SOFT_RESET[0]), 0, 0 },
	{ "mmRESPONSE_INTERRUPT_COUNT", REG_MMIO, 0x16, &mmRESPONSE_INTERRUPT_COUNT[0], sizeof(mmRESPONSE_INTERRUPT_COUNT)/sizeof(mmRESPONSE_INTERRUPT_COUNT[0]), 0, 0 },
	{ "mmRIRB_WRITE_POINTER", REG_MMIO, 0x16, &mmRIRB_WRITE_POINTER[0], sizeof(mmRIRB_WRITE_POINTER)/sizeof(mmRIRB_WRITE_POINTER[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_G", REG_SMC, 0x16, &ixDP_AUX1_DEBUG_G[0], sizeof(ixDP_AUX1_DEBUG_G)/sizeof(ixDP_AUX1_DEBUG_G[0]), 0, 0 },
	{ "ixCRT16", REG_SMC, 0x16, &ixCRT16[0], sizeof(ixCRT16)/sizeof(ixCRT16[0]), 0, 0 },
	{ "mmSYMCLKA_CLOCK_ENABLE", REG_MMIO, 0x160, &mmSYMCLKA_CLOCK_ENABLE[0], sizeof(mmSYMCLKA_CLOCK_ENABLE)/sizeof(mmSYMCLKA_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDMCU_CTRL", REG_MMIO, 0x1600, &mmDMCU_CTRL[0], sizeof(mmDMCU_CTRL)/sizeof(mmDMCU_CTRL[0]), 0, 0 },
	{ "mmDMCU_STATUS", REG_MMIO, 0x1601, &mmDMCU_STATUS[0], sizeof(mmDMCU_STATUS)/sizeof(mmDMCU_STATUS[0]), 0, 0 },
	{ "mmDMCU_PC_START_ADDR", REG_MMIO, 0x1602, &mmDMCU_PC_START_ADDR[0], sizeof(mmDMCU_PC_START_ADDR)/sizeof(mmDMCU_PC_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_START_ADDR", REG_MMIO, 0x1603, &mmDMCU_FW_START_ADDR[0], sizeof(mmDMCU_FW_START_ADDR)/sizeof(mmDMCU_FW_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_END_ADDR", REG_MMIO, 0x1604, &mmDMCU_FW_END_ADDR[0], sizeof(mmDMCU_FW_END_ADDR)/sizeof(mmDMCU_FW_END_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_ISR_START_ADDR", REG_MMIO, 0x1605, &mmDMCU_FW_ISR_START_ADDR[0], sizeof(mmDMCU_FW_ISR_START_ADDR)/sizeof(mmDMCU_FW_ISR_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_CS_HI", REG_MMIO, 0x1606, &mmDMCU_FW_CS_HI[0], sizeof(mmDMCU_FW_CS_HI)/sizeof(mmDMCU_FW_CS_HI[0]), 0, 0 },
	{ "mmDMCU_FW_CS_LO", REG_MMIO, 0x1607, &mmDMCU_FW_CS_LO[0], sizeof(mmDMCU_FW_CS_LO)/sizeof(mmDMCU_FW_CS_LO[0]), 0, 0 },
	{ "mmDMCU_RAM_ACCESS_CTRL", REG_MMIO, 0x1608, &mmDMCU_RAM_ACCESS_CTRL[0], sizeof(mmDMCU_RAM_ACCESS_CTRL)/sizeof(mmDMCU_RAM_ACCESS_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_CTRL", REG_MMIO, 0x1609, &mmDMCU_ERAM_WR_CTRL[0], sizeof(mmDMCU_ERAM_WR_CTRL)/sizeof(mmDMCU_ERAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_DATA", REG_MMIO, 0x160a, &mmDMCU_ERAM_WR_DATA[0], sizeof(mmDMCU_ERAM_WR_DATA)/sizeof(mmDMCU_ERAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_CTRL", REG_MMIO, 0x160b, &mmDMCU_ERAM_RD_CTRL[0], sizeof(mmDMCU_ERAM_RD_CTRL)/sizeof(mmDMCU_ERAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_DATA", REG_MMIO, 0x160c, &mmDMCU_ERAM_RD_DATA[0], sizeof(mmDMCU_ERAM_RD_DATA)/sizeof(mmDMCU_ERAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_CTRL", REG_MMIO, 0x160d, &mmDMCU_IRAM_WR_CTRL[0], sizeof(mmDMCU_IRAM_WR_CTRL)/sizeof(mmDMCU_IRAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_DATA", REG_MMIO, 0x160e, &mmDMCU_IRAM_WR_DATA[0], sizeof(mmDMCU_IRAM_WR_DATA)/sizeof(mmDMCU_IRAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_CTRL", REG_MMIO, 0x160f, &mmDMCU_IRAM_RD_CTRL[0], sizeof(mmDMCU_IRAM_RD_CTRL)/sizeof(mmDMCU_IRAM_RD_CTRL[0]), 0, 0 },
	{ "mmSYMCLKB_CLOCK_ENABLE", REG_MMIO, 0x161, &mmSYMCLKB_CLOCK_ENABLE[0], sizeof(mmSYMCLKB_CLOCK_ENABLE)/sizeof(mmSYMCLKB_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_DATA", REG_MMIO, 0x1610, &mmDMCU_IRAM_RD_DATA[0], sizeof(mmDMCU_IRAM_RD_DATA)/sizeof(mmDMCU_IRAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_EVENT_TRIGGER", REG_MMIO, 0x1611, &mmDMCU_EVENT_TRIGGER[0], sizeof(mmDMCU_EVENT_TRIGGER)/sizeof(mmDMCU_EVENT_TRIGGER[0]), 0, 0 },
	{ "mmDMCU_UC_INTERNAL_INT_STATUS", REG_MMIO, 0x1612, &mmDMCU_UC_INTERNAL_INT_STATUS[0], sizeof(mmDMCU_UC_INTERNAL_INT_STATUS)/sizeof(mmDMCU_UC_INTERNAL_INT_STATUS[0]), 0, 0 },
	{ "mmDMCU_SS_INTERRUPT_CNTL_STATUS", REG_MMIO, 0x1613, &mmDMCU_SS_INTERRUPT_CNTL_STATUS[0], sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS)/sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS", REG_MMIO, 0x1614, &mmDMCU_INTERRUPT_STATUS[0], sizeof(mmDMCU_INTERRUPT_STATUS)/sizeof(mmDMCU_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_HOST_EN_MASK", REG_MMIO, 0x1615, &mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK", REG_MMIO, 0x1616, &mmDMCU_INTERRUPT_TO_UC_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL", REG_MMIO, 0x1617, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0]), 0, 0 },
	{ "mmDC_DMCU_SCRATCH", REG_MMIO, 0x1618, &mmDC_DMCU_SCRATCH[0], sizeof(mmDC_DMCU_SCRATCH)/sizeof(mmDC_DMCU_SCRATCH[0]), 0, 0 },
	{ "mmDMCU_INT_CNT", REG_MMIO, 0x1619, &mmDMCU_INT_CNT[0], sizeof(mmDMCU_INT_CNT)/sizeof(mmDMCU_INT_CNT[0]), 0, 0 },
	{ "mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS", REG_MMIO, 0x161a, &mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0], sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS)/sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0]), 0, 0 },
	{ "mmDMCU_UC_CLK_GATING_CNTL", REG_MMIO, 0x161b, &mmDMCU_UC_CLK_GATING_CNTL[0], sizeof(mmDMCU_UC_CLK_GATING_CNTL)/sizeof(mmDMCU_UC_CLK_GATING_CNTL[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG1", REG_MMIO, 0x161c, &mmMASTER_COMM_DATA_REG1[0], sizeof(mmMASTER_COMM_DATA_REG1)/sizeof(mmMASTER_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG2", REG_MMIO, 0x161d, &mmMASTER_COMM_DATA_REG2[0], sizeof(mmMASTER_COMM_DATA_REG2)/sizeof(mmMASTER_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG3", REG_MMIO, 0x161e, &mmMASTER_COMM_DATA_REG3[0], sizeof(mmMASTER_COMM_DATA_REG3)/sizeof(mmMASTER_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmMASTER_COMM_CMD_REG", REG_MMIO, 0x161f, &mmMASTER_COMM_CMD_REG[0], sizeof(mmMASTER_COMM_CMD_REG)/sizeof(mmMASTER_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSYMCLKC_CLOCK_ENABLE", REG_MMIO, 0x162, &mmSYMCLKC_CLOCK_ENABLE[0], sizeof(mmSYMCLKC_CLOCK_ENABLE)/sizeof(mmSYMCLKC_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmMASTER_COMM_CNTL_REG", REG_MMIO, 0x1620, &mmMASTER_COMM_CNTL_REG[0], sizeof(mmMASTER_COMM_CNTL_REG)/sizeof(mmMASTER_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG1", REG_MMIO, 0x1621, &mmSLAVE_COMM_DATA_REG1[0], sizeof(mmSLAVE_COMM_DATA_REG1)/sizeof(mmSLAVE_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG2", REG_MMIO, 0x1622, &mmSLAVE_COMM_DATA_REG2[0], sizeof(mmSLAVE_COMM_DATA_REG2)/sizeof(mmSLAVE_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG3", REG_MMIO, 0x1623, &mmSLAVE_COMM_DATA_REG3[0], sizeof(mmSLAVE_COMM_DATA_REG3)/sizeof(mmSLAVE_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmSLAVE_COMM_CMD_REG", REG_MMIO, 0x1624, &mmSLAVE_COMM_CMD_REG[0], sizeof(mmSLAVE_COMM_CMD_REG)/sizeof(mmSLAVE_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_CNTL_REG", REG_MMIO, 0x1625, &mmSLAVE_COMM_CNTL_REG[0], sizeof(mmSLAVE_COMM_CNTL_REG)/sizeof(mmSLAVE_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmDMCU_TEST_DEBUG_INDEX", REG_MMIO, 0x1626, &mmDMCU_TEST_DEBUG_INDEX[0], sizeof(mmDMCU_TEST_DEBUG_INDEX)/sizeof(mmDMCU_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMCU_TEST_DEBUG_DATA", REG_MMIO, 0x1627, &mmDMCU_TEST_DEBUG_DATA[0], sizeof(mmDMCU_TEST_DEBUG_DATA)/sizeof(mmDMCU_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBL1_PWM_AMBIENT_LIGHT_LEVEL", REG_MMIO, 0x1628, &mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0], sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL)/sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_USER_LEVEL", REG_MMIO, 0x1629, &mmBL1_PWM_USER_LEVEL[0], sizeof(mmBL1_PWM_USER_LEVEL)/sizeof(mmBL1_PWM_USER_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_TARGET_ABM_LEVEL", REG_MMIO, 0x162a, &mmBL1_PWM_TARGET_ABM_LEVEL[0], sizeof(mmBL1_PWM_TARGET_ABM_LEVEL)/sizeof(mmBL1_PWM_TARGET_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_CURRENT_ABM_LEVEL", REG_MMIO, 0x162b, &mmBL1_PWM_CURRENT_ABM_LEVEL[0], sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL)/sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_FINAL_DUTY_CYCLE", REG_MMIO, 0x162c, &mmBL1_PWM_FINAL_DUTY_CYCLE[0], sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE)/sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_MINIMUM_DUTY_CYCLE", REG_MMIO, 0x162d, &mmBL1_PWM_MINIMUM_DUTY_CYCLE[0], sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE)/sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_ABM_CNTL", REG_MMIO, 0x162e, &mmBL1_PWM_ABM_CNTL[0], sizeof(mmBL1_PWM_ABM_CNTL)/sizeof(mmBL1_PWM_ABM_CNTL[0]), 0, 0 },
	{ "mmBL1_PWM_BL_UPDATE_SAMPLE_RATE", REG_MMIO, 0x162f, &mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0], sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE)/sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0]), 0, 0 },
	{ "mmSYMCLKD_CLOCK_ENABLE", REG_MMIO, 0x163, &mmSYMCLKD_CLOCK_ENABLE[0], sizeof(mmSYMCLKD_CLOCK_ENABLE)/sizeof(mmSYMCLKD_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmBL1_PWM_GRP2_REG_LOCK", REG_MMIO, 0x1630, &mmBL1_PWM_GRP2_REG_LOCK[0], sizeof(mmBL1_PWM_GRP2_REG_LOCK)/sizeof(mmBL1_PWM_GRP2_REG_LOCK[0]), 0, 0 },
	{ "mmDC_ABM1_CNTL", REG_MMIO, 0x1638, &mmDC_ABM1_CNTL[0], sizeof(mmDC_ABM1_CNTL)/sizeof(mmDC_ABM1_CNTL[0]), 0, 0 },
	{ "mmDC_ABM1_IPCSC_COEFF_SEL", REG_MMIO, 0x1639, &mmDC_ABM1_IPCSC_COEFF_SEL[0], sizeof(mmDC_ABM1_IPCSC_COEFF_SEL)/sizeof(mmDC_ABM1_IPCSC_COEFF_SEL[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_0", REG_MMIO, 0x163a, &mmDC_ABM1_ACE_OFFSET_SLOPE_0[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_1", REG_MMIO, 0x163b, &mmDC_ABM1_ACE_OFFSET_SLOPE_1[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_2", REG_MMIO, 0x163c, &mmDC_ABM1_ACE_OFFSET_SLOPE_2[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_3", REG_MMIO, 0x163d, &mmDC_ABM1_ACE_OFFSET_SLOPE_3[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_4", REG_MMIO, 0x163e, &mmDC_ABM1_ACE_OFFSET_SLOPE_4[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_12", REG_MMIO, 0x163f, &mmDC_ABM1_ACE_THRES_12[0], sizeof(mmDC_ABM1_ACE_THRES_12)/sizeof(mmDC_ABM1_ACE_THRES_12[0]), 0, 0 },
	{ "mmSYMCLKE_CLOCK_ENABLE", REG_MMIO, 0x164, &mmSYMCLKE_CLOCK_ENABLE[0], sizeof(mmSYMCLKE_CLOCK_ENABLE)/sizeof(mmSYMCLKE_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_34", REG_MMIO, 0x1640, &mmDC_ABM1_ACE_THRES_34[0], sizeof(mmDC_ABM1_ACE_THRES_34)/sizeof(mmDC_ABM1_ACE_THRES_34[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_CNTL_MISC", REG_MMIO, 0x1641, &mmDC_ABM1_ACE_CNTL_MISC[0], sizeof(mmDC_ABM1_ACE_CNTL_MISC)/sizeof(mmDC_ABM1_ACE_CNTL_MISC[0]), 0, 0 },
	{ "mmDC_ABM1_DEBUG_MISC", REG_MMIO, 0x1649, &mmDC_ABM1_DEBUG_MISC[0], sizeof(mmDC_ABM1_DEBUG_MISC)/sizeof(mmDC_ABM1_DEBUG_MISC[0]), 0, 0 },
	{ "mmDC_ABM1_HGLS_REG_READ_PROGRESS", REG_MMIO, 0x164a, &mmDC_ABM1_HGLS_REG_READ_PROGRESS[0], sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS)/sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS[0]), 0, 0 },
	{ "mmDC_ABM1_HG_MISC_CTRL", REG_MMIO, 0x164b, &mmDC_ABM1_HG_MISC_CTRL[0], sizeof(mmDC_ABM1_HG_MISC_CTRL)/sizeof(mmDC_ABM1_HG_MISC_CTRL[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SUM_OF_LUMA", REG_MMIO, 0x164c, &mmDC_ABM1_LS_SUM_OF_LUMA[0], sizeof(mmDC_ABM1_LS_SUM_OF_LUMA)/sizeof(mmDC_ABM1_LS_SUM_OF_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_LUMA", REG_MMIO, 0x164d, &mmDC_ABM1_LS_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA", REG_MMIO, 0x164e, &mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_PIXEL_COUNT", REG_MMIO, 0x164f, &mmDC_ABM1_LS_PIXEL_COUNT[0], sizeof(mmDC_ABM1_LS_PIXEL_COUNT)/sizeof(mmDC_ABM1_LS_PIXEL_COUNT[0]), 0, 0 },
	{ "mmSYMCLKF_CLOCK_ENABLE", REG_MMIO, 0x165, &mmSYMCLKF_CLOCK_ENABLE[0], sizeof(mmSYMCLKF_CLOCK_ENABLE)/sizeof(mmSYMCLKF_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDC_ABM1_LS_OVR_SCAN_BIN", REG_MMIO, 0x1650, &mmDC_ABM1_LS_OVR_SCAN_BIN[0], sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN)/sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES", REG_MMIO, 0x1651, &mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0], sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES)/sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT", REG_MMIO, 0x1652, &mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT", REG_MMIO, 0x1653, &mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_HG_SAMPLE_RATE", REG_MMIO, 0x1654, &mmDC_ABM1_HG_SAMPLE_RATE[0], sizeof(mmDC_ABM1_HG_SAMPLE_RATE)/sizeof(mmDC_ABM1_HG_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SAMPLE_RATE", REG_MMIO, 0x1655, &mmDC_ABM1_LS_SAMPLE_RATE[0], sizeof(mmDC_ABM1_LS_SAMPLE_RATE)/sizeof(mmDC_ABM1_LS_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG", REG_MMIO, 0x1656, &mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0], sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG)/sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX", REG_MMIO, 0x1657, &mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX", REG_MMIO, 0x1658, &mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX", REG_MMIO, 0x1659, &mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX", REG_MMIO, 0x165a, &mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_1", REG_MMIO, 0x165b, &mmDC_ABM1_HG_RESULT_1[0], sizeof(mmDC_ABM1_HG_RESULT_1)/sizeof(mmDC_ABM1_HG_RESULT_1[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_2", REG_MMIO, 0x165c, &mmDC_ABM1_HG_RESULT_2[0], sizeof(mmDC_ABM1_HG_RESULT_2)/sizeof(mmDC_ABM1_HG_RESULT_2[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_3", REG_MMIO, 0x165d, &mmDC_ABM1_HG_RESULT_3[0], sizeof(mmDC_ABM1_HG_RESULT_3)/sizeof(mmDC_ABM1_HG_RESULT_3[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_4", REG_MMIO, 0x165e, &mmDC_ABM1_HG_RESULT_4[0], sizeof(mmDC_ABM1_HG_RESULT_4)/sizeof(mmDC_ABM1_HG_RESULT_4[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_5", REG_MMIO, 0x165f, &mmDC_ABM1_HG_RESULT_5[0], sizeof(mmDC_ABM1_HG_RESULT_5)/sizeof(mmDC_ABM1_HG_RESULT_5[0]), 0, 0 },
	{ "mmUNIPHY_SOFT_RESET", REG_MMIO, 0x166, &mmUNIPHY_SOFT_RESET[0], sizeof(mmUNIPHY_SOFT_RESET)/sizeof(mmUNIPHY_SOFT_RESET[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_6", REG_MMIO, 0x1660, &mmDC_ABM1_HG_RESULT_6[0], sizeof(mmDC_ABM1_HG_RESULT_6)/sizeof(mmDC_ABM1_HG_RESULT_6[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_7", REG_MMIO, 0x1661, &mmDC_ABM1_HG_RESULT_7[0], sizeof(mmDC_ABM1_HG_RESULT_7)/sizeof(mmDC_ABM1_HG_RESULT_7[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_8", REG_MMIO, 0x1662, &mmDC_ABM1_HG_RESULT_8[0], sizeof(mmDC_ABM1_HG_RESULT_8)/sizeof(mmDC_ABM1_HG_RESULT_8[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_9", REG_MMIO, 0x1663, &mmDC_ABM1_HG_RESULT_9[0], sizeof(mmDC_ABM1_HG_RESULT_9)/sizeof(mmDC_ABM1_HG_RESULT_9[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_10", REG_MMIO, 0x1664, &mmDC_ABM1_HG_RESULT_10[0], sizeof(mmDC_ABM1_HG_RESULT_10)/sizeof(mmDC_ABM1_HG_RESULT_10[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_11", REG_MMIO, 0x1665, &mmDC_ABM1_HG_RESULT_11[0], sizeof(mmDC_ABM1_HG_RESULT_11)/sizeof(mmDC_ABM1_HG_RESULT_11[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_12", REG_MMIO, 0x1666, &mmDC_ABM1_HG_RESULT_12[0], sizeof(mmDC_ABM1_HG_RESULT_12)/sizeof(mmDC_ABM1_HG_RESULT_12[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_13", REG_MMIO, 0x1667, &mmDC_ABM1_HG_RESULT_13[0], sizeof(mmDC_ABM1_HG_RESULT_13)/sizeof(mmDC_ABM1_HG_RESULT_13[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_14", REG_MMIO, 0x1668, &mmDC_ABM1_HG_RESULT_14[0], sizeof(mmDC_ABM1_HG_RESULT_14)/sizeof(mmDC_ABM1_HG_RESULT_14[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_15", REG_MMIO, 0x1669, &mmDC_ABM1_HG_RESULT_15[0], sizeof(mmDC_ABM1_HG_RESULT_15)/sizeof(mmDC_ABM1_HG_RESULT_15[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_16", REG_MMIO, 0x166a, &mmDC_ABM1_HG_RESULT_16[0], sizeof(mmDC_ABM1_HG_RESULT_16)/sizeof(mmDC_ABM1_HG_RESULT_16[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_17", REG_MMIO, 0x166b, &mmDC_ABM1_HG_RESULT_17[0], sizeof(mmDC_ABM1_HG_RESULT_17)/sizeof(mmDC_ABM1_HG_RESULT_17[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_18", REG_MMIO, 0x166c, &mmDC_ABM1_HG_RESULT_18[0], sizeof(mmDC_ABM1_HG_RESULT_18)/sizeof(mmDC_ABM1_HG_RESULT_18[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_19", REG_MMIO, 0x166d, &mmDC_ABM1_HG_RESULT_19[0], sizeof(mmDC_ABM1_HG_RESULT_19)/sizeof(mmDC_ABM1_HG_RESULT_19[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_20", REG_MMIO, 0x166e, &mmDC_ABM1_HG_RESULT_20[0], sizeof(mmDC_ABM1_HG_RESULT_20)/sizeof(mmDC_ABM1_HG_RESULT_20[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_21", REG_MMIO, 0x166f, &mmDC_ABM1_HG_RESULT_21[0], sizeof(mmDC_ABM1_HG_RESULT_21)/sizeof(mmDC_ABM1_HG_RESULT_21[0]), 0, 0 },
	{ "mmDCO_SOFT_RESET", REG_MMIO, 0x167, &mmDCO_SOFT_RESET[0], sizeof(mmDCO_SOFT_RESET)/sizeof(mmDCO_SOFT_RESET[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_22", REG_MMIO, 0x1670, &mmDC_ABM1_HG_RESULT_22[0], sizeof(mmDC_ABM1_HG_RESULT_22)/sizeof(mmDC_ABM1_HG_RESULT_22[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_23", REG_MMIO, 0x1671, &mmDC_ABM1_HG_RESULT_23[0], sizeof(mmDC_ABM1_HG_RESULT_23)/sizeof(mmDC_ABM1_HG_RESULT_23[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_24", REG_MMIO, 0x1672, &mmDC_ABM1_HG_RESULT_24[0], sizeof(mmDC_ABM1_HG_RESULT_24)/sizeof(mmDC_ABM1_HG_RESULT_24[0]), 0, 0 },
	{ "mmDVOACLKD_CNTL", REG_MMIO, 0x168, &mmDVOACLKD_CNTL[0], sizeof(mmDVOACLKD_CNTL)/sizeof(mmDVOACLKD_CNTL[0]), 0, 0 },
	{ "mmMVP_CONTROL1", REG_MMIO, 0x1680, &mmMVP_CONTROL1[0], sizeof(mmMVP_CONTROL1)/sizeof(mmMVP_CONTROL1[0]), 0, 0 },
	{ "mmMVP_CONTROL2", REG_MMIO, 0x1681, &mmMVP_CONTROL2[0], sizeof(mmMVP_CONTROL2)/sizeof(mmMVP_CONTROL2[0]), 0, 0 },
	{ "mmMVP_FIFO_CONTROL", REG_MMIO, 0x1682, &mmMVP_FIFO_CONTROL[0], sizeof(mmMVP_FIFO_CONTROL)/sizeof(mmMVP_FIFO_CONTROL[0]), 0, 0 },
	{ "mmMVP_FIFO_STATUS", REG_MMIO, 0x1683, &mmMVP_FIFO_STATUS[0], sizeof(mmMVP_FIFO_STATUS)/sizeof(mmMVP_FIFO_STATUS[0]), 0, 0 },
	{ "mmMVP_SLAVE_STATUS", REG_MMIO, 0x1684, &mmMVP_SLAVE_STATUS[0], sizeof(mmMVP_SLAVE_STATUS)/sizeof(mmMVP_SLAVE_STATUS[0]), 0, 0 },
	{ "mmMVP_INBAND_CNTL_CAP", REG_MMIO, 0x1685, &mmMVP_INBAND_CNTL_CAP[0], sizeof(mmMVP_INBAND_CNTL_CAP)/sizeof(mmMVP_INBAND_CNTL_CAP[0]), 0, 0 },
	{ "mmMVP_BLACK_KEYER", REG_MMIO, 0x1686, &mmMVP_BLACK_KEYER[0], sizeof(mmMVP_BLACK_KEYER)/sizeof(mmMVP_BLACK_KEYER[0]), 0, 0 },
	{ "mmMVP_CRC_CNTL", REG_MMIO, 0x1687, &mmMVP_CRC_CNTL[0], sizeof(mmMVP_CRC_CNTL)/sizeof(mmMVP_CRC_CNTL[0]), 0, 0 },
	{ "mmMVP_CRC_RESULT_BLUE_GREEN", REG_MMIO, 0x1688, &mmMVP_CRC_RESULT_BLUE_GREEN[0], sizeof(mmMVP_CRC_RESULT_BLUE_GREEN)/sizeof(mmMVP_CRC_RESULT_BLUE_GREEN[0]), 0, 0 },
	{ "mmMVP_CRC_RESULT_RED", REG_MMIO, 0x1689, &mmMVP_CRC_RESULT_RED[0], sizeof(mmMVP_CRC_RESULT_RED)/sizeof(mmMVP_CRC_RESULT_RED[0]), 0, 0 },
	{ "mmMVP_CONTROL3", REG_MMIO, 0x168a, &mmMVP_CONTROL3[0], sizeof(mmMVP_CONTROL3)/sizeof(mmMVP_CONTROL3[0]), 0, 0 },
	{ "mmMVP_RECEIVE_CNT_CNTL1", REG_MMIO, 0x168b, &mmMVP_RECEIVE_CNT_CNTL1[0], sizeof(mmMVP_RECEIVE_CNT_CNTL1)/sizeof(mmMVP_RECEIVE_CNT_CNTL1[0]), 0, 0 },
	{ "mmMVP_RECEIVE_CNT_CNTL2", REG_MMIO, 0x168c, &mmMVP_RECEIVE_CNT_CNTL2[0], sizeof(mmMVP_RECEIVE_CNT_CNTL2)/sizeof(mmMVP_RECEIVE_CNT_CNTL2[0]), 0, 0 },
	{ "mmMVP_TEST_DEBUG_INDEX", REG_MMIO, 0x168d, &mmMVP_TEST_DEBUG_INDEX[0], sizeof(mmMVP_TEST_DEBUG_INDEX)/sizeof(mmMVP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMVP_TEST_DEBUG_DATA", REG_MMIO, 0x168e, &mmMVP_TEST_DEBUG_DATA[0], sizeof(mmMVP_TEST_DEBUG_DATA)/sizeof(mmMVP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMVP_DEBUG", REG_MMIO, 0x168f, &mmMVP_DEBUG[0], sizeof(mmMVP_DEBUG)/sizeof(mmMVP_DEBUG[0]), 0, 0 },
	{ "mmDVOACLKC_MVP_CNTL", REG_MMIO, 0x169, &mmDVOACLKC_MVP_CNTL[0], sizeof(mmDVOACLKC_MVP_CNTL)/sizeof(mmDVOACLKC_MVP_CNTL[0]), 0, 0 },
	{ "mmDC_ABM1_OVERSCAN_PIXEL_VALUE", REG_MMIO, 0x169b, &mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0], sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE)/sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0]), 0, 0 },
	{ "mmDC_ABM1_BL_MASTER_LOCK", REG_MMIO, 0x169c, &mmDC_ABM1_BL_MASTER_LOCK[0], sizeof(mmDC_ABM1_BL_MASTER_LOCK)/sizeof(mmDC_ABM1_BL_MASTER_LOCK[0]), 0, 0 },
	{ "mmABM_TEST_DEBUG_INDEX", REG_MMIO, 0x169e, &mmABM_TEST_DEBUG_INDEX[0], sizeof(mmABM_TEST_DEBUG_INDEX)/sizeof(mmABM_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmABM_TEST_DEBUG_DATA", REG_MMIO, 0x169f, &mmABM_TEST_DEBUG_DATA[0], sizeof(mmABM_TEST_DEBUG_DATA)/sizeof(mmABM_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDVOACLKC_CNTL", REG_MMIO, 0x16a, &mmDVOACLKC_CNTL[0], sizeof(mmDVOACLKC_CNTL)/sizeof(mmDVOACLKC_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO_SOURCE", REG_MMIO, 0x16b, &mmDCCG_AUDIO_DTO_SOURCE[0], sizeof(mmDCCG_AUDIO_DTO_SOURCE)/sizeof(mmDCCG_AUDIO_DTO_SOURCE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_PHASE", REG_MMIO, 0x16c, &mmDCCG_AUDIO_DTO0_PHASE[0], sizeof(mmDCCG_AUDIO_DTO0_PHASE)/sizeof(mmDCCG_AUDIO_DTO0_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_MODULE", REG_MMIO, 0x16d, &mmDCCG_AUDIO_DTO0_MODULE[0], sizeof(mmDCCG_AUDIO_DTO0_MODULE)/sizeof(mmDCCG_AUDIO_DTO0_MODULE[0]), 0, 0 },
	{ "mmFBC_CNTL", REG_MMIO, 0x16d0, &mmFBC_CNTL[0], sizeof(mmFBC_CNTL)/sizeof(mmFBC_CNTL[0]), 0, 0 },
	{ "mmFBC_IDLE_MASK", REG_MMIO, 0x16d1, &mmFBC_IDLE_MASK[0], sizeof(mmFBC_IDLE_MASK)/sizeof(mmFBC_IDLE_MASK[0]), 0, 0 },
	{ "mmFBC_IDLE_FORCE_CLEAR_MASK", REG_MMIO, 0x16d2, &mmFBC_IDLE_FORCE_CLEAR_MASK[0], sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK)/sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK[0]), 0, 0 },
	{ "mmFBC_START_STOP_DELAY", REG_MMIO, 0x16d3, &mmFBC_START_STOP_DELAY[0], sizeof(mmFBC_START_STOP_DELAY)/sizeof(mmFBC_START_STOP_DELAY[0]), 0, 0 },
	{ "mmFBC_COMP_CNTL", REG_MMIO, 0x16d4, &mmFBC_COMP_CNTL[0], sizeof(mmFBC_COMP_CNTL)/sizeof(mmFBC_COMP_CNTL[0]), 0, 0 },
	{ "mmFBC_COMP_MODE", REG_MMIO, 0x16d5, &mmFBC_COMP_MODE[0], sizeof(mmFBC_COMP_MODE)/sizeof(mmFBC_COMP_MODE[0]), 0, 0 },
	{ "mmFBC_DEBUG0", REG_MMIO, 0x16d6, &mmFBC_DEBUG0[0], sizeof(mmFBC_DEBUG0)/sizeof(mmFBC_DEBUG0[0]), 0, 0 },
	{ "mmFBC_DEBUG1", REG_MMIO, 0x16d7, &mmFBC_DEBUG1[0], sizeof(mmFBC_DEBUG1)/sizeof(mmFBC_DEBUG1[0]), 0, 0 },
	{ "mmFBC_DEBUG2", REG_MMIO, 0x16d8, &mmFBC_DEBUG2[0], sizeof(mmFBC_DEBUG2)/sizeof(mmFBC_DEBUG2[0]), 0, 0 },
	{ "mmFBC_IND_LUT0", REG_MMIO, 0x16d9, &mmFBC_IND_LUT0[0], sizeof(mmFBC_IND_LUT0)/sizeof(mmFBC_IND_LUT0[0]), 0, 0 },
	{ "mmFBC_IND_LUT1", REG_MMIO, 0x16da, &mmFBC_IND_LUT1[0], sizeof(mmFBC_IND_LUT1)/sizeof(mmFBC_IND_LUT1[0]), 0, 0 },
	{ "mmFBC_IND_LUT2", REG_MMIO, 0x16db, &mmFBC_IND_LUT2[0], sizeof(mmFBC_IND_LUT2)/sizeof(mmFBC_IND_LUT2[0]), 0, 0 },
	{ "mmFBC_IND_LUT3", REG_MMIO, 0x16dc, &mmFBC_IND_LUT3[0], sizeof(mmFBC_IND_LUT3)/sizeof(mmFBC_IND_LUT3[0]), 0, 0 },
	{ "mmFBC_IND_LUT4", REG_MMIO, 0x16dd, &mmFBC_IND_LUT4[0], sizeof(mmFBC_IND_LUT4)/sizeof(mmFBC_IND_LUT4[0]), 0, 0 },
	{ "mmFBC_IND_LUT5", REG_MMIO, 0x16de, &mmFBC_IND_LUT5[0], sizeof(mmFBC_IND_LUT5)/sizeof(mmFBC_IND_LUT5[0]), 0, 0 },
	{ "mmFBC_IND_LUT6", REG_MMIO, 0x16df, &mmFBC_IND_LUT6[0], sizeof(mmFBC_IND_LUT6)/sizeof(mmFBC_IND_LUT6[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_PHASE", REG_MMIO, 0x16e, &mmDCCG_AUDIO_DTO1_PHASE[0], sizeof(mmDCCG_AUDIO_DTO1_PHASE)/sizeof(mmDCCG_AUDIO_DTO1_PHASE[0]), 0, 0 },
	{ "mmFBC_IND_LUT7", REG_MMIO, 0x16e0, &mmFBC_IND_LUT7[0], sizeof(mmFBC_IND_LUT7)/sizeof(mmFBC_IND_LUT7[0]), 0, 0 },
	{ "mmFBC_IND_LUT8", REG_MMIO, 0x16e1, &mmFBC_IND_LUT8[0], sizeof(mmFBC_IND_LUT8)/sizeof(mmFBC_IND_LUT8[0]), 0, 0 },
	{ "mmFBC_IND_LUT9", REG_MMIO, 0x16e2, &mmFBC_IND_LUT9[0], sizeof(mmFBC_IND_LUT9)/sizeof(mmFBC_IND_LUT9[0]), 0, 0 },
	{ "mmFBC_IND_LUT10", REG_MMIO, 0x16e3, &mmFBC_IND_LUT10[0], sizeof(mmFBC_IND_LUT10)/sizeof(mmFBC_IND_LUT10[0]), 0, 0 },
	{ "mmFBC_IND_LUT11", REG_MMIO, 0x16e4, &mmFBC_IND_LUT11[0], sizeof(mmFBC_IND_LUT11)/sizeof(mmFBC_IND_LUT11[0]), 0, 0 },
	{ "mmFBC_IND_LUT12", REG_MMIO, 0x16e5, &mmFBC_IND_LUT12[0], sizeof(mmFBC_IND_LUT12)/sizeof(mmFBC_IND_LUT12[0]), 0, 0 },
	{ "mmFBC_IND_LUT13", REG_MMIO, 0x16e6, &mmFBC_IND_LUT13[0], sizeof(mmFBC_IND_LUT13)/sizeof(mmFBC_IND_LUT13[0]), 0, 0 },
	{ "mmFBC_IND_LUT14", REG_MMIO, 0x16e7, &mmFBC_IND_LUT14[0], sizeof(mmFBC_IND_LUT14)/sizeof(mmFBC_IND_LUT14[0]), 0, 0 },
	{ "mmFBC_IND_LUT15", REG_MMIO, 0x16e8, &mmFBC_IND_LUT15[0], sizeof(mmFBC_IND_LUT15)/sizeof(mmFBC_IND_LUT15[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_01", REG_MMIO, 0x16e9, &mmFBC_CSM_REGION_OFFSET_01[0], sizeof(mmFBC_CSM_REGION_OFFSET_01)/sizeof(mmFBC_CSM_REGION_OFFSET_01[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_23", REG_MMIO, 0x16ea, &mmFBC_CSM_REGION_OFFSET_23[0], sizeof(mmFBC_CSM_REGION_OFFSET_23)/sizeof(mmFBC_CSM_REGION_OFFSET_23[0]), 0, 0 },
	{ "mmFBC_CLIENT_REGION_MASK", REG_MMIO, 0x16eb, &mmFBC_CLIENT_REGION_MASK[0], sizeof(mmFBC_CLIENT_REGION_MASK)/sizeof(mmFBC_CLIENT_REGION_MASK[0]), 0, 0 },
	{ "mmFBC_DEBUG_COMP", REG_MMIO, 0x16ec, &mmFBC_DEBUG_COMP[0], sizeof(mmFBC_DEBUG_COMP)/sizeof(mmFBC_DEBUG_COMP[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR", REG_MMIO, 0x16ed, &mmFBC_DEBUG_CSR[0], sizeof(mmFBC_DEBUG_CSR)/sizeof(mmFBC_DEBUG_CSR[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_RDATA", REG_MMIO, 0x16ee, &mmFBC_DEBUG_CSR_RDATA[0], sizeof(mmFBC_DEBUG_CSR_RDATA)/sizeof(mmFBC_DEBUG_CSR_RDATA[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_WDATA", REG_MMIO, 0x16ef, &mmFBC_DEBUG_CSR_WDATA[0], sizeof(mmFBC_DEBUG_CSR_WDATA)/sizeof(mmFBC_DEBUG_CSR_WDATA[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_MODULE", REG_MMIO, 0x16f, &mmDCCG_AUDIO_DTO1_MODULE[0], sizeof(mmDCCG_AUDIO_DTO1_MODULE)/sizeof(mmDCCG_AUDIO_DTO1_MODULE[0]), 0, 0 },
	{ "mmFBC_MISC", REG_MMIO, 0x16f0, &mmFBC_MISC[0], sizeof(mmFBC_MISC)/sizeof(mmFBC_MISC[0]), 0, 0 },
	{ "mmFBC_STATUS", REG_MMIO, 0x16f1, &mmFBC_STATUS[0], sizeof(mmFBC_STATUS)/sizeof(mmFBC_STATUS[0]), 0, 0 },
	{ "mmFBC_TEST_DEBUG_INDEX", REG_MMIO, 0x16f4, &mmFBC_TEST_DEBUG_INDEX[0], sizeof(mmFBC_TEST_DEBUG_INDEX)/sizeof(mmFBC_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmFBC_TEST_DEBUG_DATA", REG_MMIO, 0x16f5, &mmFBC_TEST_DEBUG_DATA[0], sizeof(mmFBC_TEST_DEBUG_DATA)/sizeof(mmFBC_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_RDATA_HI", REG_MMIO, 0x16f6, &mmFBC_DEBUG_CSR_RDATA_HI[0], sizeof(mmFBC_DEBUG_CSR_RDATA_HI)/sizeof(mmFBC_DEBUG_CSR_RDATA_HI[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_WDATA_HI", REG_MMIO, 0x16f7, &mmFBC_DEBUG_CSR_WDATA_HI[0], sizeof(mmFBC_DEBUG_CSR_WDATA_HI)/sizeof(mmFBC_DEBUG_CSR_WDATA_HI[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_H", REG_SMC, 0x17, &ixDP_AUX1_DEBUG_H[0], sizeof(ixDP_AUX1_DEBUG_H)/sizeof(ixDP_AUX1_DEBUG_H[0]), 0, 0 },
	{ "mmRIRB_CONTROL", REG_MMIO, 0x17, &mmRIRB_CONTROL[0], sizeof(mmRIRB_CONTROL)/sizeof(mmRIRB_CONTROL[0]), 0, 0 },
	{ "mmRIRB_STATUS", REG_MMIO, 0x17, &mmRIRB_STATUS[0], sizeof(mmRIRB_STATUS)/sizeof(mmRIRB_STATUS[0]), 0, 0 },
	{ "mmRIRB_SIZE", REG_MMIO, 0x17, &mmRIRB_SIZE[0], sizeof(mmRIRB_SIZE)/sizeof(mmRIRB_SIZE[0]), 0, 0 },
	{ "ixCRT17", REG_SMC, 0x17, &ixCRT17[0], sizeof(ixCRT17)/sizeof(ixCRT17[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_CNTL", REG_MMIO, 0x170, NULL, 0, 0, 0 },
	{ "mmPERFCOUNTER_CNTL", REG_MMIO, 0x170, &mmPERFCOUNTER_CNTL[0], sizeof(mmPERFCOUNTER_CNTL)/sizeof(mmPERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_REF_DIV", REG_MMIO, 0x1700, NULL, 0, 0, 0 },
	{ "mmPLL_REF_DIV", REG_MMIO, 0x1700, &mmPLL_REF_DIV[0], sizeof(mmPLL_REF_DIV)/sizeof(mmPLL_REF_DIV[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_FB_DIV", REG_MMIO, 0x1701, NULL, 0, 0, 0 },
	{ "mmPLL_FB_DIV", REG_MMIO, 0x1701, &mmPLL_FB_DIV[0], sizeof(mmPLL_FB_DIV)/sizeof(mmPLL_FB_DIV[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_POST_DIV", REG_MMIO, 0x1702, NULL, 0, 0, 0 },
	{ "mmPLL_POST_DIV", REG_MMIO, 0x1702, &mmPLL_POST_DIV[0], sizeof(mmPLL_POST_DIV)/sizeof(mmPLL_POST_DIV[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1703, NULL, 0, 0, 0 },
	{ "mmPLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1703, &mmPLL_SS_AMOUNT_DSFRAC[0], sizeof(mmPLL_SS_AMOUNT_DSFRAC)/sizeof(mmPLL_SS_AMOUNT_DSFRAC[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_SS_CNTL", REG_MMIO, 0x1704, NULL, 0, 0, 0 },
	{ "mmPLL_SS_CNTL", REG_MMIO, 0x1704, &mmPLL_SS_CNTL[0], sizeof(mmPLL_SS_CNTL)/sizeof(mmPLL_SS_CNTL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_SMC, 0x1705, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_DS_CNTL", REG_MMIO, 0x1705, NULL, 0, 0, 0 },
	{ "mmPLL_DS_CNTL", REG_MMIO, 0x1705, &mmPLL_DS_CNTL[0], sizeof(mmPLL_DS_CNTL)/sizeof(mmPLL_DS_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_IDCLK_CNTL", REG_MMIO, 0x1706, NULL, 0, 0, 0 },
	{ "mmPLL_IDCLK_CNTL", REG_MMIO, 0x1706, &mmPLL_IDCLK_CNTL[0], sizeof(mmPLL_IDCLK_CNTL)/sizeof(mmPLL_IDCLK_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_CNTL", REG_MMIO, 0x1707, NULL, 0, 0, 0 },
	{ "mmPLL_CNTL", REG_MMIO, 0x1707, &mmPLL_CNTL[0], sizeof(mmPLL_CNTL)/sizeof(mmPLL_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_ANALOG", REG_MMIO, 0x1708, NULL, 0, 0, 0 },
	{ "mmPLL_ANALOG", REG_MMIO, 0x1708, &mmPLL_ANALOG[0], sizeof(mmPLL_ANALOG)/sizeof(mmPLL_ANALOG[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_VREG_CNTL", REG_MMIO, 0x1709, NULL, 0, 0, 0 },
	{ "mmPLL_VREG_CNTL", REG_MMIO, 0x1709, &mmPLL_VREG_CNTL[0], sizeof(mmPLL_VREG_CNTL)/sizeof(mmPLL_VREG_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x170a, NULL, 0, 0, 0 },
	{ "mmPLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x170a, &mmPLL_UNLOCK_DETECT_CNTL[0], sizeof(mmPLL_UNLOCK_DETECT_CNTL)/sizeof(mmPLL_UNLOCK_DETECT_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_DEBUG_CNTL", REG_MMIO, 0x170b, NULL, 0, 0, 0 },
	{ "mmPLL_DEBUG_CNTL", REG_MMIO, 0x170b, &mmPLL_DEBUG_CNTL[0], sizeof(mmPLL_DEBUG_CNTL)/sizeof(mmPLL_DEBUG_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_UPDATE_LOCK", REG_MMIO, 0x170c, NULL, 0, 0, 0 },
	{ "mmPLL_UPDATE_LOCK", REG_MMIO, 0x170c, &mmPLL_UPDATE_LOCK[0], sizeof(mmPLL_UPDATE_LOCK)/sizeof(mmPLL_UPDATE_LOCK[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_UPDATE_CNTL", REG_MMIO, 0x170d, NULL, 0, 0, 0 },
	{ "mmPLL_UPDATE_CNTL", REG_MMIO, 0x170d, &mmPLL_UPDATE_CNTL[0], sizeof(mmPLL_UPDATE_CNTL)/sizeof(mmPLL_UPDATE_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x170e, NULL, 0, 0, 0 },
	{ "mmPLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x170e, &mmPLL_DISPCLK_DTO_CNTL[0], sizeof(mmPLL_DISPCLK_DTO_CNTL)/sizeof(mmPLL_DISPCLK_DTO_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x170f, NULL, 0, 0, 0 },
	{ "mmPLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x170f, &mmPLL_DISPCLK_CURRENT_DTO_PHASE[0], sizeof(mmPLL_DISPCLK_CURRENT_DTO_PHASE)/sizeof(mmPLL_DISPCLK_CURRENT_DTO_PHASE[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_STATE", REG_MMIO, 0x171, NULL, 0, 0, 0 },
	{ "mmPERFCOUNTER_STATE", REG_MMIO, 0x171, &mmPERFCOUNTER_STATE[0], sizeof(mmPERFCOUNTER_STATE)/sizeof(mmPERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_XOR_LOCK", REG_MMIO, 0x1710, NULL, 0, 0, 0 },
	{ "mmPLL_XOR_LOCK", REG_MMIO, 0x1710, &mmPLL_XOR_LOCK[0], sizeof(mmPLL_XOR_LOCK)/sizeof(mmPLL_XOR_LOCK[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_ANALOG_CNTL", REG_MMIO, 0x1711, NULL, 0, 0, 0 },
	{ "mmPLL_ANALOG_CNTL", REG_MMIO, 0x1711, &mmPLL_ANALOG_CNTL[0], sizeof(mmPLL_ANALOG_CNTL)/sizeof(mmPLL_ANALOG_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL1_PLL_REF_DIV", REG_MMIO, 0x1714, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_FB_DIV", REG_MMIO, 0x1715, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_POST_DIV", REG_MMIO, 0x1716, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1717, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_SS_CNTL", REG_MMIO, 0x1718, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_DS_CNTL", REG_MMIO, 0x1719, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_IDCLK_CNTL", REG_MMIO, 0x171a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_CNTL", REG_MMIO, 0x171b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_ANALOG", REG_MMIO, 0x171c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_VREG_CNTL", REG_MMIO, 0x171d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x171e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_DEBUG_CNTL", REG_MMIO, 0x171f, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x172, NULL, 0, 0, 0 },
	{ "mmPERFMON_CVALUE_INT_MISC", REG_MMIO, 0x172, &mmPERFMON_CVALUE_INT_MISC[0], sizeof(mmPERFMON_CVALUE_INT_MISC)/sizeof(mmPERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_SMC, 0x1720, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmDCCG_PLL1_PLL_UPDATE_LOCK", REG_MMIO, 0x1720, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2", REG_SMC, 0x1721, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0]), 0, 0 },
	{ "mmDCCG_PLL1_PLL_UPDATE_CNTL", REG_MMIO, 0x1721, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3", REG_SMC, 0x1722, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0]), 0, 0 },
	{ "mmDCCG_PLL1_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x1722, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4", REG_SMC, 0x1723, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0]), 0, 0 },
	{ "mmDCCG_PLL1_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x1723, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_XOR_LOCK", REG_MMIO, 0x1724, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_ANALOG_CNTL", REG_MMIO, 0x1725, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_REF_DIV", REG_MMIO, 0x1728, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_FB_DIV", REG_MMIO, 0x1729, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_POST_DIV", REG_MMIO, 0x172a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x172b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_SS_CNTL", REG_MMIO, 0x172c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DS_CNTL", REG_MMIO, 0x172d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_IDCLK_CNTL", REG_MMIO, 0x172e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_CNTL", REG_MMIO, 0x172f, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL", REG_MMIO, 0x173, NULL, 0, 0, 0 },
	{ "mmPERFMON_CNTL", REG_MMIO, 0x173, &mmPERFMON_CNTL[0], sizeof(mmPERFMON_CNTL)/sizeof(mmPERFMON_CNTL[0]), 0, 0 },
	{ "mmDCCG_PLL2_PLL_ANALOG", REG_MMIO, 0x1730, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_VREG_CNTL", REG_MMIO, 0x1731, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x1732, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DEBUG_CNTL", REG_MMIO, 0x1733, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_UPDATE_LOCK", REG_MMIO, 0x1734, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_UPDATE_CNTL", REG_MMIO, 0x1735, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x1736, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x1737, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_XOR_LOCK", REG_MMIO, 0x1738, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_ANALOG_CNTL", REG_MMIO, 0x1739, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_REF_DIV", REG_MMIO, 0x173c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_FB_DIV", REG_MMIO, 0x173d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_POST_DIV", REG_MMIO, 0x173e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x173f, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_LOW", REG_MMIO, 0x174, NULL, 0, 0, 0 },
	{ "mmPERFMON_CVALUE_LOW", REG_MMIO, 0x174, &mmPERFMON_CVALUE_LOW[0], sizeof(mmPERFMON_CVALUE_LOW)/sizeof(mmPERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDCCG_PLL3_PLL_SS_CNTL", REG_MMIO, 0x1740, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_DS_CNTL", REG_MMIO, 0x1741, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_IDCLK_CNTL", REG_MMIO, 0x1742, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_CNTL", REG_MMIO, 0x1743, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_ANALOG", REG_MMIO, 0x1744, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_VREG_CNTL", REG_MMIO, 0x1745, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x1746, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_DEBUG_CNTL", REG_MMIO, 0x1747, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_UPDATE_LOCK", REG_MMIO, 0x1748, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_UPDATE_CNTL", REG_MMIO, 0x1749, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x174a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x174b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_XOR_LOCK", REG_MMIO, 0x174c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL3_PLL_ANALOG_CNTL", REG_MMIO, 0x174d, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_HI", REG_MMIO, 0x175, NULL, 0, 0, 0 },
	{ "mmPERFMON_HI", REG_MMIO, 0x175, &mmPERFMON_HI[0], sizeof(mmPERFMON_HI)/sizeof(mmPERFMON_HI[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS1", REG_MMIO, 0x1750, &mmDMCU_PERFMON_INTERRUPT_STATUS1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS2", REG_MMIO, 0x1751, &mmDMCU_PERFMON_INTERRUPT_STATUS2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS3", REG_MMIO, 0x1752, &mmDMCU_PERFMON_INTERRUPT_STATUS3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS4", REG_MMIO, 0x1753, &mmDMCU_PERFMON_INTERRUPT_STATUS4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x1754, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2", REG_MMIO, 0x1755, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3", REG_MMIO, 0x1756, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4", REG_MMIO, 0x1757, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x1758, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2", REG_MMIO, 0x1759, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3", REG_MMIO, 0x175a, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4", REG_MMIO, 0x175b, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1", REG_MMIO, 0x175c, &mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2", REG_MMIO, 0x175d, &mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3", REG_MMIO, 0x175e, &mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4", REG_MMIO, 0x175f, &mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_LOW", REG_MMIO, 0x176, NULL, 0, 0, 0 },
	{ "mmPERFMON_LOW", REG_MMIO, 0x176, &mmPERFMON_LOW[0], sizeof(mmPERFMON_LOW)/sizeof(mmPERFMON_LOW[0]), 0, 0 },
	{ "mmPIPE0_PG_CONFIG", REG_MMIO, 0x1760, &mmPIPE0_PG_CONFIG[0], sizeof(mmPIPE0_PG_CONFIG)/sizeof(mmPIPE0_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE0_PG_ENABLE", REG_MMIO, 0x1761, &mmPIPE0_PG_ENABLE[0], sizeof(mmPIPE0_PG_ENABLE)/sizeof(mmPIPE0_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE0_PG_STATUS", REG_MMIO, 0x1762, &mmPIPE0_PG_STATUS[0], sizeof(mmPIPE0_PG_STATUS)/sizeof(mmPIPE0_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE1_PG_CONFIG", REG_MMIO, 0x1764, &mmPIPE1_PG_CONFIG[0], sizeof(mmPIPE1_PG_CONFIG)/sizeof(mmPIPE1_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE1_PG_ENABLE", REG_MMIO, 0x1765, &mmPIPE1_PG_ENABLE[0], sizeof(mmPIPE1_PG_ENABLE)/sizeof(mmPIPE1_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE1_PG_STATUS", REG_MMIO, 0x1766, &mmPIPE1_PG_STATUS[0], sizeof(mmPIPE1_PG_STATUS)/sizeof(mmPIPE1_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE2_PG_CONFIG", REG_MMIO, 0x1768, &mmPIPE2_PG_CONFIG[0], sizeof(mmPIPE2_PG_CONFIG)/sizeof(mmPIPE2_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE2_PG_ENABLE", REG_MMIO, 0x1769, &mmPIPE2_PG_ENABLE[0], sizeof(mmPIPE2_PG_ENABLE)/sizeof(mmPIPE2_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE2_PG_STATUS", REG_MMIO, 0x176a, &mmPIPE2_PG_STATUS[0], sizeof(mmPIPE2_PG_STATUS)/sizeof(mmPIPE2_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE3_PG_CONFIG", REG_MMIO, 0x176c, &mmPIPE3_PG_CONFIG[0], sizeof(mmPIPE3_PG_CONFIG)/sizeof(mmPIPE3_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE3_PG_ENABLE", REG_MMIO, 0x176d, &mmPIPE3_PG_ENABLE[0], sizeof(mmPIPE3_PG_ENABLE)/sizeof(mmPIPE3_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE3_PG_STATUS", REG_MMIO, 0x176e, &mmPIPE3_PG_STATUS[0], sizeof(mmPIPE3_PG_STATUS)/sizeof(mmPIPE3_PG_STATUS[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x177, NULL, 0, 0, 0 },
	{ "mmPERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x177, &mmPERFMON_TEST_DEBUG_INDEX[0], sizeof(mmPERFMON_TEST_DEBUG_INDEX)/sizeof(mmPERFMON_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_SMC, 0x1770, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmPIPE4_PG_CONFIG", REG_MMIO, 0x1770, &mmPIPE4_PG_CONFIG[0], sizeof(mmPIPE4_PG_CONFIG)/sizeof(mmPIPE4_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE4_PG_ENABLE", REG_MMIO, 0x1771, &mmPIPE4_PG_ENABLE[0], sizeof(mmPIPE4_PG_ENABLE)/sizeof(mmPIPE4_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE4_PG_STATUS", REG_MMIO, 0x1772, &mmPIPE4_PG_STATUS[0], sizeof(mmPIPE4_PG_STATUS)/sizeof(mmPIPE4_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE5_PG_CONFIG", REG_MMIO, 0x1774, &mmPIPE5_PG_CONFIG[0], sizeof(mmPIPE5_PG_CONFIG)/sizeof(mmPIPE5_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE5_PG_ENABLE", REG_MMIO, 0x1775, &mmPIPE5_PG_ENABLE[0], sizeof(mmPIPE5_PG_ENABLE)/sizeof(mmPIPE5_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE5_PG_STATUS", REG_MMIO, 0x1776, &mmPIPE5_PG_STATUS[0], sizeof(mmPIPE5_PG_STATUS)/sizeof(mmPIPE5_PG_STATUS[0]), 0, 0 },
	{ "mmDC_IP_REQUEST_CNTL", REG_MMIO, 0x1778, &mmDC_IP_REQUEST_CNTL[0], sizeof(mmDC_IP_REQUEST_CNTL)/sizeof(mmDC_IP_REQUEST_CNTL[0]), 0, 0 },
	{ "mmDCPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1779, &mmDCPG_TEST_DEBUG_INDEX[0], sizeof(mmDCPG_TEST_DEBUG_INDEX)/sizeof(mmDCPG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCPG_TEST_DEBUG_DATA", REG_MMIO, 0x177b, &mmDCPG_TEST_DEBUG_DATA[0], sizeof(mmDCPG_TEST_DEBUG_DATA)/sizeof(mmDCPG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDC_PGFSM_CONFIG_REG", REG_MMIO, 0x177c, &mmDC_PGFSM_CONFIG_REG[0], sizeof(mmDC_PGFSM_CONFIG_REG)/sizeof(mmDC_PGFSM_CONFIG_REG[0]), 0, 0 },
	{ "mmDC_PGFSM_WRITE_REG", REG_MMIO, 0x177d, &mmDC_PGFSM_WRITE_REG[0], sizeof(mmDC_PGFSM_WRITE_REG)/sizeof(mmDC_PGFSM_WRITE_REG[0]), 0, 0 },
	{ "mmDC_PGCNTL_STATUS_REG", REG_MMIO, 0x177e, &mmDC_PGCNTL_STATUS_REG[0], sizeof(mmDC_PGCNTL_STATUS_REG)/sizeof(mmDC_PGCNTL_STATUS_REG[0]), 0, 0 },
	{ "mmCC_DC_PIPE_DIS", REG_MMIO, 0x177f, &mmCC_DC_PIPE_DIS[0], sizeof(mmCC_DC_PIPE_DIS)/sizeof(mmCC_DC_PIPE_DIS[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x178, NULL, 0, 0, 0 },
	{ "mmPERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x178, &mmPERFMON_TEST_DEBUG_DATA[0], sizeof(mmPERFMON_TEST_DEBUG_DATA)/sizeof(mmPERFMON_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1780, NULL, 0, 0, 0 },
	{ "mmAZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1780, &mmAZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1781, NULL, 0, 0, 0 },
	{ "mmAZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1781, &mmAZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1786, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1787, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x178c, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x178d, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1792, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1793, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1798, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1799, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x179e, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x179f, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17a4, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17a5, NULL, 0, 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL0", REG_MMIO, 0x17ae, &mmAZALIA_CRC0_CONTROL0[0], sizeof(mmAZALIA_CRC0_CONTROL0)/sizeof(mmAZALIA_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL1", REG_MMIO, 0x17af, &mmAZALIA_CRC0_CONTROL1[0], sizeof(mmAZALIA_CRC0_CONTROL1)/sizeof(mmAZALIA_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL2", REG_MMIO, 0x17b0, &mmAZALIA_CRC0_CONTROL2[0], sizeof(mmAZALIA_CRC0_CONTROL2)/sizeof(mmAZALIA_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL3", REG_MMIO, 0x17b1, &mmAZALIA_CRC0_CONTROL3[0], sizeof(mmAZALIA_CRC0_CONTROL3)/sizeof(mmAZALIA_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC0_RESULT", REG_MMIO, 0x17b2, &mmAZALIA_CRC0_RESULT[0], sizeof(mmAZALIA_CRC0_RESULT)/sizeof(mmAZALIA_CRC0_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL0", REG_MMIO, 0x17b3, &mmAZALIA_CRC1_CONTROL0[0], sizeof(mmAZALIA_CRC1_CONTROL0)/sizeof(mmAZALIA_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL1", REG_MMIO, 0x17b4, &mmAZALIA_CRC1_CONTROL1[0], sizeof(mmAZALIA_CRC1_CONTROL1)/sizeof(mmAZALIA_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL2", REG_MMIO, 0x17b5, &mmAZALIA_CRC1_CONTROL2[0], sizeof(mmAZALIA_CRC1_CONTROL2)/sizeof(mmAZALIA_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL3", REG_MMIO, 0x17b6, &mmAZALIA_CRC1_CONTROL3[0], sizeof(mmAZALIA_CRC1_CONTROL3)/sizeof(mmAZALIA_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC1_RESULT", REG_MMIO, 0x17b7, &mmAZALIA_CRC1_RESULT[0], sizeof(mmAZALIA_CRC1_RESULT)/sizeof(mmAZALIA_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_CLOCK_GATING", REG_MMIO, 0x17b9, &mmAZALIA_CONTROLLER_CLOCK_GATING[0], sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING)/sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO", REG_MMIO, 0x17ba, &mmAZALIA_AUDIO_DTO[0], sizeof(mmAZALIA_AUDIO_DTO)/sizeof(mmAZALIA_AUDIO_DTO[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO_CONTROL", REG_MMIO, 0x17bb, &mmAZALIA_AUDIO_DTO_CONTROL[0], sizeof(mmAZALIA_AUDIO_DTO_CONTROL)/sizeof(mmAZALIA_AUDIO_DTO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_SCLK_CONTROL", REG_MMIO, 0x17bc, &mmAZALIA_SCLK_CONTROL[0], sizeof(mmAZALIA_SCLK_CONTROL)/sizeof(mmAZALIA_SCLK_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_UNDERFLOW_FILLER_SAMPLE", REG_MMIO, 0x17bd, &mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0], sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE)/sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0]), 0, 0 },
	{ "mmAZALIA_DATA_DMA_CONTROL", REG_MMIO, 0x17be, &mmAZALIA_DATA_DMA_CONTROL[0], sizeof(mmAZALIA_DATA_DMA_CONTROL)/sizeof(mmAZALIA_DATA_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_BDL_DMA_CONTROL", REG_MMIO, 0x17bf, &mmAZALIA_BDL_DMA_CONTROL[0], sizeof(mmAZALIA_BDL_DMA_CONTROL)/sizeof(mmAZALIA_BDL_DMA_CONTROL[0]), 0, 0 },
	{ "mmDCCG_TEST_DEBUG_INDEX", REG_MMIO, 0x17c, &mmDCCG_TEST_DEBUG_INDEX[0], sizeof(mmDCCG_TEST_DEBUG_INDEX)/sizeof(mmDCCG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmAZALIA_RIRB_AND_DP_CONTROL", REG_MMIO, 0x17c0, &mmAZALIA_RIRB_AND_DP_CONTROL[0], sizeof(mmAZALIA_RIRB_AND_DP_CONTROL)/sizeof(mmAZALIA_RIRB_AND_DP_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CORB_DMA_CONTROL", REG_MMIO, 0x17c1, &mmAZALIA_CORB_DMA_CONTROL[0], sizeof(mmAZALIA_CORB_DMA_CONTROL)/sizeof(mmAZALIA_CORB_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER", REG_MMIO, 0x17c9, &mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0], sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER)/sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0]), 0, 0 },
	{ "mmAZALIA_CYCLIC_BUFFER_SYNC", REG_MMIO, 0x17ca, &mmAZALIA_CYCLIC_BUFFER_SYNC[0], sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC)/sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC[0]), 0, 0 },
	{ "mmAZALIA_GLOBAL_CAPABILITIES", REG_MMIO, 0x17cb, &mmAZALIA_GLOBAL_CAPABILITIES[0], sizeof(mmAZALIA_GLOBAL_CAPABILITIES)/sizeof(mmAZALIA_GLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x17cc, &mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL", REG_MMIO, 0x17cd, &mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0], sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL)/sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_DEBUG", REG_MMIO, 0x17cf, &mmAZALIA_CONTROLLER_DEBUG[0], sizeof(mmAZALIA_CONTROLLER_DEBUG)/sizeof(mmAZALIA_CONTROLLER_DEBUG[0]), 0, 0 },
	{ "mmDCCG_TEST_DEBUG_DATA", REG_MMIO, 0x17d, &mmDCCG_TEST_DEBUG_DATA[0], sizeof(mmDCCG_TEST_DEBUG_DATA)/sizeof(mmDCCG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmAZ_TEST_DEBUG_INDEX", REG_MMIO, 0x17d0, &mmAZ_TEST_DEBUG_INDEX[0], sizeof(mmAZ_TEST_DEBUG_INDEX)/sizeof(mmAZ_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmAZ_TEST_DEBUG_DATA", REG_MMIO, 0x17d1, &mmAZ_TEST_DEBUG_DATA[0], sizeof(mmAZ_TEST_DEBUG_DATA)/sizeof(mmAZ_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_MMIO, 0x17d2, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID", REG_MMIO, 0x17d3, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x17d4, &mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL", REG_MMIO, 0x17d5, &mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL)/sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL", REG_MMIO, 0x17d6, &mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL)/sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_MMIO, 0x17d7, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_MMIO, 0x17d8, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_MMIO, 0x17d9, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_MMIO, 0x17da, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_MMIO, 0x17db, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET", REG_MMIO, 0x17dc, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_MMIO, 0x17dd, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_MMIO, 0x17de, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_DEBUG", REG_MMIO, 0x17df, &mmAZALIA_F0_CODEC_DEBUG[0], sizeof(mmAZALIA_F0_CODEC_DEBUG)/sizeof(mmAZALIA_F0_CODEC_DEBUG[0]), 0, 0 },
	{ "mmDCCG_TEST_CLK_SEL", REG_MMIO, 0x17e, &mmDCCG_TEST_CLK_SEL[0], sizeof(mmDCCG_TEST_CLK_SEL)/sizeof(mmDCCG_TEST_CLK_SEL[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET0", REG_MMIO, 0x17e1, &mmAZALIA_F0_GTC_GROUP_OFFSET0[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET1", REG_MMIO, 0x17e2, &mmAZALIA_F0_GTC_GROUP_OFFSET1[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET2", REG_MMIO, 0x17e3, &mmAZALIA_F0_GTC_GROUP_OFFSET2[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET3", REG_MMIO, 0x17e4, &mmAZALIA_F0_GTC_GROUP_OFFSET3[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET4", REG_MMIO, 0x17e5, &mmAZALIA_F0_GTC_GROUP_OFFSET4[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET5", REG_MMIO, 0x17e6, &mmAZALIA_F0_GTC_GROUP_OFFSET5[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET6", REG_MMIO, 0x17e7, &mmAZALIA_F0_GTC_GROUP_OFFSET6[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_INDEX", REG_MMIO, 0x17e8, NULL, 0, 0, 0 },
	{ "mmAZALIA_STREAM_INDEX", REG_MMIO, 0x17e8, &mmAZALIA_STREAM_INDEX[0], sizeof(mmAZALIA_STREAM_INDEX)/sizeof(mmAZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_DATA", REG_MMIO, 0x17e9, NULL, 0, 0, 0 },
	{ "mmAZALIA_STREAM_DATA", REG_MMIO, 0x17e9, &mmAZALIA_STREAM_DATA[0], sizeof(mmAZALIA_STREAM_DATA)/sizeof(mmAZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_INDEX", REG_MMIO, 0x17ec, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_DATA", REG_MMIO, 0x17ed, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_INDEX", REG_MMIO, 0x17f0, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_DATA", REG_MMIO, 0x17f1, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_INDEX", REG_MMIO, 0x17f4, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_DATA", REG_MMIO, 0x17f5, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_INDEX", REG_MMIO, 0x17f8, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_DATA", REG_MMIO, 0x17f9, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_INDEX", REG_MMIO, 0x17fc, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_DATA", REG_MMIO, 0x17fd, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET", REG_SMC, 0x17ff, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x18, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x18, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x18, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE", REG_MMIO, 0x18, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_I", REG_SMC, 0x18, &ixDP_AUX1_DEBUG_I[0], sizeof(ixDP_AUX1_DEBUG_I)/sizeof(ixDP_AUX1_DEBUG_I[0]), 0, 0 },
	{ "ixCRT18", REG_SMC, 0x18, &ixCRT18[0], sizeof(ixCRT18)/sizeof(ixCRT18[0]), 0, 0 },
	{ "mmDC_HPD1_INT_STATUS", REG_MMIO, 0x1807, &mmDC_HPD1_INT_STATUS[0], sizeof(mmDC_HPD1_INT_STATUS)/sizeof(mmDC_HPD1_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD1_INT_CONTROL", REG_MMIO, 0x1808, &mmDC_HPD1_INT_CONTROL[0], sizeof(mmDC_HPD1_INT_CONTROL)/sizeof(mmDC_HPD1_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD1_CONTROL", REG_MMIO, 0x1809, &mmDC_HPD1_CONTROL[0], sizeof(mmDC_HPD1_CONTROL)/sizeof(mmDC_HPD1_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD2_INT_STATUS", REG_MMIO, 0x180a, &mmDC_HPD2_INT_STATUS[0], sizeof(mmDC_HPD2_INT_STATUS)/sizeof(mmDC_HPD2_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD2_INT_CONTROL", REG_MMIO, 0x180b, &mmDC_HPD2_INT_CONTROL[0], sizeof(mmDC_HPD2_INT_CONTROL)/sizeof(mmDC_HPD2_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD2_CONTROL", REG_MMIO, 0x180c, &mmDC_HPD2_CONTROL[0], sizeof(mmDC_HPD2_CONTROL)/sizeof(mmDC_HPD2_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD3_INT_STATUS", REG_MMIO, 0x180d, &mmDC_HPD3_INT_STATUS[0], sizeof(mmDC_HPD3_INT_STATUS)/sizeof(mmDC_HPD3_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD3_INT_CONTROL", REG_MMIO, 0x180e, &mmDC_HPD3_INT_CONTROL[0], sizeof(mmDC_HPD3_INT_CONTROL)/sizeof(mmDC_HPD3_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD3_CONTROL", REG_MMIO, 0x180f, &mmDC_HPD3_CONTROL[0], sizeof(mmDC_HPD3_CONTROL)/sizeof(mmDC_HPD3_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD4_INT_STATUS", REG_MMIO, 0x1810, &mmDC_HPD4_INT_STATUS[0], sizeof(mmDC_HPD4_INT_STATUS)/sizeof(mmDC_HPD4_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD4_INT_CONTROL", REG_MMIO, 0x1811, &mmDC_HPD4_INT_CONTROL[0], sizeof(mmDC_HPD4_INT_CONTROL)/sizeof(mmDC_HPD4_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD4_CONTROL", REG_MMIO, 0x1812, &mmDC_HPD4_CONTROL[0], sizeof(mmDC_HPD4_CONTROL)/sizeof(mmDC_HPD4_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD5_INT_STATUS", REG_MMIO, 0x1813, &mmDC_HPD5_INT_STATUS[0], sizeof(mmDC_HPD5_INT_STATUS)/sizeof(mmDC_HPD5_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD5_INT_CONTROL", REG_MMIO, 0x1814, &mmDC_HPD5_INT_CONTROL[0], sizeof(mmDC_HPD5_INT_CONTROL)/sizeof(mmDC_HPD5_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD5_CONTROL", REG_MMIO, 0x1815, &mmDC_HPD5_CONTROL[0], sizeof(mmDC_HPD5_CONTROL)/sizeof(mmDC_HPD5_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD6_INT_STATUS", REG_MMIO, 0x1816, &mmDC_HPD6_INT_STATUS[0], sizeof(mmDC_HPD6_INT_STATUS)/sizeof(mmDC_HPD6_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD6_INT_CONTROL", REG_MMIO, 0x1817, &mmDC_HPD6_INT_CONTROL[0], sizeof(mmDC_HPD6_INT_CONTROL)/sizeof(mmDC_HPD6_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD6_CONTROL", REG_MMIO, 0x1818, &mmDC_HPD6_CONTROL[0], sizeof(mmDC_HPD6_CONTROL)/sizeof(mmDC_HPD6_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_CONTROL", REG_MMIO, 0x1819, &mmDC_I2C_CONTROL[0], sizeof(mmDC_I2C_CONTROL)/sizeof(mmDC_I2C_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_ARBITRATION", REG_MMIO, 0x181a, &mmDC_I2C_ARBITRATION[0], sizeof(mmDC_I2C_ARBITRATION)/sizeof(mmDC_I2C_ARBITRATION[0]), 0, 0 },
	{ "mmDC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x181b, &mmDC_I2C_INTERRUPT_CONTROL[0], sizeof(mmDC_I2C_INTERRUPT_CONTROL)/sizeof(mmDC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_SW_STATUS", REG_MMIO, 0x181c, &mmDC_I2C_SW_STATUS[0], sizeof(mmDC_I2C_SW_STATUS)/sizeof(mmDC_I2C_SW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_HW_STATUS", REG_MMIO, 0x181d, &mmDC_I2C_DDC1_HW_STATUS[0], sizeof(mmDC_I2C_DDC1_HW_STATUS)/sizeof(mmDC_I2C_DDC1_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_HW_STATUS", REG_MMIO, 0x181e, &mmDC_I2C_DDC2_HW_STATUS[0], sizeof(mmDC_I2C_DDC2_HW_STATUS)/sizeof(mmDC_I2C_DDC2_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_HW_STATUS", REG_MMIO, 0x181f, &mmDC_I2C_DDC3_HW_STATUS[0], sizeof(mmDC_I2C_DDC3_HW_STATUS)/sizeof(mmDC_I2C_DDC3_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_HW_STATUS", REG_MMIO, 0x1820, &mmDC_I2C_DDC4_HW_STATUS[0], sizeof(mmDC_I2C_DDC4_HW_STATUS)/sizeof(mmDC_I2C_DDC4_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_HW_STATUS", REG_MMIO, 0x1821, &mmDC_I2C_DDC5_HW_STATUS[0], sizeof(mmDC_I2C_DDC5_HW_STATUS)/sizeof(mmDC_I2C_DDC5_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_HW_STATUS", REG_MMIO, 0x1822, &mmDC_I2C_DDC6_HW_STATUS[0], sizeof(mmDC_I2C_DDC6_HW_STATUS)/sizeof(mmDC_I2C_DDC6_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SPEED", REG_MMIO, 0x1823, &mmDC_I2C_DDC1_SPEED[0], sizeof(mmDC_I2C_DDC1_SPEED)/sizeof(mmDC_I2C_DDC1_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SETUP", REG_MMIO, 0x1824, &mmDC_I2C_DDC1_SETUP[0], sizeof(mmDC_I2C_DDC1_SETUP)/sizeof(mmDC_I2C_DDC1_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SPEED", REG_MMIO, 0x1825, &mmDC_I2C_DDC2_SPEED[0], sizeof(mmDC_I2C_DDC2_SPEED)/sizeof(mmDC_I2C_DDC2_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SETUP", REG_MMIO, 0x1826, &mmDC_I2C_DDC2_SETUP[0], sizeof(mmDC_I2C_DDC2_SETUP)/sizeof(mmDC_I2C_DDC2_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SPEED", REG_MMIO, 0x1827, &mmDC_I2C_DDC3_SPEED[0], sizeof(mmDC_I2C_DDC3_SPEED)/sizeof(mmDC_I2C_DDC3_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SETUP", REG_MMIO, 0x1828, &mmDC_I2C_DDC3_SETUP[0], sizeof(mmDC_I2C_DDC3_SETUP)/sizeof(mmDC_I2C_DDC3_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SPEED", REG_MMIO, 0x1829, &mmDC_I2C_DDC4_SPEED[0], sizeof(mmDC_I2C_DDC4_SPEED)/sizeof(mmDC_I2C_DDC4_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SETUP", REG_MMIO, 0x182a, &mmDC_I2C_DDC4_SETUP[0], sizeof(mmDC_I2C_DDC4_SETUP)/sizeof(mmDC_I2C_DDC4_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SPEED", REG_MMIO, 0x182b, &mmDC_I2C_DDC5_SPEED[0], sizeof(mmDC_I2C_DDC5_SPEED)/sizeof(mmDC_I2C_DDC5_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SETUP", REG_MMIO, 0x182c, &mmDC_I2C_DDC5_SETUP[0], sizeof(mmDC_I2C_DDC5_SETUP)/sizeof(mmDC_I2C_DDC5_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SPEED", REG_MMIO, 0x182d, &mmDC_I2C_DDC6_SPEED[0], sizeof(mmDC_I2C_DDC6_SPEED)/sizeof(mmDC_I2C_DDC6_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SETUP", REG_MMIO, 0x182e, &mmDC_I2C_DDC6_SETUP[0], sizeof(mmDC_I2C_DDC6_SETUP)/sizeof(mmDC_I2C_DDC6_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION0", REG_MMIO, 0x182f, &mmDC_I2C_TRANSACTION0[0], sizeof(mmDC_I2C_TRANSACTION0)/sizeof(mmDC_I2C_TRANSACTION0[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION1", REG_MMIO, 0x1830, &mmDC_I2C_TRANSACTION1[0], sizeof(mmDC_I2C_TRANSACTION1)/sizeof(mmDC_I2C_TRANSACTION1[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION2", REG_MMIO, 0x1831, &mmDC_I2C_TRANSACTION2[0], sizeof(mmDC_I2C_TRANSACTION2)/sizeof(mmDC_I2C_TRANSACTION2[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION3", REG_MMIO, 0x1832, &mmDC_I2C_TRANSACTION3[0], sizeof(mmDC_I2C_TRANSACTION3)/sizeof(mmDC_I2C_TRANSACTION3[0]), 0, 0 },
	{ "mmDC_I2C_DATA", REG_MMIO, 0x1833, &mmDC_I2C_DATA[0], sizeof(mmDC_I2C_DATA)/sizeof(mmDC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_CONTROL", REG_MMIO, 0x1834, &mmGENERIC_I2C_CONTROL[0], sizeof(mmGENERIC_I2C_CONTROL)/sizeof(mmGENERIC_I2C_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x1835, &mmGENERIC_I2C_INTERRUPT_CONTROL[0], sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL)/sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_STATUS", REG_MMIO, 0x1836, &mmGENERIC_I2C_STATUS[0], sizeof(mmGENERIC_I2C_STATUS)/sizeof(mmGENERIC_I2C_STATUS[0]), 0, 0 },
	{ "mmGENERIC_I2C_SPEED", REG_MMIO, 0x1837, &mmGENERIC_I2C_SPEED[0], sizeof(mmGENERIC_I2C_SPEED)/sizeof(mmGENERIC_I2C_SPEED[0]), 0, 0 },
	{ "mmGENERIC_I2C_SETUP", REG_MMIO, 0x1838, &mmGENERIC_I2C_SETUP[0], sizeof(mmGENERIC_I2C_SETUP)/sizeof(mmGENERIC_I2C_SETUP[0]), 0, 0 },
	{ "mmGENERIC_I2C_TRANSACTION", REG_MMIO, 0x1839, &mmGENERIC_I2C_TRANSACTION[0], sizeof(mmGENERIC_I2C_TRANSACTION)/sizeof(mmGENERIC_I2C_TRANSACTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_DATA", REG_MMIO, 0x183a, &mmGENERIC_I2C_DATA[0], sizeof(mmGENERIC_I2C_DATA)/sizeof(mmGENERIC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_SELECTION", REG_MMIO, 0x183b, &mmGENERIC_I2C_PIN_SELECTION[0], sizeof(mmGENERIC_I2C_PIN_SELECTION)/sizeof(mmGENERIC_I2C_PIN_SELECTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_DEBUG", REG_MMIO, 0x183c, &mmGENERIC_I2C_PIN_DEBUG[0], sizeof(mmGENERIC_I2C_PIN_DEBUG)/sizeof(mmGENERIC_I2C_PIN_DEBUG[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS", REG_MMIO, 0x183d, &mmDISP_INTERRUPT_STATUS[0], sizeof(mmDISP_INTERRUPT_STATUS)/sizeof(mmDISP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE", REG_MMIO, 0x183e, &mmDISP_INTERRUPT_STATUS_CONTINUE[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE2", REG_MMIO, 0x183f, &mmDISP_INTERRUPT_STATUS_CONTINUE2[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE3", REG_MMIO, 0x1840, &mmDISP_INTERRUPT_STATUS_CONTINUE3[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3[0]), 0, 0 },
	{ "mmDOUT_POWER_MANAGEMENT_CNTL", REG_MMIO, 0x1841, &mmDOUT_POWER_MANAGEMENT_CNTL[0], sizeof(mmDOUT_POWER_MANAGEMENT_CNTL)/sizeof(mmDOUT_POWER_MANAGEMENT_CNTL[0]), 0, 0 },
	{ "mmDISP_TIMER_CONTROL", REG_MMIO, 0x1842, &mmDISP_TIMER_CONTROL[0], sizeof(mmDISP_TIMER_CONTROL)/sizeof(mmDISP_TIMER_CONTROL[0]), 0, 0 },
	{ "mmDOUT_SCRATCH0", REG_MMIO, 0x1844, &mmDOUT_SCRATCH0[0], sizeof(mmDOUT_SCRATCH0)/sizeof(mmDOUT_SCRATCH0[0]), 0, 0 },
	{ "mmDOUT_SCRATCH1", REG_MMIO, 0x1845, &mmDOUT_SCRATCH1[0], sizeof(mmDOUT_SCRATCH1)/sizeof(mmDOUT_SCRATCH1[0]), 0, 0 },
	{ "mmDOUT_SCRATCH2", REG_MMIO, 0x1846, &mmDOUT_SCRATCH2[0], sizeof(mmDOUT_SCRATCH2)/sizeof(mmDOUT_SCRATCH2[0]), 0, 0 },
	{ "mmDOUT_SCRATCH3", REG_MMIO, 0x1847, &mmDOUT_SCRATCH3[0], sizeof(mmDOUT_SCRATCH3)/sizeof(mmDOUT_SCRATCH3[0]), 0, 0 },
	{ "mmDOUT_SCRATCH4", REG_MMIO, 0x1848, &mmDOUT_SCRATCH4[0], sizeof(mmDOUT_SCRATCH4)/sizeof(mmDOUT_SCRATCH4[0]), 0, 0 },
	{ "mmDOUT_SCRATCH5", REG_MMIO, 0x1849, &mmDOUT_SCRATCH5[0], sizeof(mmDOUT_SCRATCH5)/sizeof(mmDOUT_SCRATCH5[0]), 0, 0 },
	{ "mmDOUT_SCRATCH6", REG_MMIO, 0x184a, &mmDOUT_SCRATCH6[0], sizeof(mmDOUT_SCRATCH6)/sizeof(mmDOUT_SCRATCH6[0]), 0, 0 },
	{ "mmDOUT_SCRATCH7", REG_MMIO, 0x184b, &mmDOUT_SCRATCH7[0], sizeof(mmDOUT_SCRATCH7)/sizeof(mmDOUT_SCRATCH7[0]), 0, 0 },
	{ "mmDOUT_TEST_DEBUG_INDEX", REG_MMIO, 0x184d, &mmDOUT_TEST_DEBUG_INDEX[0], sizeof(mmDOUT_TEST_DEBUG_INDEX)/sizeof(mmDOUT_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDOUT_TEST_DEBUG_DATA", REG_MMIO, 0x184e, &mmDOUT_TEST_DEBUG_DATA[0], sizeof(mmDOUT_TEST_DEBUG_DATA)/sizeof(mmDOUT_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE4", REG_MMIO, 0x1853, &mmDISP_INTERRUPT_STATUS_CONTINUE4[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE5", REG_MMIO, 0x1854, &mmDISP_INTERRUPT_STATUS_CONTINUE5[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_HW_STATUS", REG_MMIO, 0x1855, &mmDC_I2C_DDCVGA_HW_STATUS[0], sizeof(mmDC_I2C_DDCVGA_HW_STATUS)/sizeof(mmDC_I2C_DDCVGA_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SPEED", REG_MMIO, 0x1856, &mmDC_I2C_DDCVGA_SPEED[0], sizeof(mmDC_I2C_DDCVGA_SPEED)/sizeof(mmDC_I2C_DDCVGA_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SETUP", REG_MMIO, 0x1857, &mmDC_I2C_DDCVGA_SETUP[0], sizeof(mmDC_I2C_DDCVGA_SETUP)/sizeof(mmDC_I2C_DDCVGA_SETUP[0]), 0, 0 },
	{ "mmDVO_ENABLE", REG_MMIO, 0x1858, &mmDVO_ENABLE[0], sizeof(mmDVO_ENABLE)/sizeof(mmDVO_ENABLE[0]), 0, 0 },
	{ "mmDVO_SOURCE_SELECT", REG_MMIO, 0x1859, &mmDVO_SOURCE_SELECT[0], sizeof(mmDVO_SOURCE_SELECT)/sizeof(mmDVO_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDVO_OUTPUT", REG_MMIO, 0x185a, &mmDVO_OUTPUT[0], sizeof(mmDVO_OUTPUT)/sizeof(mmDVO_OUTPUT[0]), 0, 0 },
	{ "mmDVO_CONTROL", REG_MMIO, 0x185b, &mmDVO_CONTROL[0], sizeof(mmDVO_CONTROL)/sizeof(mmDVO_CONTROL[0]), 0, 0 },
	{ "mmDVO_CRC_EN", REG_MMIO, 0x185c, &mmDVO_CRC_EN[0], sizeof(mmDVO_CRC_EN)/sizeof(mmDVO_CRC_EN[0]), 0, 0 },
	{ "mmDVO_CRC2_SIG_MASK", REG_MMIO, 0x185d, &mmDVO_CRC2_SIG_MASK[0], sizeof(mmDVO_CRC2_SIG_MASK)/sizeof(mmDVO_CRC2_SIG_MASK[0]), 0, 0 },
	{ "mmDVO_CRC2_SIG_RESULT", REG_MMIO, 0x185e, &mmDVO_CRC2_SIG_RESULT[0], sizeof(mmDVO_CRC2_SIG_RESULT)/sizeof(mmDVO_CRC2_SIG_RESULT[0]), 0, 0 },
	{ "mmDVO_FIFO_ERROR_STATUS", REG_MMIO, 0x185f, &mmDVO_FIFO_ERROR_STATUS[0], sizeof(mmDVO_FIFO_ERROR_STATUS)/sizeof(mmDVO_FIFO_ERROR_STATUS[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK1_SEL", REG_MMIO, 0x1860, &mmDCDEBUG_BUS_CLK1_SEL[0], sizeof(mmDCDEBUG_BUS_CLK1_SEL)/sizeof(mmDCDEBUG_BUS_CLK1_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK2_SEL", REG_MMIO, 0x1861, &mmDCDEBUG_BUS_CLK2_SEL[0], sizeof(mmDCDEBUG_BUS_CLK2_SEL)/sizeof(mmDCDEBUG_BUS_CLK2_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK3_SEL", REG_MMIO, 0x1862, &mmDCDEBUG_BUS_CLK3_SEL[0], sizeof(mmDCDEBUG_BUS_CLK3_SEL)/sizeof(mmDCDEBUG_BUS_CLK3_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK4_SEL", REG_MMIO, 0x1863, &mmDCDEBUG_BUS_CLK4_SEL[0], sizeof(mmDCDEBUG_BUS_CLK4_SEL)/sizeof(mmDCDEBUG_BUS_CLK4_SEL[0]), 0, 0 },
	{ "mmDC_HPD1_FAST_TRAIN_CNTL", REG_MMIO, 0x1864, &mmDC_HPD1_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD1_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD1_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD2_FAST_TRAIN_CNTL", REG_MMIO, 0x1865, &mmDC_HPD2_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD2_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD2_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD3_FAST_TRAIN_CNTL", REG_MMIO, 0x1866, &mmDC_HPD3_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD3_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD3_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD4_FAST_TRAIN_CNTL", REG_MMIO, 0x1867, &mmDC_HPD4_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD4_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD4_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD5_FAST_TRAIN_CNTL", REG_MMIO, 0x1868, &mmDC_HPD5_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD5_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD5_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD6_FAST_TRAIN_CNTL", REG_MMIO, 0x1869, &mmDC_HPD6_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD6_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD6_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_PIN_OVERRIDE", REG_MMIO, 0x186a, &mmDCDEBUG_OUT_PIN_OVERRIDE[0], sizeof(mmDCDEBUG_OUT_PIN_OVERRIDE)/sizeof(mmDCDEBUG_OUT_PIN_OVERRIDE[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_CNTL", REG_MMIO, 0x186b, &mmDCDEBUG_OUT_CNTL[0], sizeof(mmDCDEBUG_OUT_CNTL)/sizeof(mmDCDEBUG_OUT_CNTL[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_DATA", REG_MMIO, 0x186e, &mmDCDEBUG_OUT_DATA[0], sizeof(mmDCDEBUG_OUT_DATA)/sizeof(mmDCDEBUG_OUT_DATA[0]), 0, 0 },
	{ "mmDC_I2C_EDID_DETECT_CTRL", REG_MMIO, 0x186f, &mmDC_I2C_EDID_DETECT_CTRL[0], sizeof(mmDC_I2C_EDID_DETECT_CTRL)/sizeof(mmDC_I2C_EDID_DETECT_CTRL[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_CNTL", REG_MMIO, 0x1870, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_STATE", REG_MMIO, 0x1871, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1872, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL", REG_MMIO, 0x1873, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_LOW", REG_MMIO, 0x1874, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_HI", REG_MMIO, 0x1875, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_LOW", REG_MMIO, 0x1876, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x1877, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x1878, NULL, 0, 0, 0 },
	{ "mmDP_AUX0_AUX_CONTROL", REG_MMIO, 0x1880, NULL, 0, 0, 0 },
	{ "mmAUX_CONTROL", REG_MMIO, 0x1880, &mmAUX_CONTROL[0], sizeof(mmAUX_CONTROL)/sizeof(mmAUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_CONTROL", REG_MMIO, 0x1881, NULL, 0, 0, 0 },
	{ "mmAUX_SW_CONTROL", REG_MMIO, 0x1881, &mmAUX_SW_CONTROL[0], sizeof(mmAUX_SW_CONTROL)/sizeof(mmAUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_ARB_CONTROL", REG_MMIO, 0x1882, NULL, 0, 0, 0 },
	{ "mmAUX_ARB_CONTROL", REG_MMIO, 0x1882, &mmAUX_ARB_CONTROL[0], sizeof(mmAUX_ARB_CONTROL)/sizeof(mmAUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1883, NULL, 0, 0, 0 },
	{ "mmAUX_INTERRUPT_CONTROL", REG_MMIO, 0x1883, &mmAUX_INTERRUPT_CONTROL[0], sizeof(mmAUX_INTERRUPT_CONTROL)/sizeof(mmAUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_STATUS", REG_MMIO, 0x1884, NULL, 0, 0, 0 },
	{ "mmAUX_SW_STATUS", REG_MMIO, 0x1884, &mmAUX_SW_STATUS[0], sizeof(mmAUX_SW_STATUS)/sizeof(mmAUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_STATUS", REG_MMIO, 0x1885, NULL, 0, 0, 0 },
	{ "mmAUX_LS_STATUS", REG_MMIO, 0x1885, &mmAUX_LS_STATUS[0], sizeof(mmAUX_LS_STATUS)/sizeof(mmAUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_DATA", REG_MMIO, 0x1886, NULL, 0, 0, 0 },
	{ "mmAUX_SW_DATA", REG_MMIO, 0x1886, &mmAUX_SW_DATA[0], sizeof(mmAUX_SW_DATA)/sizeof(mmAUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_DATA", REG_MMIO, 0x1887, NULL, 0, 0, 0 },
	{ "mmAUX_LS_DATA", REG_MMIO, 0x1887, &mmAUX_LS_DATA[0], sizeof(mmAUX_LS_DATA)/sizeof(mmAUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1888, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1888, &mmAUX_DPHY_TX_REF_CONTROL[0], sizeof(mmAUX_DPHY_TX_REF_CONTROL)/sizeof(mmAUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1889, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_TX_CONTROL", REG_MMIO, 0x1889, &mmAUX_DPHY_TX_CONTROL[0], sizeof(mmAUX_DPHY_TX_CONTROL)/sizeof(mmAUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x188a, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_RX_CONTROL0", REG_MMIO, 0x188a, &mmAUX_DPHY_RX_CONTROL0[0], sizeof(mmAUX_DPHY_RX_CONTROL0)/sizeof(mmAUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x188b, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_RX_CONTROL1", REG_MMIO, 0x188b, &mmAUX_DPHY_RX_CONTROL1[0], sizeof(mmAUX_DPHY_RX_CONTROL1)/sizeof(mmAUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_STATUS", REG_MMIO, 0x188c, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_TX_STATUS", REG_MMIO, 0x188c, &mmAUX_DPHY_TX_STATUS[0], sizeof(mmAUX_DPHY_TX_STATUS)/sizeof(mmAUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_STATUS", REG_MMIO, 0x188d, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_RX_STATUS", REG_MMIO, 0x188d, &mmAUX_DPHY_RX_STATUS[0], sizeof(mmAUX_DPHY_RX_STATUS)/sizeof(mmAUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x188e, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_CONTROL", REG_MMIO, 0x188e, &mmAUX_GTC_SYNC_CONTROL[0], sizeof(mmAUX_GTC_SYNC_CONTROL)/sizeof(mmAUX_GTC_SYNC_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x188f, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x188f, &mmAUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmAUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmAUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1890, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1890, &mmAUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmAUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmAUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1891, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_STATUS", REG_MMIO, 0x1891, &mmAUX_GTC_SYNC_STATUS[0], sizeof(mmAUX_GTC_SYNC_STATUS)/sizeof(mmAUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_DATA", REG_MMIO, 0x1892, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_DATA", REG_MMIO, 0x1892, &mmAUX_GTC_SYNC_DATA[0], sizeof(mmAUX_GTC_SYNC_DATA)/sizeof(mmAUX_GTC_SYNC_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x1893, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x1893, &mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE[0], sizeof(mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE)/sizeof(mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_CONTROL", REG_MMIO, 0x1894, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_CONTROL", REG_MMIO, 0x1895, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_ARB_CONTROL", REG_MMIO, 0x1896, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1897, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_STATUS", REG_MMIO, 0x1898, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_LS_STATUS", REG_MMIO, 0x1899, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_DATA", REG_MMIO, 0x189a, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_LS_DATA", REG_MMIO, 0x189b, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x189c, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x189d, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x189e, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x189f, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18a0, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18a1, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18a2, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x18a3, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x18a4, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x18a5, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18a6, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x18a7, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_CONTROL", REG_MMIO, 0x18a8, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_CONTROL", REG_MMIO, 0x18a9, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_ARB_CONTROL", REG_MMIO, 0x18aa, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18ab, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_STATUS", REG_MMIO, 0x18ac, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_LS_STATUS", REG_MMIO, 0x18ad, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_DATA", REG_MMIO, 0x18ae, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_LS_DATA", REG_MMIO, 0x18af, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18b0, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18b1, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18b2, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18b3, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18b4, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18b5, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18b6, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x18b7, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x18b8, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x18b9, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18ba, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x18bb, NULL, 0, 0, 0 },
	{ "mmDC_HPD1_TOGGLE_FILT_CNTL", REG_MMIO, 0x18bc, &mmDC_HPD1_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD1_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD1_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD2_TOGGLE_FILT_CNTL", REG_MMIO, 0x18bd, &mmDC_HPD2_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD2_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD2_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD3_TOGGLE_FILT_CNTL", REG_MMIO, 0x18be, &mmDC_HPD3_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD3_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD3_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDISPOUT_STEREOSYNC_SEL", REG_MMIO, 0x18bf, &mmDISPOUT_STEREOSYNC_SEL[0], sizeof(mmDISPOUT_STEREOSYNC_SEL)/sizeof(mmDISPOUT_STEREOSYNC_SEL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_CONTROL", REG_MMIO, 0x18c0, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_CONTROL", REG_MMIO, 0x18c1, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_ARB_CONTROL", REG_MMIO, 0x18c2, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18c3, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_STATUS", REG_MMIO, 0x18c4, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_LS_STATUS", REG_MMIO, 0x18c5, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_DATA", REG_MMIO, 0x18c6, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_LS_DATA", REG_MMIO, 0x18c7, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18c8, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18c9, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18ca, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18cb, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18cc, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18cd, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18ce, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x18cf, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x18d0, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x18d1, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18d2, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x18d3, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_CONTROL", REG_MMIO, 0x18d4, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_CONTROL", REG_MMIO, 0x18d5, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_ARB_CONTROL", REG_MMIO, 0x18d6, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18d7, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_STATUS", REG_MMIO, 0x18d8, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_LS_STATUS", REG_MMIO, 0x18d9, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_DATA", REG_MMIO, 0x18da, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_LS_DATA", REG_MMIO, 0x18db, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18dc, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18dd, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18de, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18df, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18e0, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18e1, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18e2, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x18e3, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x18e4, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x18e5, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18e6, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x18e7, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_CONTROL", REG_MMIO, 0x18e8, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_CONTROL", REG_MMIO, 0x18e9, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_ARB_CONTROL", REG_MMIO, 0x18ea, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18eb, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_STATUS", REG_MMIO, 0x18ec, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_LS_STATUS", REG_MMIO, 0x18ed, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_DATA", REG_MMIO, 0x18ee, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_LS_DATA", REG_MMIO, 0x18ef, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18f0, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18f1, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18f2, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18f3, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18f4, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18f5, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18f6, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x18f7, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x18f8, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x18f9, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18fa, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x18fb, NULL, 0, 0, 0 },
	{ "mmDC_HPD4_TOGGLE_FILT_CNTL", REG_MMIO, 0x18fc, &mmDC_HPD4_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD4_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD4_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD5_TOGGLE_FILT_CNTL", REG_MMIO, 0x18fd, &mmDC_HPD5_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD5_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD5_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD6_TOGGLE_FILT_CNTL", REG_MMIO, 0x18fe, &mmDC_HPD6_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD6_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD6_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDOUT_DCE_VCE_CONTROL", REG_MMIO, 0x18ff, &mmDOUT_DCE_VCE_CONTROL[0], sizeof(mmDOUT_DCE_VCE_CONTROL)/sizeof(mmDOUT_DCE_VCE_CONTROL[0]), 0, 0 },
	{ "mmIMMEDIATE_RESPONSE_INPUT_INTERFACE", REG_MMIO, 0x19, &mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0], sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE)/sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_J", REG_SMC, 0x19, &ixDP_AUX1_DEBUG_J[0], sizeof(ixDP_AUX1_DEBUG_J)/sizeof(ixDP_AUX1_DEBUG_J[0]), 0, 0 },
	{ "mmDC_GENERICA", REG_MMIO, 0x1900, &mmDC_GENERICA[0], sizeof(mmDC_GENERICA)/sizeof(mmDC_GENERICA[0]), 0, 0 },
	{ "mmDC_GENERICB", REG_MMIO, 0x1901, &mmDC_GENERICB[0], sizeof(mmDC_GENERICB)/sizeof(mmDC_GENERICB[0]), 0, 0 },
	{ "mmDC_PAD_EXTERN_SIG", REG_MMIO, 0x1902, &mmDC_PAD_EXTERN_SIG[0], sizeof(mmDC_PAD_EXTERN_SIG)/sizeof(mmDC_PAD_EXTERN_SIG[0]), 0, 0 },
	{ "mmDC_REF_CLK_CNTL", REG_MMIO, 0x1903, &mmDC_REF_CLK_CNTL[0], sizeof(mmDC_REF_CLK_CNTL)/sizeof(mmDC_REF_CLK_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_DEBUG", REG_MMIO, 0x1904, &mmDC_GPIO_DEBUG[0], sizeof(mmDC_GPIO_DEBUG)/sizeof(mmDC_GPIO_DEBUG[0]), 0, 0 },
	{ "mmDC_DVODATA_CONFIG", REG_MMIO, 0x1905, &mmDC_DVODATA_CONFIG[0], sizeof(mmDC_DVODATA_CONFIG)/sizeof(mmDC_DVODATA_CONFIG[0]), 0, 0 },
	{ "mmDCO_MEM_POWER_STATE", REG_MMIO, 0x1906, &mmDCO_MEM_POWER_STATE[0], sizeof(mmDCO_MEM_POWER_STATE)/sizeof(mmDCO_MEM_POWER_STATE[0]), 0, 0 },
	{ "mmDCO_LIGHT_SLEEP_DIS", REG_MMIO, 0x1907, &mmDCO_LIGHT_SLEEP_DIS[0], sizeof(mmDCO_LIGHT_SLEEP_DIS)/sizeof(mmDCO_LIGHT_SLEEP_DIS[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKA", REG_MMIO, 0x1908, &mmUNIPHY_IMPCAL_LINKA[0], sizeof(mmUNIPHY_IMPCAL_LINKA)/sizeof(mmUNIPHY_IMPCAL_LINKA[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKB", REG_MMIO, 0x1909, &mmUNIPHY_IMPCAL_LINKB[0], sizeof(mmUNIPHY_IMPCAL_LINKB)/sizeof(mmUNIPHY_IMPCAL_LINKB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PERIOD", REG_MMIO, 0x190a, &mmUNIPHY_IMPCAL_PERIOD[0], sizeof(mmUNIPHY_IMPCAL_PERIOD)/sizeof(mmUNIPHY_IMPCAL_PERIOD[0]), 0, 0 },
	{ "mmAUXP_IMPCAL", REG_MMIO, 0x190b, &mmAUXP_IMPCAL[0], sizeof(mmAUXP_IMPCAL)/sizeof(mmAUXP_IMPCAL[0]), 0, 0 },
	{ "mmAUXN_IMPCAL", REG_MMIO, 0x190c, &mmAUXN_IMPCAL[0], sizeof(mmAUXN_IMPCAL)/sizeof(mmAUXN_IMPCAL[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_AB", REG_MMIO, 0x190d, &mmDCIO_IMPCAL_CNTL_AB[0], sizeof(mmDCIO_IMPCAL_CNTL_AB)/sizeof(mmDCIO_IMPCAL_CNTL_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_AB", REG_MMIO, 0x190e, &mmUNIPHY_IMPCAL_PSW_AB[0], sizeof(mmUNIPHY_IMPCAL_PSW_AB)/sizeof(mmUNIPHY_IMPCAL_PSW_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKC", REG_MMIO, 0x190f, &mmUNIPHY_IMPCAL_LINKC[0], sizeof(mmUNIPHY_IMPCAL_LINKC)/sizeof(mmUNIPHY_IMPCAL_LINKC[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKD", REG_MMIO, 0x1910, &mmUNIPHY_IMPCAL_LINKD[0], sizeof(mmUNIPHY_IMPCAL_LINKD)/sizeof(mmUNIPHY_IMPCAL_LINKD[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_CD", REG_MMIO, 0x1911, &mmDCIO_IMPCAL_CNTL_CD[0], sizeof(mmDCIO_IMPCAL_CNTL_CD)/sizeof(mmDCIO_IMPCAL_CNTL_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_CD", REG_MMIO, 0x1912, &mmUNIPHY_IMPCAL_PSW_CD[0], sizeof(mmUNIPHY_IMPCAL_PSW_CD)/sizeof(mmUNIPHY_IMPCAL_PSW_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKE", REG_MMIO, 0x1913, &mmUNIPHY_IMPCAL_LINKE[0], sizeof(mmUNIPHY_IMPCAL_LINKE)/sizeof(mmUNIPHY_IMPCAL_LINKE[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKF", REG_MMIO, 0x1914, &mmUNIPHY_IMPCAL_LINKF[0], sizeof(mmUNIPHY_IMPCAL_LINKF)/sizeof(mmUNIPHY_IMPCAL_LINKF[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_EF", REG_MMIO, 0x1915, &mmDCIO_IMPCAL_CNTL_EF[0], sizeof(mmDCIO_IMPCAL_CNTL_EF)/sizeof(mmDCIO_IMPCAL_CNTL_EF[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_EF", REG_MMIO, 0x1916, &mmUNIPHY_IMPCAL_PSW_EF[0], sizeof(mmUNIPHY_IMPCAL_PSW_EF)/sizeof(mmUNIPHY_IMPCAL_PSW_EF[0]), 0, 0 },
	{ "mmDC_PINSTRAPS", REG_MMIO, 0x1917, &mmDC_PINSTRAPS[0], sizeof(mmDC_PINSTRAPS)/sizeof(mmDC_PINSTRAPS[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_CNTL", REG_MMIO, 0x1919, &mmLVTMA_PWRSEQ_CNTL[0], sizeof(mmLVTMA_PWRSEQ_CNTL)/sizeof(mmLVTMA_PWRSEQ_CNTL[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_STATE", REG_MMIO, 0x191a, &mmLVTMA_PWRSEQ_STATE[0], sizeof(mmLVTMA_PWRSEQ_STATE)/sizeof(mmLVTMA_PWRSEQ_STATE[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_REF_DIV", REG_MMIO, 0x191b, &mmLVTMA_PWRSEQ_REF_DIV[0], sizeof(mmLVTMA_PWRSEQ_REF_DIV)/sizeof(mmLVTMA_PWRSEQ_REF_DIV[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY1", REG_MMIO, 0x191c, &mmLVTMA_PWRSEQ_DELAY1[0], sizeof(mmLVTMA_PWRSEQ_DELAY1)/sizeof(mmLVTMA_PWRSEQ_DELAY1[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY2", REG_MMIO, 0x191d, &mmLVTMA_PWRSEQ_DELAY2[0], sizeof(mmLVTMA_PWRSEQ_DELAY2)/sizeof(mmLVTMA_PWRSEQ_DELAY2[0]), 0, 0 },
	{ "mmBL_PWM_CNTL", REG_MMIO, 0x191e, &mmBL_PWM_CNTL[0], sizeof(mmBL_PWM_CNTL)/sizeof(mmBL_PWM_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_CNTL2", REG_MMIO, 0x191f, &mmBL_PWM_CNTL2[0], sizeof(mmBL_PWM_CNTL2)/sizeof(mmBL_PWM_CNTL2[0]), 0, 0 },
	{ "mmBL_PWM_PERIOD_CNTL", REG_MMIO, 0x1920, &mmBL_PWM_PERIOD_CNTL[0], sizeof(mmBL_PWM_PERIOD_CNTL)/sizeof(mmBL_PWM_PERIOD_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_GRP1_REG_LOCK", REG_MMIO, 0x1921, &mmBL_PWM_GRP1_REG_LOCK[0], sizeof(mmBL_PWM_GRP1_REG_LOCK)/sizeof(mmBL_PWM_GRP1_REG_LOCK[0]), 0, 0 },
	{ "mmDCIO_GSL_GENLK_PAD_CNTL", REG_MMIO, 0x1922, &mmDCIO_GSL_GENLK_PAD_CNTL[0], sizeof(mmDCIO_GSL_GENLK_PAD_CNTL)/sizeof(mmDCIO_GSL_GENLK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL_SWAPLOCK_PAD_CNTL", REG_MMIO, 0x1923, &mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0], sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL)/sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL0_CNTL", REG_MMIO, 0x1924, &mmDCIO_GSL0_CNTL[0], sizeof(mmDCIO_GSL0_CNTL)/sizeof(mmDCIO_GSL0_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL1_CNTL", REG_MMIO, 0x1925, &mmDCIO_GSL1_CNTL[0], sizeof(mmDCIO_GSL1_CNTL)/sizeof(mmDCIO_GSL1_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL2_CNTL", REG_MMIO, 0x1926, &mmDCIO_GSL2_CNTL[0], sizeof(mmDCIO_GSL2_CNTL)/sizeof(mmDCIO_GSL2_CNTL[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_V_UPDATE", REG_MMIO, 0x1927, &mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0], sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE)/sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_P_FLIP", REG_MMIO, 0x1928, &mmDC_GPU_TIMER_START_POSITION_P_FLIP[0], sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP)/sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ", REG_MMIO, 0x1929, &mmDC_GPU_TIMER_READ[0], sizeof(mmDC_GPU_TIMER_READ)/sizeof(mmDC_GPU_TIMER_READ[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ_CNTL", REG_MMIO, 0x192a, &mmDC_GPU_TIMER_READ_CNTL[0], sizeof(mmDC_GPU_TIMER_READ_CNTL)/sizeof(mmDC_GPU_TIMER_READ_CNTL[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL", REG_MMIO, 0x192b, &mmDCO_CLK_CNTL[0], sizeof(mmDCO_CLK_CNTL)/sizeof(mmDCO_CLK_CNTL[0]), 0, 0 },
	{ "mmDCO_CLK_RAMP_CNTL", REG_MMIO, 0x192c, &mmDCO_CLK_RAMP_CNTL[0], sizeof(mmDCO_CLK_RAMP_CNTL)/sizeof(mmDCO_CLK_RAMP_CNTL[0]), 0, 0 },
	{ "mmDCIO_DEBUG", REG_MMIO, 0x192e, &mmDCIO_DEBUG[0], sizeof(mmDCIO_DEBUG)/sizeof(mmDCIO_DEBUG[0]), 0, 0 },
	{ "mmDCIO_TEST_DEBUG_INDEX", REG_MMIO, 0x192f, &mmDCIO_TEST_DEBUG_INDEX[0], sizeof(mmDCIO_TEST_DEBUG_INDEX)/sizeof(mmDCIO_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCIO_TEST_DEBUG_DATA", REG_MMIO, 0x1930, &mmDCIO_TEST_DEBUG_DATA[0], sizeof(mmDCIO_TEST_DEBUG_DATA)/sizeof(mmDCIO_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmUNIPHYAB_TPG_CONTROL", REG_MMIO, 0x1931, &mmUNIPHYAB_TPG_CONTROL[0], sizeof(mmUNIPHYAB_TPG_CONTROL)/sizeof(mmUNIPHYAB_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYAB_TPG_SEED", REG_MMIO, 0x1932, &mmUNIPHYAB_TPG_SEED[0], sizeof(mmUNIPHYAB_TPG_SEED)/sizeof(mmUNIPHYAB_TPG_SEED[0]), 0, 0 },
	{ "mmUNIPHYCD_TPG_CONTROL", REG_MMIO, 0x1933, &mmUNIPHYCD_TPG_CONTROL[0], sizeof(mmUNIPHYCD_TPG_CONTROL)/sizeof(mmUNIPHYCD_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYCD_TPG_SEED", REG_MMIO, 0x1934, &mmUNIPHYCD_TPG_SEED[0], sizeof(mmUNIPHYCD_TPG_SEED)/sizeof(mmUNIPHYCD_TPG_SEED[0]), 0, 0 },
	{ "mmUNIPHYEF_TPG_CONTROL", REG_MMIO, 0x1935, &mmUNIPHYEF_TPG_CONTROL[0], sizeof(mmUNIPHYEF_TPG_CONTROL)/sizeof(mmUNIPHYEF_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYEF_TPG_SEED", REG_MMIO, 0x1936, &mmUNIPHYEF_TPG_SEED[0], sizeof(mmUNIPHYEF_TPG_SEED)/sizeof(mmUNIPHYEF_TPG_SEED[0]), 0, 0 },
	{ "mmDCO_DCFE_EXT_VSYNC_CNTL", REG_MMIO, 0x1937, &mmDCO_DCFE_EXT_VSYNC_CNTL[0], sizeof(mmDCO_DCFE_EXT_VSYNC_CNTL)/sizeof(mmDCO_DCFE_EXT_VSYNC_CNTL[0]), 0, 0 },
	{ "mmUNIPHYGH_TPG_CONTROL", REG_MMIO, 0x1938, &mmUNIPHYGH_TPG_CONTROL[0], sizeof(mmUNIPHYGH_TPG_CONTROL)/sizeof(mmUNIPHYGH_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYGH_TPG_SEED", REG_MMIO, 0x1939, &mmUNIPHYGH_TPG_SEED[0], sizeof(mmUNIPHYGH_TPG_SEED)/sizeof(mmUNIPHYGH_TPG_SEED[0]), 0, 0 },
	{ "mmDCO_MEM_POWER_STATE_2", REG_MMIO, 0x193a, &mmDCO_MEM_POWER_STATE_2[0], sizeof(mmDCO_MEM_POWER_STATE_2)/sizeof(mmDCO_MEM_POWER_STATE_2[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_STRENGTH", REG_MMIO, 0x193b, &mmDC_GPIO_I2S_SPDIF_STRENGTH[0], sizeof(mmDC_GPIO_I2S_SPDIF_STRENGTH)/sizeof(mmDC_GPIO_I2S_SPDIF_STRENGTH[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_MASK", REG_MMIO, 0x193c, &mmDC_GPIO_I2S_SPDIF_MASK[0], sizeof(mmDC_GPIO_I2S_SPDIF_MASK)/sizeof(mmDC_GPIO_I2S_SPDIF_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_A", REG_MMIO, 0x193d, &mmDC_GPIO_I2S_SPDIF_A[0], sizeof(mmDC_GPIO_I2S_SPDIF_A)/sizeof(mmDC_GPIO_I2S_SPDIF_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_EN", REG_MMIO, 0x193e, &mmDC_GPIO_I2S_SPDIF_EN[0], sizeof(mmDC_GPIO_I2S_SPDIF_EN)/sizeof(mmDC_GPIO_I2S_SPDIF_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_Y", REG_MMIO, 0x193f, &mmDC_GPIO_I2S_SPDIF_Y[0], sizeof(mmDC_GPIO_I2S_SPDIF_Y)/sizeof(mmDC_GPIO_I2S_SPDIF_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_MASK", REG_MMIO, 0x1940, &mmDC_GPIO_PWRSEQ_MASK[0], sizeof(mmDC_GPIO_PWRSEQ_MASK)/sizeof(mmDC_GPIO_PWRSEQ_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_A", REG_MMIO, 0x1941, &mmDC_GPIO_PWRSEQ_A[0], sizeof(mmDC_GPIO_PWRSEQ_A)/sizeof(mmDC_GPIO_PWRSEQ_A[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_EN", REG_MMIO, 0x1942, &mmDC_GPIO_PWRSEQ_EN[0], sizeof(mmDC_GPIO_PWRSEQ_EN)/sizeof(mmDC_GPIO_PWRSEQ_EN[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_Y", REG_MMIO, 0x1943, &mmDC_GPIO_PWRSEQ_Y[0], sizeof(mmDC_GPIO_PWRSEQ_Y)/sizeof(mmDC_GPIO_PWRSEQ_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_MASK", REG_MMIO, 0x1944, &mmDC_GPIO_GENERIC_MASK[0], sizeof(mmDC_GPIO_GENERIC_MASK)/sizeof(mmDC_GPIO_GENERIC_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_A", REG_MMIO, 0x1945, &mmDC_GPIO_GENERIC_A[0], sizeof(mmDC_GPIO_GENERIC_A)/sizeof(mmDC_GPIO_GENERIC_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_EN", REG_MMIO, 0x1946, &mmDC_GPIO_GENERIC_EN[0], sizeof(mmDC_GPIO_GENERIC_EN)/sizeof(mmDC_GPIO_GENERIC_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_Y", REG_MMIO, 0x1947, &mmDC_GPIO_GENERIC_Y[0], sizeof(mmDC_GPIO_GENERIC_Y)/sizeof(mmDC_GPIO_GENERIC_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_MASK", REG_MMIO, 0x1948, &mmDC_GPIO_DVODATA_MASK[0], sizeof(mmDC_GPIO_DVODATA_MASK)/sizeof(mmDC_GPIO_DVODATA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_A", REG_MMIO, 0x1949, &mmDC_GPIO_DVODATA_A[0], sizeof(mmDC_GPIO_DVODATA_A)/sizeof(mmDC_GPIO_DVODATA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_EN", REG_MMIO, 0x194a, &mmDC_GPIO_DVODATA_EN[0], sizeof(mmDC_GPIO_DVODATA_EN)/sizeof(mmDC_GPIO_DVODATA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_Y", REG_MMIO, 0x194b, &mmDC_GPIO_DVODATA_Y[0], sizeof(mmDC_GPIO_DVODATA_Y)/sizeof(mmDC_GPIO_DVODATA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_MASK", REG_MMIO, 0x194c, &mmDC_GPIO_DDC1_MASK[0], sizeof(mmDC_GPIO_DDC1_MASK)/sizeof(mmDC_GPIO_DDC1_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_A", REG_MMIO, 0x194d, &mmDC_GPIO_DDC1_A[0], sizeof(mmDC_GPIO_DDC1_A)/sizeof(mmDC_GPIO_DDC1_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_EN", REG_MMIO, 0x194e, &mmDC_GPIO_DDC1_EN[0], sizeof(mmDC_GPIO_DDC1_EN)/sizeof(mmDC_GPIO_DDC1_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_Y", REG_MMIO, 0x194f, &mmDC_GPIO_DDC1_Y[0], sizeof(mmDC_GPIO_DDC1_Y)/sizeof(mmDC_GPIO_DDC1_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_MASK", REG_MMIO, 0x1950, &mmDC_GPIO_DDC2_MASK[0], sizeof(mmDC_GPIO_DDC2_MASK)/sizeof(mmDC_GPIO_DDC2_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_A", REG_MMIO, 0x1951, &mmDC_GPIO_DDC2_A[0], sizeof(mmDC_GPIO_DDC2_A)/sizeof(mmDC_GPIO_DDC2_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_EN", REG_MMIO, 0x1952, &mmDC_GPIO_DDC2_EN[0], sizeof(mmDC_GPIO_DDC2_EN)/sizeof(mmDC_GPIO_DDC2_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_Y", REG_MMIO, 0x1953, &mmDC_GPIO_DDC2_Y[0], sizeof(mmDC_GPIO_DDC2_Y)/sizeof(mmDC_GPIO_DDC2_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_MASK", REG_MMIO, 0x1954, &mmDC_GPIO_DDC3_MASK[0], sizeof(mmDC_GPIO_DDC3_MASK)/sizeof(mmDC_GPIO_DDC3_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_A", REG_MMIO, 0x1955, &mmDC_GPIO_DDC3_A[0], sizeof(mmDC_GPIO_DDC3_A)/sizeof(mmDC_GPIO_DDC3_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_EN", REG_MMIO, 0x1956, &mmDC_GPIO_DDC3_EN[0], sizeof(mmDC_GPIO_DDC3_EN)/sizeof(mmDC_GPIO_DDC3_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_Y", REG_MMIO, 0x1957, &mmDC_GPIO_DDC3_Y[0], sizeof(mmDC_GPIO_DDC3_Y)/sizeof(mmDC_GPIO_DDC3_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_MASK", REG_MMIO, 0x1958, &mmDC_GPIO_DDC4_MASK[0], sizeof(mmDC_GPIO_DDC4_MASK)/sizeof(mmDC_GPIO_DDC4_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_A", REG_MMIO, 0x1959, &mmDC_GPIO_DDC4_A[0], sizeof(mmDC_GPIO_DDC4_A)/sizeof(mmDC_GPIO_DDC4_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_EN", REG_MMIO, 0x195a, &mmDC_GPIO_DDC4_EN[0], sizeof(mmDC_GPIO_DDC4_EN)/sizeof(mmDC_GPIO_DDC4_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_Y", REG_MMIO, 0x195b, &mmDC_GPIO_DDC4_Y[0], sizeof(mmDC_GPIO_DDC4_Y)/sizeof(mmDC_GPIO_DDC4_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_MASK", REG_MMIO, 0x195c, &mmDC_GPIO_DDC5_MASK[0], sizeof(mmDC_GPIO_DDC5_MASK)/sizeof(mmDC_GPIO_DDC5_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_A", REG_MMIO, 0x195d, &mmDC_GPIO_DDC5_A[0], sizeof(mmDC_GPIO_DDC5_A)/sizeof(mmDC_GPIO_DDC5_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_EN", REG_MMIO, 0x195e, &mmDC_GPIO_DDC5_EN[0], sizeof(mmDC_GPIO_DDC5_EN)/sizeof(mmDC_GPIO_DDC5_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_Y", REG_MMIO, 0x195f, &mmDC_GPIO_DDC5_Y[0], sizeof(mmDC_GPIO_DDC5_Y)/sizeof(mmDC_GPIO_DDC5_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_MASK", REG_MMIO, 0x1960, &mmDC_GPIO_DDC6_MASK[0], sizeof(mmDC_GPIO_DDC6_MASK)/sizeof(mmDC_GPIO_DDC6_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_A", REG_MMIO, 0x1961, &mmDC_GPIO_DDC6_A[0], sizeof(mmDC_GPIO_DDC6_A)/sizeof(mmDC_GPIO_DDC6_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_EN", REG_MMIO, 0x1962, &mmDC_GPIO_DDC6_EN[0], sizeof(mmDC_GPIO_DDC6_EN)/sizeof(mmDC_GPIO_DDC6_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_Y", REG_MMIO, 0x1963, &mmDC_GPIO_DDC6_Y[0], sizeof(mmDC_GPIO_DDC6_Y)/sizeof(mmDC_GPIO_DDC6_Y[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_MASK", REG_MMIO, 0x1964, &mmDC_GPIO_SYNCA_MASK[0], sizeof(mmDC_GPIO_SYNCA_MASK)/sizeof(mmDC_GPIO_SYNCA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_A", REG_MMIO, 0x1965, &mmDC_GPIO_SYNCA_A[0], sizeof(mmDC_GPIO_SYNCA_A)/sizeof(mmDC_GPIO_SYNCA_A[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_EN", REG_MMIO, 0x1966, &mmDC_GPIO_SYNCA_EN[0], sizeof(mmDC_GPIO_SYNCA_EN)/sizeof(mmDC_GPIO_SYNCA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_Y", REG_MMIO, 0x1967, &mmDC_GPIO_SYNCA_Y[0], sizeof(mmDC_GPIO_SYNCA_Y)/sizeof(mmDC_GPIO_SYNCA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_MASK", REG_MMIO, 0x1968, &mmDC_GPIO_GENLK_MASK[0], sizeof(mmDC_GPIO_GENLK_MASK)/sizeof(mmDC_GPIO_GENLK_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_A", REG_MMIO, 0x1969, &mmDC_GPIO_GENLK_A[0], sizeof(mmDC_GPIO_GENLK_A)/sizeof(mmDC_GPIO_GENLK_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_EN", REG_MMIO, 0x196a, &mmDC_GPIO_GENLK_EN[0], sizeof(mmDC_GPIO_GENLK_EN)/sizeof(mmDC_GPIO_GENLK_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_Y", REG_MMIO, 0x196b, &mmDC_GPIO_GENLK_Y[0], sizeof(mmDC_GPIO_GENLK_Y)/sizeof(mmDC_GPIO_GENLK_Y[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_MASK", REG_MMIO, 0x196c, &mmDC_GPIO_HPD_MASK[0], sizeof(mmDC_GPIO_HPD_MASK)/sizeof(mmDC_GPIO_HPD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_A", REG_MMIO, 0x196d, &mmDC_GPIO_HPD_A[0], sizeof(mmDC_GPIO_HPD_A)/sizeof(mmDC_GPIO_HPD_A[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_EN", REG_MMIO, 0x196e, &mmDC_GPIO_HPD_EN[0], sizeof(mmDC_GPIO_HPD_EN)/sizeof(mmDC_GPIO_HPD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_Y", REG_MMIO, 0x196f, &mmDC_GPIO_HPD_Y[0], sizeof(mmDC_GPIO_HPD_Y)/sizeof(mmDC_GPIO_HPD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_MASK", REG_MMIO, 0x1970, &mmDC_GPIO_DDCVGA_MASK[0], sizeof(mmDC_GPIO_DDCVGA_MASK)/sizeof(mmDC_GPIO_DDCVGA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_A", REG_MMIO, 0x1971, &mmDC_GPIO_DDCVGA_A[0], sizeof(mmDC_GPIO_DDCVGA_A)/sizeof(mmDC_GPIO_DDCVGA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_EN", REG_MMIO, 0x1972, &mmDC_GPIO_DDCVGA_EN[0], sizeof(mmDC_GPIO_DDCVGA_EN)/sizeof(mmDC_GPIO_DDCVGA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_Y", REG_MMIO, 0x1973, &mmDC_GPIO_DDCVGA_Y[0], sizeof(mmDC_GPIO_DDCVGA_Y)/sizeof(mmDC_GPIO_DDCVGA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_MASK", REG_MMIO, 0x1974, &mmDC_GPIO_I2CPAD_MASK[0], sizeof(mmDC_GPIO_I2CPAD_MASK)/sizeof(mmDC_GPIO_I2CPAD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_A", REG_MMIO, 0x1975, &mmDC_GPIO_I2CPAD_A[0], sizeof(mmDC_GPIO_I2CPAD_A)/sizeof(mmDC_GPIO_I2CPAD_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_EN", REG_MMIO, 0x1976, &mmDC_GPIO_I2CPAD_EN[0], sizeof(mmDC_GPIO_I2CPAD_EN)/sizeof(mmDC_GPIO_I2CPAD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_Y", REG_MMIO, 0x1977, &mmDC_GPIO_I2CPAD_Y[0], sizeof(mmDC_GPIO_I2CPAD_Y)/sizeof(mmDC_GPIO_I2CPAD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_1", REG_MMIO, 0x1978, &mmDC_GPIO_PAD_STRENGTH_1[0], sizeof(mmDC_GPIO_PAD_STRENGTH_1)/sizeof(mmDC_GPIO_PAD_STRENGTH_1[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_2", REG_MMIO, 0x1979, &mmDC_GPIO_PAD_STRENGTH_2[0], sizeof(mmDC_GPIO_PAD_STRENGTH_2)/sizeof(mmDC_GPIO_PAD_STRENGTH_2[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_STRENGTH", REG_MMIO, 0x197a, &mmDC_GPIO_I2CPAD_STRENGTH[0], sizeof(mmDC_GPIO_I2CPAD_STRENGTH)/sizeof(mmDC_GPIO_I2CPAD_STRENGTH[0]), 0, 0 },
	{ "mmDVO_STRENGTH_CONTROL", REG_MMIO, 0x197b, &mmDVO_STRENGTH_CONTROL[0], sizeof(mmDVO_STRENGTH_CONTROL)/sizeof(mmDVO_STRENGTH_CONTROL[0]), 0, 0 },
	{ "mmDVO_VREF_CONTROL", REG_MMIO, 0x197c, &mmDVO_VREF_CONTROL[0], sizeof(mmDVO_VREF_CONTROL)/sizeof(mmDVO_VREF_CONTROL[0]), 0, 0 },
	{ "mmDVO_SKEW_ADJUST", REG_MMIO, 0x197d, &mmDVO_SKEW_ADJUST[0], sizeof(mmDVO_SKEW_ADJUST)/sizeof(mmDVO_SKEW_ADJUST[0]), 0, 0 },
	{ "mmPHY_AUX_CNTL", REG_MMIO, 0x197f, &mmPHY_AUX_CNTL[0], sizeof(mmPHY_AUX_CNTL)/sizeof(mmPHY_AUX_CNTL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL1", REG_MMIO, 0x1980, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL1", REG_MMIO, 0x1980, &mmUNIPHY_TX_CONTROL1[0], sizeof(mmUNIPHY_TX_CONTROL1)/sizeof(mmUNIPHY_TX_CONTROL1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL2", REG_MMIO, 0x1981, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL2", REG_MMIO, 0x1981, &mmUNIPHY_TX_CONTROL2[0], sizeof(mmUNIPHY_TX_CONTROL2)/sizeof(mmUNIPHY_TX_CONTROL2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL3", REG_MMIO, 0x1982, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL3", REG_MMIO, 0x1982, &mmUNIPHY_TX_CONTROL3[0], sizeof(mmUNIPHY_TX_CONTROL3)/sizeof(mmUNIPHY_TX_CONTROL3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL4", REG_MMIO, 0x1983, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL4", REG_MMIO, 0x1983, &mmUNIPHY_TX_CONTROL4[0], sizeof(mmUNIPHY_TX_CONTROL4)/sizeof(mmUNIPHY_TX_CONTROL4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_POWER_CONTROL", REG_MMIO, 0x1984, NULL, 0, 0, 0 },
	{ "mmUNIPHY_POWER_CONTROL", REG_MMIO, 0x1984, &mmUNIPHY_POWER_CONTROL[0], sizeof(mmUNIPHY_POWER_CONTROL)/sizeof(mmUNIPHY_POWER_CONTROL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_FBDIV", REG_MMIO, 0x1985, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_FBDIV", REG_MMIO, 0x1985, &mmUNIPHY_PLL_FBDIV[0], sizeof(mmUNIPHY_PLL_FBDIV)/sizeof(mmUNIPHY_PLL_FBDIV[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x1986, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_CONTROL1", REG_MMIO, 0x1986, &mmUNIPHY_PLL_CONTROL1[0], sizeof(mmUNIPHY_PLL_CONTROL1)/sizeof(mmUNIPHY_PLL_CONTROL1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x1987, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_CONTROL2", REG_MMIO, 0x1987, &mmUNIPHY_PLL_CONTROL2[0], sizeof(mmUNIPHY_PLL_CONTROL2)/sizeof(mmUNIPHY_PLL_CONTROL2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x1988, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x1988, &mmUNIPHY_PLL_SS_STEP_SIZE[0], sizeof(mmUNIPHY_PLL_SS_STEP_SIZE)/sizeof(mmUNIPHY_PLL_SS_STEP_SIZE[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x1989, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_SS_CNTL", REG_MMIO, 0x1989, &mmUNIPHY_PLL_SS_CNTL[0], sizeof(mmUNIPHY_PLL_SS_CNTL)/sizeof(mmUNIPHY_PLL_SS_CNTL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x198a, NULL, 0, 0, 0 },
	{ "mmUNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x198a, &mmUNIPHY_DATA_SYNCHRONIZATION[0], sizeof(mmUNIPHY_DATA_SYNCHRONIZATION)/sizeof(mmUNIPHY_DATA_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x198b, NULL, 0, 0, 0 },
	{ "mmUNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x198b, &mmUNIPHY_REG_TEST_OUTPUT[0], sizeof(mmUNIPHY_REG_TEST_OUTPUT)/sizeof(mmUNIPHY_REG_TEST_OUTPUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x198c, NULL, 0, 0, 0 },
	{ "mmUNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x198c, &mmUNIPHY_ANG_BIST_CNTL[0], sizeof(mmUNIPHY_ANG_BIST_CNTL)/sizeof(mmUNIPHY_ANG_BIST_CNTL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_LINK_CNTL", REG_MMIO, 0x198d, NULL, 0, 0, 0 },
	{ "mmUNIPHY_LINK_CNTL", REG_MMIO, 0x198d, &mmUNIPHY_LINK_CNTL[0], sizeof(mmUNIPHY_LINK_CNTL)/sizeof(mmUNIPHY_LINK_CNTL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x198e, NULL, 0, 0, 0 },
	{ "mmUNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x198e, &mmUNIPHY_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHY_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHY_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x198f, NULL, 0, 0, 0 },
	{ "mmUNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x198f, &mmUNIPHY_REG_TEST_OUTPUT2[0], sizeof(mmUNIPHY_REG_TEST_OUTPUT2)/sizeof(mmUNIPHY_REG_TEST_OUTPUT2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL1", REG_MMIO, 0x1990, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL2", REG_MMIO, 0x1991, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL3", REG_MMIO, 0x1992, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL4", REG_MMIO, 0x1993, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_POWER_CONTROL", REG_MMIO, 0x1994, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_FBDIV", REG_MMIO, 0x1995, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x1996, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x1997, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x1998, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x1999, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x199a, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x199b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x199c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_LINK_CNTL", REG_MMIO, 0x199d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x199e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x199f, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19a0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19a1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19a2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19a3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19a4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19a5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19a6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19a7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19a8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19a9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19aa, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19ab, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19ac, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_LINK_CNTL", REG_MMIO, 0x19ad, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19ae, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x19af, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19b0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19b1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19b2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19b3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19b4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19b5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19b6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19b7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19b8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19b9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19ba, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19bb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19bc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_LINK_CNTL", REG_MMIO, 0x19bd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19be, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x19bf, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19c0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19c1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19c2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19c3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19c4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19c5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19c6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19c7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19c8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19c9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19ca, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19cb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19cc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_LINK_CNTL", REG_MMIO, 0x19cd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19ce, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x19cf, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19d0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19d1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19d2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19d3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19d4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19d5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19d6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19d7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19d8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19d9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19da, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19db, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19dc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_LINK_CNTL", REG_MMIO, 0x19dd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19de, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x19df, NULL, 0, 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE6", REG_MMIO, 0x19e0, &mmDISP_INTERRUPT_STATUS_CONTINUE6[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE7", REG_MMIO, 0x19e1, &mmDISP_INTERRUPT_STATUS_CONTINUE7[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE8", REG_MMIO, 0x19e2, &mmDISP_INTERRUPT_STATUS_CONTINUE8[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE9", REG_MMIO, 0x19e3, &mmDISP_INTERRUPT_STATUS_CONTINUE9[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9[0]), 0, 0 },
	{ "mmDAC_ENABLE", REG_MMIO, 0x19e4, &mmDAC_ENABLE[0], sizeof(mmDAC_ENABLE)/sizeof(mmDAC_ENABLE[0]), 0, 0 },
	{ "mmDAC_SOURCE_SELECT", REG_MMIO, 0x19e5, &mmDAC_SOURCE_SELECT[0], sizeof(mmDAC_SOURCE_SELECT)/sizeof(mmDAC_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDAC_CRC_EN", REG_MMIO, 0x19e6, &mmDAC_CRC_EN[0], sizeof(mmDAC_CRC_EN)/sizeof(mmDAC_CRC_EN[0]), 0, 0 },
	{ "mmDAC_CRC_CONTROL", REG_MMIO, 0x19e7, &mmDAC_CRC_CONTROL[0], sizeof(mmDAC_CRC_CONTROL)/sizeof(mmDAC_CRC_CONTROL[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB_MASK", REG_MMIO, 0x19e8, &mmDAC_CRC_SIG_RGB_MASK[0], sizeof(mmDAC_CRC_SIG_RGB_MASK)/sizeof(mmDAC_CRC_SIG_RGB_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL_MASK", REG_MMIO, 0x19e9, &mmDAC_CRC_SIG_CONTROL_MASK[0], sizeof(mmDAC_CRC_SIG_CONTROL_MASK)/sizeof(mmDAC_CRC_SIG_CONTROL_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB", REG_MMIO, 0x19ea, &mmDAC_CRC_SIG_RGB[0], sizeof(mmDAC_CRC_SIG_RGB)/sizeof(mmDAC_CRC_SIG_RGB[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL", REG_MMIO, 0x19eb, &mmDAC_CRC_SIG_CONTROL[0], sizeof(mmDAC_CRC_SIG_CONTROL)/sizeof(mmDAC_CRC_SIG_CONTROL[0]), 0, 0 },
	{ "mmDAC_SYNC_TRISTATE_CONTROL", REG_MMIO, 0x19ec, &mmDAC_SYNC_TRISTATE_CONTROL[0], sizeof(mmDAC_SYNC_TRISTATE_CONTROL)/sizeof(mmDAC_SYNC_TRISTATE_CONTROL[0]), 0, 0 },
	{ "mmDAC_STEREOSYNC_SELECT", REG_MMIO, 0x19ed, &mmDAC_STEREOSYNC_SELECT[0], sizeof(mmDAC_STEREOSYNC_SELECT)/sizeof(mmDAC_STEREOSYNC_SELECT[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL", REG_MMIO, 0x19ee, &mmDAC_AUTODETECT_CONTROL[0], sizeof(mmDAC_AUTODETECT_CONTROL)/sizeof(mmDAC_AUTODETECT_CONTROL[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL2", REG_MMIO, 0x19ef, &mmDAC_AUTODETECT_CONTROL2[0], sizeof(mmDAC_AUTODETECT_CONTROL2)/sizeof(mmDAC_AUTODETECT_CONTROL2[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL3", REG_MMIO, 0x19f0, &mmDAC_AUTODETECT_CONTROL3[0], sizeof(mmDAC_AUTODETECT_CONTROL3)/sizeof(mmDAC_AUTODETECT_CONTROL3[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_STATUS", REG_MMIO, 0x19f1, &mmDAC_AUTODETECT_STATUS[0], sizeof(mmDAC_AUTODETECT_STATUS)/sizeof(mmDAC_AUTODETECT_STATUS[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_INT_CONTROL", REG_MMIO, 0x19f2, &mmDAC_AUTODETECT_INT_CONTROL[0], sizeof(mmDAC_AUTODETECT_INT_CONTROL)/sizeof(mmDAC_AUTODETECT_INT_CONTROL[0]), 0, 0 },
	{ "mmDAC_FORCE_OUTPUT_CNTL", REG_MMIO, 0x19f3, &mmDAC_FORCE_OUTPUT_CNTL[0], sizeof(mmDAC_FORCE_OUTPUT_CNTL)/sizeof(mmDAC_FORCE_OUTPUT_CNTL[0]), 0, 0 },
	{ "mmDAC_FORCE_DATA", REG_MMIO, 0x19f4, &mmDAC_FORCE_DATA[0], sizeof(mmDAC_FORCE_DATA)/sizeof(mmDAC_FORCE_DATA[0]), 0, 0 },
	{ "mmDAC_POWERDOWN", REG_MMIO, 0x19f5, &mmDAC_POWERDOWN[0], sizeof(mmDAC_POWERDOWN)/sizeof(mmDAC_POWERDOWN[0]), 0, 0 },
	{ "mmDAC_CONTROL", REG_MMIO, 0x19f6, &mmDAC_CONTROL[0], sizeof(mmDAC_CONTROL)/sizeof(mmDAC_CONTROL[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_ENABLE", REG_MMIO, 0x19f7, &mmDAC_COMPARATOR_ENABLE[0], sizeof(mmDAC_COMPARATOR_ENABLE)/sizeof(mmDAC_COMPARATOR_ENABLE[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_OUTPUT", REG_MMIO, 0x19f8, &mmDAC_COMPARATOR_OUTPUT[0], sizeof(mmDAC_COMPARATOR_OUTPUT)/sizeof(mmDAC_COMPARATOR_OUTPUT[0]), 0, 0 },
	{ "mmDAC_PWR_CNTL", REG_MMIO, 0x19f9, &mmDAC_PWR_CNTL[0], sizeof(mmDAC_PWR_CNTL)/sizeof(mmDAC_PWR_CNTL[0]), 0, 0 },
	{ "mmDAC_DFT_CONFIG", REG_MMIO, 0x19fa, &mmDAC_DFT_CONFIG[0], sizeof(mmDAC_DFT_CONFIG)/sizeof(mmDAC_DFT_CONFIG[0]), 0, 0 },
	{ "mmDAC_FIFO_STATUS", REG_MMIO, 0x19fb, &mmDAC_FIFO_STATUS[0], sizeof(mmDAC_FIFO_STATUS)/sizeof(mmDAC_FIFO_STATUS[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED0", REG_MMIO, 0x19fc, &mmDAC_MACRO_CNTL_RESERVED0[0], sizeof(mmDAC_MACRO_CNTL_RESERVED0)/sizeof(mmDAC_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED1", REG_MMIO, 0x19fd, &mmDAC_MACRO_CNTL_RESERVED1[0], sizeof(mmDAC_MACRO_CNTL_RESERVED1)/sizeof(mmDAC_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmBPHYC_DAC_MACRO_CNTL", REG_MMIO, 0x19fd, &mmBPHYC_DAC_MACRO_CNTL[0], sizeof(mmBPHYC_DAC_MACRO_CNTL)/sizeof(mmBPHYC_DAC_MACRO_CNTL[0]), 0, 0 },
	{ "mmBPHYC_DAC_AUTO_CALIB_CONTROL", REG_MMIO, 0x19fe, &mmBPHYC_DAC_AUTO_CALIB_CONTROL[0], sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL)/sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED2", REG_MMIO, 0x19fe, &mmDAC_MACRO_CNTL_RESERVED2[0], sizeof(mmDAC_MACRO_CNTL_RESERVED2)/sizeof(mmDAC_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED3", REG_MMIO, 0x19ff, &mmDAC_MACRO_CNTL_RESERVED3[0], sizeof(mmDAC_MACRO_CNTL_RESERVED3)/sizeof(mmDAC_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_STATUS", REG_MMIO, 0x1a, &mmIMMEDIATE_COMMAND_STATUS[0], sizeof(mmIMMEDIATE_COMMAND_STATUS)/sizeof(mmIMMEDIATE_COMMAND_STATUS[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_K", REG_SMC, 0x1a, &ixDP_AUX1_DEBUG_K[0], sizeof(ixDP_AUX1_DEBUG_K)/sizeof(ixDP_AUX1_DEBUG_K[0]), 0, 0 },
	{ "mmDCP0_GRPH_ENABLE", REG_MMIO, 0x1a00, NULL, 0, 0, 0 },
	{ "mmGRPH_ENABLE", REG_MMIO, 0x1a00, &mmGRPH_ENABLE[0], sizeof(mmGRPH_ENABLE)/sizeof(mmGRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP0_GRPH_CONTROL", REG_MMIO, 0x1a01, NULL, 0, 0, 0 },
	{ "mmGRPH_CONTROL", REG_MMIO, 0x1a01, &mmGRPH_CONTROL[0], sizeof(mmGRPH_CONTROL)/sizeof(mmGRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1a02, NULL, 0, 0, 0 },
	{ "mmGRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1a02, &mmGRPH_LUT_10BIT_BYPASS[0], sizeof(mmGRPH_LUT_10BIT_BYPASS)/sizeof(mmGRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP0_GRPH_SWAP_CNTL", REG_MMIO, 0x1a03, NULL, 0, 0, 0 },
	{ "mmGRPH_SWAP_CNTL", REG_MMIO, 0x1a03, &mmGRPH_SWAP_CNTL[0], sizeof(mmGRPH_SWAP_CNTL)/sizeof(mmGRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1a04, NULL, 0, 0, 0 },
	{ "mmGRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1a04, &mmGRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1a05, NULL, 0, 0, 0 },
	{ "mmGRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1a05, &mmGRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_PITCH", REG_MMIO, 0x1a06, NULL, 0, 0, 0 },
	{ "mmGRPH_PITCH", REG_MMIO, 0x1a06, &mmGRPH_PITCH[0], sizeof(mmGRPH_PITCH)/sizeof(mmGRPH_PITCH[0]), 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a07, NULL, 0, 0, 0 },
	{ "mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a07, &mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a08, NULL, 0, 0, 0 },
	{ "mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a08, &mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1a09, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1a09, &mmGRPH_SURFACE_OFFSET_X[0], sizeof(mmGRPH_SURFACE_OFFSET_X)/sizeof(mmGRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1a0a, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1a0a, &mmGRPH_SURFACE_OFFSET_Y[0], sizeof(mmGRPH_SURFACE_OFFSET_Y)/sizeof(mmGRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP0_GRPH_X_START", REG_MMIO, 0x1a0b, NULL, 0, 0, 0 },
	{ "mmGRPH_X_START", REG_MMIO, 0x1a0b, &mmGRPH_X_START[0], sizeof(mmGRPH_X_START)/sizeof(mmGRPH_X_START[0]), 0, 0 },
	{ "mmDCP0_GRPH_Y_START", REG_MMIO, 0x1a0c, NULL, 0, 0, 0 },
	{ "mmGRPH_Y_START", REG_MMIO, 0x1a0c, &mmGRPH_Y_START[0], sizeof(mmGRPH_Y_START)/sizeof(mmGRPH_Y_START[0]), 0, 0 },
	{ "mmDCP0_GRPH_X_END", REG_MMIO, 0x1a0d, NULL, 0, 0, 0 },
	{ "mmGRPH_X_END", REG_MMIO, 0x1a0d, &mmGRPH_X_END[0], sizeof(mmGRPH_X_END)/sizeof(mmGRPH_X_END[0]), 0, 0 },
	{ "mmDCP0_GRPH_Y_END", REG_MMIO, 0x1a0e, NULL, 0, 0, 0 },
	{ "mmGRPH_Y_END", REG_MMIO, 0x1a0e, &mmGRPH_Y_END[0], sizeof(mmGRPH_Y_END)/sizeof(mmGRPH_Y_END[0]), 0, 0 },
	{ "mmDCP0_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1a10, NULL, 0, 0, 0 },
	{ "mmINPUT_GAMMA_CONTROL", REG_MMIO, 0x1a10, &mmINPUT_GAMMA_CONTROL[0], sizeof(mmINPUT_GAMMA_CONTROL)/sizeof(mmINPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_UPDATE", REG_MMIO, 0x1a11, NULL, 0, 0, 0 },
	{ "mmGRPH_UPDATE", REG_MMIO, 0x1a11, &mmGRPH_UPDATE[0], sizeof(mmGRPH_UPDATE)/sizeof(mmGRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP0_GRPH_FLIP_CONTROL", REG_MMIO, 0x1a12, NULL, 0, 0, 0 },
	{ "mmGRPH_FLIP_CONTROL", REG_MMIO, 0x1a12, &mmGRPH_FLIP_CONTROL[0], sizeof(mmGRPH_FLIP_CONTROL)/sizeof(mmGRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1a13, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1a13, &mmGRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmGRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmGRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP0_GRPH_DFQ_CONTROL", REG_MMIO, 0x1a14, NULL, 0, 0, 0 },
	{ "mmGRPH_DFQ_CONTROL", REG_MMIO, 0x1a14, &mmGRPH_DFQ_CONTROL[0], sizeof(mmGRPH_DFQ_CONTROL)/sizeof(mmGRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_DFQ_STATUS", REG_MMIO, 0x1a15, NULL, 0, 0, 0 },
	{ "mmGRPH_DFQ_STATUS", REG_MMIO, 0x1a15, &mmGRPH_DFQ_STATUS[0], sizeof(mmGRPH_DFQ_STATUS)/sizeof(mmGRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1a16, NULL, 0, 0, 0 },
	{ "mmGRPH_INTERRUPT_STATUS", REG_MMIO, 0x1a16, &mmGRPH_INTERRUPT_STATUS[0], sizeof(mmGRPH_INTERRUPT_STATUS)/sizeof(mmGRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1a17, NULL, 0, 0, 0 },
	{ "mmGRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1a17, &mmGRPH_INTERRUPT_CONTROL[0], sizeof(mmGRPH_INTERRUPT_CONTROL)/sizeof(mmGRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1a18, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1a18, &mmGRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmGRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmGRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1a19, NULL, 0, 0, 0 },
	{ "mmGRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1a19, &mmGRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1a1a, NULL, 0, 0, 0 },
	{ "mmGRPH_COMPRESS_PITCH", REG_MMIO, 0x1a1a, &mmGRPH_COMPRESS_PITCH[0], sizeof(mmGRPH_COMPRESS_PITCH)/sizeof(mmGRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a1b, NULL, 0, 0, 0 },
	{ "mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a1b, &mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_OVL_ENABLE", REG_MMIO, 0x1a1c, NULL, 0, 0, 0 },
	{ "mmOVL_ENABLE", REG_MMIO, 0x1a1c, &mmOVL_ENABLE[0], sizeof(mmOVL_ENABLE)/sizeof(mmOVL_ENABLE[0]), 0, 0 },
	{ "mmDCP0_OVL_CONTROL1", REG_MMIO, 0x1a1d, NULL, 0, 0, 0 },
	{ "mmOVL_CONTROL1", REG_MMIO, 0x1a1d, &mmOVL_CONTROL1[0], sizeof(mmOVL_CONTROL1)/sizeof(mmOVL_CONTROL1[0]), 0, 0 },
	{ "mmDCP0_OVL_CONTROL2", REG_MMIO, 0x1a1e, NULL, 0, 0, 0 },
	{ "mmOVL_CONTROL2", REG_MMIO, 0x1a1e, &mmOVL_CONTROL2[0], sizeof(mmOVL_CONTROL2)/sizeof(mmOVL_CONTROL2[0]), 0, 0 },
	{ "mmDCP0_OVL_SWAP_CNTL", REG_MMIO, 0x1a1f, NULL, 0, 0, 0 },
	{ "mmOVL_SWAP_CNTL", REG_MMIO, 0x1a1f, &mmOVL_SWAP_CNTL[0], sizeof(mmOVL_SWAP_CNTL)/sizeof(mmOVL_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS", REG_MMIO, 0x1a20, NULL, 0, 0, 0 },
	{ "mmOVL_SURFACE_ADDRESS", REG_MMIO, 0x1a20, &mmOVL_SURFACE_ADDRESS[0], sizeof(mmOVL_SURFACE_ADDRESS)/sizeof(mmOVL_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_OVL_PITCH", REG_MMIO, 0x1a21, NULL, 0, 0, 0 },
	{ "mmOVL_PITCH", REG_MMIO, 0x1a21, &mmOVL_PITCH[0], sizeof(mmOVL_PITCH)/sizeof(mmOVL_PITCH[0]), 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a22, NULL, 0, 0, 0 },
	{ "mmOVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a22, &mmOVL_SURFACE_ADDRESS_HIGH[0], sizeof(mmOVL_SURFACE_ADDRESS_HIGH)/sizeof(mmOVL_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x1a23, NULL, 0, 0, 0 },
	{ "mmOVL_SURFACE_OFFSET_X", REG_MMIO, 0x1a23, &mmOVL_SURFACE_OFFSET_X[0], sizeof(mmOVL_SURFACE_OFFSET_X)/sizeof(mmOVL_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP0_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x1a24, NULL, 0, 0, 0 },
	{ "mmOVL_SURFACE_OFFSET_Y", REG_MMIO, 0x1a24, &mmOVL_SURFACE_OFFSET_Y[0], sizeof(mmOVL_SURFACE_OFFSET_Y)/sizeof(mmOVL_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP0_OVL_START", REG_MMIO, 0x1a25, NULL, 0, 0, 0 },
	{ "mmOVL_START", REG_MMIO, 0x1a25, &mmOVL_START[0], sizeof(mmOVL_START)/sizeof(mmOVL_START[0]), 0, 0 },
	{ "mmDCP0_OVL_END", REG_MMIO, 0x1a26, NULL, 0, 0, 0 },
	{ "mmOVL_END", REG_MMIO, 0x1a26, &mmOVL_END[0], sizeof(mmOVL_END)/sizeof(mmOVL_END[0]), 0, 0 },
	{ "mmDCP0_OVL_UPDATE", REG_MMIO, 0x1a27, NULL, 0, 0, 0 },
	{ "mmOVL_UPDATE", REG_MMIO, 0x1a27, &mmOVL_UPDATE[0], sizeof(mmOVL_UPDATE)/sizeof(mmOVL_UPDATE[0]), 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1a28, NULL, 0, 0, 0 },
	{ "mmOVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1a28, &mmOVL_SURFACE_ADDRESS_INUSE[0], sizeof(mmOVL_SURFACE_ADDRESS_INUSE)/sizeof(mmOVL_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP0_OVL_DFQ_CONTROL", REG_MMIO, 0x1a29, NULL, 0, 0, 0 },
	{ "mmOVL_DFQ_CONTROL", REG_MMIO, 0x1a29, &mmOVL_DFQ_CONTROL[0], sizeof(mmOVL_DFQ_CONTROL)/sizeof(mmOVL_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OVL_DFQ_STATUS", REG_MMIO, 0x1a2a, NULL, 0, 0, 0 },
	{ "mmOVL_DFQ_STATUS", REG_MMIO, 0x1a2a, &mmOVL_DFQ_STATUS[0], sizeof(mmOVL_DFQ_STATUS)/sizeof(mmOVL_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1a2b, NULL, 0, 0, 0 },
	{ "mmOVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1a2b, &mmOVL_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmOVL_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmOVL_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP0_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x1a2c, NULL, 0, 0, 0 },
	{ "mmOVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x1a2c, &mmOVLSCL_EDGE_PIXEL_CNTL[0], sizeof(mmOVLSCL_EDGE_PIXEL_CNTL)/sizeof(mmOVLSCL_EDGE_PIXEL_CNTL[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1a2d, NULL, 0, 0, 0 },
	{ "mmPRESCALE_GRPH_CONTROL", REG_MMIO, 0x1a2d, &mmPRESCALE_GRPH_CONTROL[0], sizeof(mmPRESCALE_GRPH_CONTROL)/sizeof(mmPRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1a2e, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1a2e, &mmPRESCALE_VALUES_GRPH_R[0], sizeof(mmPRESCALE_VALUES_GRPH_R)/sizeof(mmPRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1a2f, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1a2f, &mmPRESCALE_VALUES_GRPH_G[0], sizeof(mmPRESCALE_VALUES_GRPH_G)/sizeof(mmPRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1a30, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1a30, &mmPRESCALE_VALUES_GRPH_B[0], sizeof(mmPRESCALE_VALUES_GRPH_B)/sizeof(mmPRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_OVL_CONTROL", REG_MMIO, 0x1a31, NULL, 0, 0, 0 },
	{ "mmPRESCALE_OVL_CONTROL", REG_MMIO, 0x1a31, &mmPRESCALE_OVL_CONTROL[0], sizeof(mmPRESCALE_OVL_CONTROL)/sizeof(mmPRESCALE_OVL_CONTROL[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x1a32, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_OVL_CB", REG_MMIO, 0x1a32, &mmPRESCALE_VALUES_OVL_CB[0], sizeof(mmPRESCALE_VALUES_OVL_CB)/sizeof(mmPRESCALE_VALUES_OVL_CB[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x1a33, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_OVL_Y", REG_MMIO, 0x1a33, &mmPRESCALE_VALUES_OVL_Y[0], sizeof(mmPRESCALE_VALUES_OVL_Y)/sizeof(mmPRESCALE_VALUES_OVL_Y[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x1a34, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_OVL_CR", REG_MMIO, 0x1a34, &mmPRESCALE_VALUES_OVL_CR[0], sizeof(mmPRESCALE_VALUES_OVL_CR)/sizeof(mmPRESCALE_VALUES_OVL_CR[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_CONTROL", REG_MMIO, 0x1a35, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_CONTROL", REG_MMIO, 0x1a35, &mmINPUT_CSC_CONTROL[0], sizeof(mmINPUT_CSC_CONTROL)/sizeof(mmINPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C11_C12", REG_MMIO, 0x1a36, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C11_C12", REG_MMIO, 0x1a36, &mmINPUT_CSC_C11_C12[0], sizeof(mmINPUT_CSC_C11_C12)/sizeof(mmINPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C13_C14", REG_MMIO, 0x1a37, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C13_C14", REG_MMIO, 0x1a37, &mmINPUT_CSC_C13_C14[0], sizeof(mmINPUT_CSC_C13_C14)/sizeof(mmINPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C21_C22", REG_MMIO, 0x1a38, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C21_C22", REG_MMIO, 0x1a38, &mmINPUT_CSC_C21_C22[0], sizeof(mmINPUT_CSC_C21_C22)/sizeof(mmINPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C23_C24", REG_MMIO, 0x1a39, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C23_C24", REG_MMIO, 0x1a39, &mmINPUT_CSC_C23_C24[0], sizeof(mmINPUT_CSC_C23_C24)/sizeof(mmINPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C31_C32", REG_MMIO, 0x1a3a, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C31_C32", REG_MMIO, 0x1a3a, &mmINPUT_CSC_C31_C32[0], sizeof(mmINPUT_CSC_C31_C32)/sizeof(mmINPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C33_C34", REG_MMIO, 0x1a3b, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C33_C34", REG_MMIO, 0x1a3b, &mmINPUT_CSC_C33_C34[0], sizeof(mmINPUT_CSC_C33_C34)/sizeof(mmINPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1a3c, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_CONTROL", REG_MMIO, 0x1a3c, &mmOUTPUT_CSC_CONTROL[0], sizeof(mmOUTPUT_CSC_CONTROL)/sizeof(mmOUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1a3d, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C11_C12", REG_MMIO, 0x1a3d, &mmOUTPUT_CSC_C11_C12[0], sizeof(mmOUTPUT_CSC_C11_C12)/sizeof(mmOUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1a3e, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C13_C14", REG_MMIO, 0x1a3e, &mmOUTPUT_CSC_C13_C14[0], sizeof(mmOUTPUT_CSC_C13_C14)/sizeof(mmOUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1a3f, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C21_C22", REG_MMIO, 0x1a3f, &mmOUTPUT_CSC_C21_C22[0], sizeof(mmOUTPUT_CSC_C21_C22)/sizeof(mmOUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1a40, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C23_C24", REG_MMIO, 0x1a40, &mmOUTPUT_CSC_C23_C24[0], sizeof(mmOUTPUT_CSC_C23_C24)/sizeof(mmOUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1a41, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C31_C32", REG_MMIO, 0x1a41, &mmOUTPUT_CSC_C31_C32[0], sizeof(mmOUTPUT_CSC_C31_C32)/sizeof(mmOUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1a42, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C33_C34", REG_MMIO, 0x1a42, &mmOUTPUT_CSC_C33_C34[0], sizeof(mmOUTPUT_CSC_C33_C34)/sizeof(mmOUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1a43, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1a43, &mmCOMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmCOMM_MATRIXA_TRANS_C11_C12)/sizeof(mmCOMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1a44, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1a44, &mmCOMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmCOMM_MATRIXA_TRANS_C13_C14)/sizeof(mmCOMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1a45, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1a45, &mmCOMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmCOMM_MATRIXA_TRANS_C21_C22)/sizeof(mmCOMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1a46, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1a46, &mmCOMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmCOMM_MATRIXA_TRANS_C23_C24)/sizeof(mmCOMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1a47, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1a47, &mmCOMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmCOMM_MATRIXA_TRANS_C31_C32)/sizeof(mmCOMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1a48, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1a48, &mmCOMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmCOMM_MATRIXA_TRANS_C33_C34)/sizeof(mmCOMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1a49, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1a49, &mmCOMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmCOMM_MATRIXB_TRANS_C11_C12)/sizeof(mmCOMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1a4a, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1a4a, &mmCOMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmCOMM_MATRIXB_TRANS_C13_C14)/sizeof(mmCOMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1a4b, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1a4b, &mmCOMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmCOMM_MATRIXB_TRANS_C21_C22)/sizeof(mmCOMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1a4c, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1a4c, &mmCOMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmCOMM_MATRIXB_TRANS_C23_C24)/sizeof(mmCOMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1a4d, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1a4d, &mmCOMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmCOMM_MATRIXB_TRANS_C31_C32)/sizeof(mmCOMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1a4e, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1a4e, &mmCOMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmCOMM_MATRIXB_TRANS_C33_C34)/sizeof(mmCOMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_DENORM_CONTROL", REG_MMIO, 0x1a50, NULL, 0, 0, 0 },
	{ "mmDENORM_CONTROL", REG_MMIO, 0x1a50, &mmDENORM_CONTROL[0], sizeof(mmDENORM_CONTROL)/sizeof(mmDENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUT_ROUND_CONTROL", REG_MMIO, 0x1a51, NULL, 0, 0, 0 },
	{ "mmOUT_ROUND_CONTROL", REG_MMIO, 0x1a51, &mmOUT_ROUND_CONTROL[0], sizeof(mmOUT_ROUND_CONTROL)/sizeof(mmOUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1a52, NULL, 0, 0, 0 },
	{ "mmOUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1a52, &mmOUT_CLAMP_CONTROL_R_CR[0], sizeof(mmOUT_CLAMP_CONTROL_R_CR)/sizeof(mmOUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP0_KEY_CONTROL", REG_MMIO, 0x1a53, NULL, 0, 0, 0 },
	{ "mmKEY_CONTROL", REG_MMIO, 0x1a53, &mmKEY_CONTROL[0], sizeof(mmKEY_CONTROL)/sizeof(mmKEY_CONTROL[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_ALPHA", REG_MMIO, 0x1a54, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_ALPHA", REG_MMIO, 0x1a54, &mmKEY_RANGE_ALPHA[0], sizeof(mmKEY_RANGE_ALPHA)/sizeof(mmKEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_RED", REG_MMIO, 0x1a55, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_RED", REG_MMIO, 0x1a55, &mmKEY_RANGE_RED[0], sizeof(mmKEY_RANGE_RED)/sizeof(mmKEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_GREEN", REG_MMIO, 0x1a56, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_GREEN", REG_MMIO, 0x1a56, &mmKEY_RANGE_GREEN[0], sizeof(mmKEY_RANGE_GREEN)/sizeof(mmKEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_BLUE", REG_MMIO, 0x1a57, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_BLUE", REG_MMIO, 0x1a57, &mmKEY_RANGE_BLUE[0], sizeof(mmKEY_RANGE_BLUE)/sizeof(mmKEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP0_DEGAMMA_CONTROL", REG_MMIO, 0x1a58, NULL, 0, 0, 0 },
	{ "mmDEGAMMA_CONTROL", REG_MMIO, 0x1a58, &mmDEGAMMA_CONTROL[0], sizeof(mmDEGAMMA_CONTROL)/sizeof(mmDEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1a59, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_CONTROL", REG_MMIO, 0x1a59, &mmGAMUT_REMAP_CONTROL[0], sizeof(mmGAMUT_REMAP_CONTROL)/sizeof(mmGAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1a5a, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C11_C12", REG_MMIO, 0x1a5a, &mmGAMUT_REMAP_C11_C12[0], sizeof(mmGAMUT_REMAP_C11_C12)/sizeof(mmGAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1a5b, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C13_C14", REG_MMIO, 0x1a5b, &mmGAMUT_REMAP_C13_C14[0], sizeof(mmGAMUT_REMAP_C13_C14)/sizeof(mmGAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1a5c, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C21_C22", REG_MMIO, 0x1a5c, &mmGAMUT_REMAP_C21_C22[0], sizeof(mmGAMUT_REMAP_C21_C22)/sizeof(mmGAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1a5d, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C23_C24", REG_MMIO, 0x1a5d, &mmGAMUT_REMAP_C23_C24[0], sizeof(mmGAMUT_REMAP_C23_C24)/sizeof(mmGAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1a5e, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C31_C32", REG_MMIO, 0x1a5e, &mmGAMUT_REMAP_C31_C32[0], sizeof(mmGAMUT_REMAP_C31_C32)/sizeof(mmGAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1a5f, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C33_C34", REG_MMIO, 0x1a5f, &mmGAMUT_REMAP_C33_C34[0], sizeof(mmGAMUT_REMAP_C33_C34)/sizeof(mmGAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP0_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1a60, NULL, 0, 0, 0 },
	{ "mmDCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1a60, &mmDCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP0_DCP_RANDOM_SEEDS", REG_MMIO, 0x1a61, NULL, 0, 0, 0 },
	{ "mmDCP_RANDOM_SEEDS", REG_MMIO, 0x1a61, &mmDCP_RANDOM_SEEDS[0], sizeof(mmDCP_RANDOM_SEEDS)/sizeof(mmDCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP0_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1a65, NULL, 0, 0, 0 },
	{ "mmDCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1a65, &mmDCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP_FP_CONVERTED_FIELD)/sizeof(mmDCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP0_CUR_CONTROL", REG_MMIO, 0x1a66, NULL, 0, 0, 0 },
	{ "mmCUR_CONTROL", REG_MMIO, 0x1a66, &mmCUR_CONTROL[0], sizeof(mmCUR_CONTROL)/sizeof(mmCUR_CONTROL[0]), 0, 0 },
	{ "mmDCP0_CUR_SURFACE_ADDRESS", REG_MMIO, 0x1a67, NULL, 0, 0, 0 },
	{ "mmCUR_SURFACE_ADDRESS", REG_MMIO, 0x1a67, &mmCUR_SURFACE_ADDRESS[0], sizeof(mmCUR_SURFACE_ADDRESS)/sizeof(mmCUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_CUR_SIZE", REG_MMIO, 0x1a68, NULL, 0, 0, 0 },
	{ "mmCUR_SIZE", REG_MMIO, 0x1a68, &mmCUR_SIZE[0], sizeof(mmCUR_SIZE)/sizeof(mmCUR_SIZE[0]), 0, 0 },
	{ "mmDCP0_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a69, NULL, 0, 0, 0 },
	{ "mmCUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a69, &mmCUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCUR_SURFACE_ADDRESS_HIGH)/sizeof(mmCUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_CUR_POSITION", REG_MMIO, 0x1a6a, NULL, 0, 0, 0 },
	{ "mmCUR_POSITION", REG_MMIO, 0x1a6a, &mmCUR_POSITION[0], sizeof(mmCUR_POSITION)/sizeof(mmCUR_POSITION[0]), 0, 0 },
	{ "mmDCP0_CUR_HOT_SPOT", REG_MMIO, 0x1a6b, NULL, 0, 0, 0 },
	{ "mmCUR_HOT_SPOT", REG_MMIO, 0x1a6b, &mmCUR_HOT_SPOT[0], sizeof(mmCUR_HOT_SPOT)/sizeof(mmCUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP0_CUR_COLOR1", REG_MMIO, 0x1a6c, NULL, 0, 0, 0 },
	{ "mmCUR_COLOR1", REG_MMIO, 0x1a6c, &mmCUR_COLOR1[0], sizeof(mmCUR_COLOR1)/sizeof(mmCUR_COLOR1[0]), 0, 0 },
	{ "mmDCP0_CUR_COLOR2", REG_MMIO, 0x1a6d, NULL, 0, 0, 0 },
	{ "mmCUR_COLOR2", REG_MMIO, 0x1a6d, &mmCUR_COLOR2[0], sizeof(mmCUR_COLOR2)/sizeof(mmCUR_COLOR2[0]), 0, 0 },
	{ "mmDCP0_CUR_UPDATE", REG_MMIO, 0x1a6e, NULL, 0, 0, 0 },
	{ "mmCUR_UPDATE", REG_MMIO, 0x1a6e, &mmCUR_UPDATE[0], sizeof(mmCUR_UPDATE)/sizeof(mmCUR_UPDATE[0]), 0, 0 },
	{ "mmDCP0_CUR2_CONTROL", REG_MMIO, 0x1a6f, NULL, 0, 0, 0 },
	{ "mmCUR2_CONTROL", REG_MMIO, 0x1a6f, &mmCUR2_CONTROL[0], sizeof(mmCUR2_CONTROL)/sizeof(mmCUR2_CONTROL[0]), 0, 0 },
	{ "mmDCP0_CUR2_SURFACE_ADDRESS", REG_MMIO, 0x1a70, NULL, 0, 0, 0 },
	{ "mmCUR2_SURFACE_ADDRESS", REG_MMIO, 0x1a70, &mmCUR2_SURFACE_ADDRESS[0], sizeof(mmCUR2_SURFACE_ADDRESS)/sizeof(mmCUR2_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_CUR2_SIZE", REG_MMIO, 0x1a71, NULL, 0, 0, 0 },
	{ "mmCUR2_SIZE", REG_MMIO, 0x1a71, &mmCUR2_SIZE[0], sizeof(mmCUR2_SIZE)/sizeof(mmCUR2_SIZE[0]), 0, 0 },
	{ "mmDCP0_CUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a72, NULL, 0, 0, 0 },
	{ "mmCUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a72, &mmCUR2_SURFACE_ADDRESS_HIGH[0], sizeof(mmCUR2_SURFACE_ADDRESS_HIGH)/sizeof(mmCUR2_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_CUR2_POSITION", REG_MMIO, 0x1a73, NULL, 0, 0, 0 },
	{ "mmCUR2_POSITION", REG_MMIO, 0x1a73, &mmCUR2_POSITION[0], sizeof(mmCUR2_POSITION)/sizeof(mmCUR2_POSITION[0]), 0, 0 },
	{ "mmDCP0_CUR2_HOT_SPOT", REG_MMIO, 0x1a74, NULL, 0, 0, 0 },
	{ "mmCUR2_HOT_SPOT", REG_MMIO, 0x1a74, &mmCUR2_HOT_SPOT[0], sizeof(mmCUR2_HOT_SPOT)/sizeof(mmCUR2_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP0_CUR2_COLOR1", REG_MMIO, 0x1a75, NULL, 0, 0, 0 },
	{ "mmCUR2_COLOR1", REG_MMIO, 0x1a75, &mmCUR2_COLOR1[0], sizeof(mmCUR2_COLOR1)/sizeof(mmCUR2_COLOR1[0]), 0, 0 },
	{ "mmDCP0_CUR2_COLOR2", REG_MMIO, 0x1a76, NULL, 0, 0, 0 },
	{ "mmCUR2_COLOR2", REG_MMIO, 0x1a76, &mmCUR2_COLOR2[0], sizeof(mmCUR2_COLOR2)/sizeof(mmCUR2_COLOR2[0]), 0, 0 },
	{ "mmDCP0_CUR2_UPDATE", REG_MMIO, 0x1a77, NULL, 0, 0, 0 },
	{ "mmCUR2_UPDATE", REG_MMIO, 0x1a77, &mmCUR2_UPDATE[0], sizeof(mmCUR2_UPDATE)/sizeof(mmCUR2_UPDATE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_RW_MODE", REG_MMIO, 0x1a78, NULL, 0, 0, 0 },
	{ "mmDC_LUT_RW_MODE", REG_MMIO, 0x1a78, &mmDC_LUT_RW_MODE[0], sizeof(mmDC_LUT_RW_MODE)/sizeof(mmDC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_RW_INDEX", REG_MMIO, 0x1a79, NULL, 0, 0, 0 },
	{ "mmDC_LUT_RW_INDEX", REG_MMIO, 0x1a79, &mmDC_LUT_RW_INDEX[0], sizeof(mmDC_LUT_RW_INDEX)/sizeof(mmDC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_SEQ_COLOR", REG_MMIO, 0x1a7a, NULL, 0, 0, 0 },
	{ "mmDC_LUT_SEQ_COLOR", REG_MMIO, 0x1a7a, &mmDC_LUT_SEQ_COLOR[0], sizeof(mmDC_LUT_SEQ_COLOR)/sizeof(mmDC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_PWL_DATA", REG_MMIO, 0x1a7b, NULL, 0, 0, 0 },
	{ "mmDC_LUT_PWL_DATA", REG_MMIO, 0x1a7b, &mmDC_LUT_PWL_DATA[0], sizeof(mmDC_LUT_PWL_DATA)/sizeof(mmDC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_30_COLOR", REG_MMIO, 0x1a7c, NULL, 0, 0, 0 },
	{ "mmDC_LUT_30_COLOR", REG_MMIO, 0x1a7c, &mmDC_LUT_30_COLOR[0], sizeof(mmDC_LUT_30_COLOR)/sizeof(mmDC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1a7d, NULL, 0, 0, 0 },
	{ "mmDC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1a7d, &mmDC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1a7e, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1a7e, &mmDC_LUT_WRITE_EN_MASK[0], sizeof(mmDC_LUT_WRITE_EN_MASK)/sizeof(mmDC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_AUTOFILL", REG_MMIO, 0x1a7f, NULL, 0, 0, 0 },
	{ "mmDC_LUT_AUTOFILL", REG_MMIO, 0x1a7f, &mmDC_LUT_AUTOFILL[0], sizeof(mmDC_LUT_AUTOFILL)/sizeof(mmDC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_CONTROL", REG_MMIO, 0x1a80, NULL, 0, 0, 0 },
	{ "mmDC_LUT_CONTROL", REG_MMIO, 0x1a80, &mmDC_LUT_CONTROL[0], sizeof(mmDC_LUT_CONTROL)/sizeof(mmDC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1a81, NULL, 0, 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1a81, &mmDC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1a82, NULL, 0, 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1a82, &mmDC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1a83, NULL, 0, 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1a83, &mmDC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDC_LUT_BLACK_OFFSET_RED)/sizeof(mmDC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1a84, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1a84, &mmDC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1a85, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1a85, &mmDC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1a86, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1a86, &mmDC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDC_LUT_WHITE_OFFSET_RED)/sizeof(mmDC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CONTROL", REG_MMIO, 0x1a87, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_CONTROL", REG_MMIO, 0x1a87, &mmDCP_CRC_CONTROL[0], sizeof(mmDCP_CRC_CONTROL)/sizeof(mmDCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_MASK", REG_MMIO, 0x1a88, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_MASK", REG_MMIO, 0x1a88, &mmDCP_CRC_MASK[0], sizeof(mmDCP_CRC_MASK)/sizeof(mmDCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CURRENT", REG_MMIO, 0x1a89, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_CURRENT", REG_MMIO, 0x1a89, &mmDCP_CRC_CURRENT[0], sizeof(mmDCP_CRC_CURRENT)/sizeof(mmDCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_LAST", REG_MMIO, 0x1a8b, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_LAST", REG_MMIO, 0x1a8b, &mmDCP_CRC_LAST[0], sizeof(mmDCP_CRC_LAST)/sizeof(mmDCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP0_DCP_DEBUG", REG_MMIO, 0x1a8d, NULL, 0, 0, 0 },
	{ "mmDCP_DEBUG", REG_MMIO, 0x1a8d, &mmDCP_DEBUG[0], sizeof(mmDCP_DEBUG)/sizeof(mmDCP_DEBUG[0]), 0, 0 },
	{ "mmDCP0_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1a8e, NULL, 0, 0, 0 },
	{ "mmGRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1a8e, &mmGRPH_FLIP_RATE_CNTL[0], sizeof(mmGRPH_FLIP_RATE_CNTL)/sizeof(mmGRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP0_DCP_GSL_CONTROL", REG_MMIO, 0x1a90, NULL, 0, 0, 0 },
	{ "mmDCP_GSL_CONTROL", REG_MMIO, 0x1a90, &mmDCP_GSL_CONTROL[0], sizeof(mmDCP_GSL_CONTROL)/sizeof(mmDCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1a91, NULL, 0, 0, 0 },
	{ "mmDCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1a91, &mmDCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1a92, NULL, 0, 0, 0 },
	{ "mmOVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1a92, &mmOVL_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmOVL_SECONDARY_SURFACE_ADDRESS)/sizeof(mmOVL_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x1a93, NULL, 0, 0, 0 },
	{ "mmOVL_STEREOSYNC_FLIP", REG_MMIO, 0x1a93, &mmOVL_STEREOSYNC_FLIP[0], sizeof(mmOVL_STEREOSYNC_FLIP)/sizeof(mmOVL_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a94, NULL, 0, 0, 0 },
	{ "mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a94, &mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1a95, NULL, 0, 0, 0 },
	{ "mmDCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1a95, &mmDCP_TEST_DEBUG_INDEX[0], sizeof(mmDCP_TEST_DEBUG_INDEX)/sizeof(mmDCP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCP0_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1a96, NULL, 0, 0, 0 },
	{ "mmDCP_TEST_DEBUG_DATA", REG_MMIO, 0x1a96, &mmDCP_TEST_DEBUG_DATA[0], sizeof(mmDCP_TEST_DEBUG_DATA)/sizeof(mmDCP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCP0_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1a97, NULL, 0, 0, 0 },
	{ "mmGRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1a97, &mmGRPH_STEREOSYNC_FLIP[0], sizeof(mmGRPH_STEREOSYNC_FLIP)/sizeof(mmGRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP0_DCP_DEBUG2", REG_MMIO, 0x1a98, NULL, 0, 0, 0 },
	{ "mmDCP_DEBUG2", REG_MMIO, 0x1a98, &mmDCP_DEBUG2[0], sizeof(mmDCP_DEBUG2)/sizeof(mmDCP_DEBUG2[0]), 0, 0 },
	{ "mmDCP0_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1a99, NULL, 0, 0, 0 },
	{ "mmCUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1a99, &mmCUR_REQUEST_FILTER_CNTL[0], sizeof(mmCUR_REQUEST_FILTER_CNTL)/sizeof(mmCUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP0_CUR_STEREO_CONTROL", REG_MMIO, 0x1a9a, NULL, 0, 0, 0 },
	{ "mmCUR_STEREO_CONTROL", REG_MMIO, 0x1a9a, &mmCUR_STEREO_CONTROL[0], sizeof(mmCUR_STEREO_CONTROL)/sizeof(mmCUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP0_CUR2_STEREO_CONTROL", REG_MMIO, 0x1a9b, NULL, 0, 0, 0 },
	{ "mmCUR2_STEREO_CONTROL", REG_MMIO, 0x1a9b, &mmCUR2_STEREO_CONTROL[0], sizeof(mmCUR2_STEREO_CONTROL)/sizeof(mmCUR2_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1a9c, NULL, 0, 0, 0 },
	{ "mmOUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1a9c, &mmOUT_CLAMP_CONTROL_G_Y[0], sizeof(mmOUT_CLAMP_CONTROL_G_Y)/sizeof(mmOUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1a9d, NULL, 0, 0, 0 },
	{ "mmOUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1a9d, &mmOUT_CLAMP_CONTROL_B_CB[0], sizeof(mmOUT_CLAMP_CONTROL_B_CB)/sizeof(mmOUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP0_HW_ROTATION", REG_MMIO, 0x1a9e, NULL, 0, 0, 0 },
	{ "mmHW_ROTATION", REG_MMIO, 0x1a9e, &mmHW_ROTATION[0], sizeof(mmHW_ROTATION)/sizeof(mmHW_ROTATION[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1a9f, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1a9f, &mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CONTROL", REG_MMIO, 0x1aa0, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CONTROL", REG_MMIO, 0x1aa0, &mmREGAMMA_CONTROL[0], sizeof(mmREGAMMA_CONTROL)/sizeof(mmREGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_INDEX", REG_MMIO, 0x1aa1, NULL, 0, 0, 0 },
	{ "mmREGAMMA_LUT_INDEX", REG_MMIO, 0x1aa1, &mmREGAMMA_LUT_INDEX[0], sizeof(mmREGAMMA_LUT_INDEX)/sizeof(mmREGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_DATA", REG_MMIO, 0x1aa2, NULL, 0, 0, 0 },
	{ "mmREGAMMA_LUT_DATA", REG_MMIO, 0x1aa2, &mmREGAMMA_LUT_DATA[0], sizeof(mmREGAMMA_LUT_DATA)/sizeof(mmREGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1aa3, NULL, 0, 0, 0 },
	{ "mmREGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1aa3, &mmREGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmREGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmREGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1aa4, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1aa4, &mmREGAMMA_CNTLA_START_CNTL[0], sizeof(mmREGAMMA_CNTLA_START_CNTL)/sizeof(mmREGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1aa5, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1aa5, &mmREGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmREGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmREGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1aa6, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1aa6, &mmREGAMMA_CNTLA_END_CNTL1[0], sizeof(mmREGAMMA_CNTLA_END_CNTL1)/sizeof(mmREGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1aa7, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1aa7, &mmREGAMMA_CNTLA_END_CNTL2[0], sizeof(mmREGAMMA_CNTLA_END_CNTL2)/sizeof(mmREGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1aa8, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1aa8, &mmREGAMMA_CNTLA_REGION_0_1[0], sizeof(mmREGAMMA_CNTLA_REGION_0_1)/sizeof(mmREGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1aa9, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1aa9, &mmREGAMMA_CNTLA_REGION_2_3[0], sizeof(mmREGAMMA_CNTLA_REGION_2_3)/sizeof(mmREGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1aaa, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1aaa, &mmREGAMMA_CNTLA_REGION_4_5[0], sizeof(mmREGAMMA_CNTLA_REGION_4_5)/sizeof(mmREGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1aab, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1aab, &mmREGAMMA_CNTLA_REGION_6_7[0], sizeof(mmREGAMMA_CNTLA_REGION_6_7)/sizeof(mmREGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1aac, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1aac, &mmREGAMMA_CNTLA_REGION_8_9[0], sizeof(mmREGAMMA_CNTLA_REGION_8_9)/sizeof(mmREGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1aad, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1aad, &mmREGAMMA_CNTLA_REGION_10_11[0], sizeof(mmREGAMMA_CNTLA_REGION_10_11)/sizeof(mmREGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1aae, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1aae, &mmREGAMMA_CNTLA_REGION_12_13[0], sizeof(mmREGAMMA_CNTLA_REGION_12_13)/sizeof(mmREGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1aaf, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1aaf, &mmREGAMMA_CNTLA_REGION_14_15[0], sizeof(mmREGAMMA_CNTLA_REGION_14_15)/sizeof(mmREGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1ab0, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1ab0, &mmREGAMMA_CNTLB_START_CNTL[0], sizeof(mmREGAMMA_CNTLB_START_CNTL)/sizeof(mmREGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1ab1, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1ab1, &mmREGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmREGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmREGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1ab2, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1ab2, &mmREGAMMA_CNTLB_END_CNTL1[0], sizeof(mmREGAMMA_CNTLB_END_CNTL1)/sizeof(mmREGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1ab3, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1ab3, &mmREGAMMA_CNTLB_END_CNTL2[0], sizeof(mmREGAMMA_CNTLB_END_CNTL2)/sizeof(mmREGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1ab4, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1ab4, &mmREGAMMA_CNTLB_REGION_0_1[0], sizeof(mmREGAMMA_CNTLB_REGION_0_1)/sizeof(mmREGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1ab5, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1ab5, &mmREGAMMA_CNTLB_REGION_2_3[0], sizeof(mmREGAMMA_CNTLB_REGION_2_3)/sizeof(mmREGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1ab6, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1ab6, &mmREGAMMA_CNTLB_REGION_4_5[0], sizeof(mmREGAMMA_CNTLB_REGION_4_5)/sizeof(mmREGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1ab7, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1ab7, &mmREGAMMA_CNTLB_REGION_6_7[0], sizeof(mmREGAMMA_CNTLB_REGION_6_7)/sizeof(mmREGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1ab8, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1ab8, &mmREGAMMA_CNTLB_REGION_8_9[0], sizeof(mmREGAMMA_CNTLB_REGION_8_9)/sizeof(mmREGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1ab9, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1ab9, &mmREGAMMA_CNTLB_REGION_10_11[0], sizeof(mmREGAMMA_CNTLB_REGION_10_11)/sizeof(mmREGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1aba, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1aba, &mmREGAMMA_CNTLB_REGION_12_13[0], sizeof(mmREGAMMA_CNTLB_REGION_12_13)/sizeof(mmREGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1abb, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1abb, &mmREGAMMA_CNTLB_REGION_14_15[0], sizeof(mmREGAMMA_CNTLB_REGION_14_15)/sizeof(mmREGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP0_ALPHA_CONTROL", REG_MMIO, 0x1abc, NULL, 0, 0, 0 },
	{ "mmALPHA_CONTROL", REG_MMIO, 0x1abc, &mmALPHA_CONTROL[0], sizeof(mmALPHA_CONTROL)/sizeof(mmALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1abd, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1abd, &mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1abe, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1abe, &mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1abf, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1abf, &mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_DATA_FORMAT", REG_MMIO, 0x1ac0, NULL, 0, 0, 0 },
	{ "mmLB_DATA_FORMAT", REG_MMIO, 0x1ac0, &mmLB_DATA_FORMAT[0], sizeof(mmLB_DATA_FORMAT)/sizeof(mmLB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB0_LB_MEMORY_CTRL", REG_MMIO, 0x1ac1, NULL, 0, 0, 0 },
	{ "mmLB_MEMORY_CTRL", REG_MMIO, 0x1ac1, &mmLB_MEMORY_CTRL[0], sizeof(mmLB_MEMORY_CTRL)/sizeof(mmLB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1ac2, NULL, 0, 0, 0 },
	{ "mmLB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1ac2, &mmLB_MEMORY_SIZE_STATUS[0], sizeof(mmLB_MEMORY_SIZE_STATUS)/sizeof(mmLB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_DESKTOP_HEIGHT", REG_MMIO, 0x1ac3, NULL, 0, 0, 0 },
	{ "mmLB_DESKTOP_HEIGHT", REG_MMIO, 0x1ac3, &mmLB_DESKTOP_HEIGHT[0], sizeof(mmLB_DESKTOP_HEIGHT)/sizeof(mmLB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB0_LB_VLINE_START_END", REG_MMIO, 0x1ac4, NULL, 0, 0, 0 },
	{ "mmLB_VLINE_START_END", REG_MMIO, 0x1ac4, &mmLB_VLINE_START_END[0], sizeof(mmLB_VLINE_START_END)/sizeof(mmLB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB0_LB_VLINE2_START_END", REG_MMIO, 0x1ac5, NULL, 0, 0, 0 },
	{ "mmLB_VLINE2_START_END", REG_MMIO, 0x1ac5, &mmLB_VLINE2_START_END[0], sizeof(mmLB_VLINE2_START_END)/sizeof(mmLB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB0_LB_V_COUNTER", REG_MMIO, 0x1ac6, NULL, 0, 0, 0 },
	{ "mmLB_V_COUNTER", REG_MMIO, 0x1ac6, &mmLB_V_COUNTER[0], sizeof(mmLB_V_COUNTER)/sizeof(mmLB_V_COUNTER[0]), 0, 0 },
	{ "mmLB0_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1ac7, NULL, 0, 0, 0 },
	{ "mmLB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1ac7, &mmLB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB_SNAPSHOT_V_COUNTER)/sizeof(mmLB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB0_LB_INTERRUPT_MASK", REG_MMIO, 0x1ac8, NULL, 0, 0, 0 },
	{ "mmLB_INTERRUPT_MASK", REG_MMIO, 0x1ac8, &mmLB_INTERRUPT_MASK[0], sizeof(mmLB_INTERRUPT_MASK)/sizeof(mmLB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB0_LB_VLINE_STATUS", REG_MMIO, 0x1ac9, NULL, 0, 0, 0 },
	{ "mmLB_VLINE_STATUS", REG_MMIO, 0x1ac9, &mmLB_VLINE_STATUS[0], sizeof(mmLB_VLINE_STATUS)/sizeof(mmLB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VLINE2_STATUS", REG_MMIO, 0x1aca, NULL, 0, 0, 0 },
	{ "mmLB_VLINE2_STATUS", REG_MMIO, 0x1aca, &mmLB_VLINE2_STATUS[0], sizeof(mmLB_VLINE2_STATUS)/sizeof(mmLB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VBLANK_STATUS", REG_MMIO, 0x1acb, NULL, 0, 0, 0 },
	{ "mmLB_VBLANK_STATUS", REG_MMIO, 0x1acb, &mmLB_VBLANK_STATUS[0], sizeof(mmLB_VBLANK_STATUS)/sizeof(mmLB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_SYNC_RESET_SEL", REG_MMIO, 0x1acc, NULL, 0, 0, 0 },
	{ "mmLB_SYNC_RESET_SEL", REG_MMIO, 0x1acc, &mmLB_SYNC_RESET_SEL[0], sizeof(mmLB_SYNC_RESET_SEL)/sizeof(mmLB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x1acd, NULL, 0, 0, 0 },
	{ "mmLB_BLACK_KEYER_R_CR", REG_MMIO, 0x1acd, &mmLB_BLACK_KEYER_R_CR[0], sizeof(mmLB_BLACK_KEYER_R_CR)/sizeof(mmLB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x1ace, NULL, 0, 0, 0 },
	{ "mmLB_BLACK_KEYER_G_Y", REG_MMIO, 0x1ace, &mmLB_BLACK_KEYER_G_Y[0], sizeof(mmLB_BLACK_KEYER_G_Y)/sizeof(mmLB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x1acf, NULL, 0, 0, 0 },
	{ "mmLB_BLACK_KEYER_B_CB", REG_MMIO, 0x1acf, &mmLB_BLACK_KEYER_B_CB[0], sizeof(mmLB_BLACK_KEYER_B_CB)/sizeof(mmLB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x1ad0, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_CTRL", REG_MMIO, 0x1ad0, &mmLB_KEYER_COLOR_CTRL[0], sizeof(mmLB_KEYER_COLOR_CTRL)/sizeof(mmLB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x1ad1, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_R_CR", REG_MMIO, 0x1ad1, &mmLB_KEYER_COLOR_R_CR[0], sizeof(mmLB_KEYER_COLOR_R_CR)/sizeof(mmLB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x1ad2, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_G_Y", REG_MMIO, 0x1ad2, &mmLB_KEYER_COLOR_G_Y[0], sizeof(mmLB_KEYER_COLOR_G_Y)/sizeof(mmLB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x1ad3, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_B_CB", REG_MMIO, 0x1ad3, &mmLB_KEYER_COLOR_B_CB[0], sizeof(mmLB_KEYER_COLOR_B_CB)/sizeof(mmLB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1ad4, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1ad4, &mmLB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1ad5, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1ad5, &mmLB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1ad6, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1ad6, &mmLB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1ad7, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1ad7, &mmLB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB_BUFFER_LEVEL_STATUS)/sizeof(mmLB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1ad8, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1ad8, &mmLB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB_BUFFER_URGENCY_CTRL)/sizeof(mmLB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1ad9, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1ad9, &mmLB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB_BUFFER_URGENCY_STATUS)/sizeof(mmLB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_STATUS", REG_MMIO, 0x1ada, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_STATUS", REG_MMIO, 0x1ada, &mmLB_BUFFER_STATUS[0], sizeof(mmLB_BUFFER_STATUS)/sizeof(mmLB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1adc, NULL, 0, 0, 0 },
	{ "mmLB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1adc, &mmLB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1ae0, NULL, 0, 0, 0 },
	{ "mmMVP_AFR_FLIP_MODE", REG_MMIO, 0x1ae0, &mmMVP_AFR_FLIP_MODE[0], sizeof(mmMVP_AFR_FLIP_MODE)/sizeof(mmMVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1ae1, NULL, 0, 0, 0 },
	{ "mmMVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1ae1, &mmMVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmMVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmMVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB0_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ae2, NULL, 0, 0, 0 },
	{ "mmMVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ae2, &mmMVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmMVP_FLIP_LINE_NUM_INSERT)/sizeof(mmMVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB0_DC_MVP_LB_CONTROL", REG_MMIO, 0x1ae3, NULL, 0, 0, 0 },
	{ "mmDC_MVP_LB_CONTROL", REG_MMIO, 0x1ae3, &mmDC_MVP_LB_CONTROL[0], sizeof(mmDC_MVP_LB_CONTROL)/sizeof(mmDC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmLB0_LB_DEBUG", REG_MMIO, 0x1ae4, NULL, 0, 0, 0 },
	{ "mmLB_DEBUG", REG_MMIO, 0x1ae4, &mmLB_DEBUG[0], sizeof(mmLB_DEBUG)/sizeof(mmLB_DEBUG[0]), 0, 0 },
	{ "mmLB0_LB_DEBUG2", REG_MMIO, 0x1ae5, NULL, 0, 0, 0 },
	{ "mmLB_DEBUG2", REG_MMIO, 0x1ae5, &mmLB_DEBUG2[0], sizeof(mmLB_DEBUG2)/sizeof(mmLB_DEBUG2[0]), 0, 0 },
	{ "mmLB0_LB_DEBUG3", REG_MMIO, 0x1ae6, NULL, 0, 0, 0 },
	{ "mmLB_DEBUG3", REG_MMIO, 0x1ae6, &mmLB_DEBUG3[0], sizeof(mmLB_DEBUG3)/sizeof(mmLB_DEBUG3[0]), 0, 0 },
	{ "mmLB0_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1afe, NULL, 0, 0, 0 },
	{ "mmLB_TEST_DEBUG_INDEX", REG_MMIO, 0x1afe, &mmLB_TEST_DEBUG_INDEX[0], sizeof(mmLB_TEST_DEBUG_INDEX)/sizeof(mmLB_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmLB0_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1aff, NULL, 0, 0, 0 },
	{ "mmLB_TEST_DEBUG_DATA", REG_MMIO, 0x1aff, &mmLB_TEST_DEBUG_DATA[0], sizeof(mmLB_TEST_DEBUG_DATA)/sizeof(mmLB_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_L", REG_SMC, 0x1b, &ixDP_AUX1_DEBUG_L[0], sizeof(ixDP_AUX1_DEBUG_L)/sizeof(ixDP_AUX1_DEBUG_L[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_CNTL", REG_MMIO, 0x1b24, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_STATE", REG_MMIO, 0x1b25, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1b26, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL", REG_MMIO, 0x1b27, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_LOW", REG_MMIO, 0x1b28, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_HI", REG_MMIO, 0x1b29, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_LOW", REG_MMIO, 0x1b2a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x1b2b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x1b2c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1b30, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1b30, &mmDPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1b31, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1b31, &mmDPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1b32, NULL, 0, 0, 0 },
	{ "mmDPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1b32, &mmDPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDPG_WATERMARK_MASK_CONTROL)/sizeof(mmDPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1b33, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1b33, &mmDPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDPG_PIPE_URGENCY_CONTROL)/sizeof(mmDPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1b34, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1b34, &mmDPG_PIPE_DPM_CONTROL[0], sizeof(mmDPG_PIPE_DPM_CONTROL)/sizeof(mmDPG_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1b35, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1b35, &mmDPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDPG_PIPE_STUTTER_CONTROL)/sizeof(mmDPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1b36, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1b36, &mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1b37, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1b37, &mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1b38, NULL, 0, 0, 0 },
	{ "mmDPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1b38, &mmDPG_TEST_DEBUG_INDEX[0], sizeof(mmDPG_TEST_DEBUG_INDEX)/sizeof(mmDPG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1b39, NULL, 0, 0, 0 },
	{ "mmDPG_TEST_DEBUG_DATA", REG_MMIO, 0x1b39, &mmDPG_TEST_DEBUG_DATA[0], sizeof(mmDPG_TEST_DEBUG_DATA)/sizeof(mmDPG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_REPEATER_PROGRAM", REG_MMIO, 0x1b3a, NULL, 0, 0, 0 },
	{ "mmDPG_REPEATER_PROGRAM", REG_MMIO, 0x1b3a, &mmDPG_REPEATER_PROGRAM[0], sizeof(mmDPG_REPEATER_PROGRAM)/sizeof(mmDPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_HW_DEBUG_A", REG_MMIO, 0x1b3b, NULL, 0, 0, 0 },
	{ "mmDPG_HW_DEBUG_A", REG_MMIO, 0x1b3b, &mmDPG_HW_DEBUG_A[0], sizeof(mmDPG_HW_DEBUG_A)/sizeof(mmDPG_HW_DEBUG_A[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_HW_DEBUG_B", REG_MMIO, 0x1b3c, NULL, 0, 0, 0 },
	{ "mmDPG_HW_DEBUG_B", REG_MMIO, 0x1b3c, &mmDPG_HW_DEBUG_B[0], sizeof(mmDPG_HW_DEBUG_B)/sizeof(mmDPG_HW_DEBUG_B[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1b40, NULL, 0, 0, 0 },
	{ "mmSCL_COEF_RAM_SELECT", REG_MMIO, 0x1b40, &mmSCL_COEF_RAM_SELECT[0], sizeof(mmSCL_COEF_RAM_SELECT)/sizeof(mmSCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1b41, NULL, 0, 0, 0 },
	{ "mmSCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1b41, &mmSCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE", REG_MMIO, 0x1b42, NULL, 0, 0, 0 },
	{ "mmSCL_MODE", REG_MMIO, 0x1b42, &mmSCL_MODE[0], sizeof(mmSCL_MODE)/sizeof(mmSCL_MODE[0]), 0, 0 },
	{ "mmSCL0_SCL_TAP_CONTROL", REG_MMIO, 0x1b43, NULL, 0, 0, 0 },
	{ "mmSCL_TAP_CONTROL", REG_MMIO, 0x1b43, &mmSCL_TAP_CONTROL[0], sizeof(mmSCL_TAP_CONTROL)/sizeof(mmSCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_CONTROL", REG_MMIO, 0x1b44, NULL, 0, 0, 0 },
	{ "mmSCL_CONTROL", REG_MMIO, 0x1b44, &mmSCL_CONTROL[0], sizeof(mmSCL_CONTROL)/sizeof(mmSCL_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_BYPASS_CONTROL", REG_MMIO, 0x1b45, NULL, 0, 0, 0 },
	{ "mmSCL_BYPASS_CONTROL", REG_MMIO, 0x1b45, &mmSCL_BYPASS_CONTROL[0], sizeof(mmSCL_BYPASS_CONTROL)/sizeof(mmSCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1b46, NULL, 0, 0, 0 },
	{ "mmSCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1b46, &mmSCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1b47, NULL, 0, 0, 0 },
	{ "mmSCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1b47, &mmSCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1b48, NULL, 0, 0, 0 },
	{ "mmSCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1b48, &mmSCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1b49, NULL, 0, 0, 0 },
	{ "mmSCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1b49, &mmSCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x1b4a, NULL, 0, 0, 0 },
	{ "mmSCL_HORZ_FILTER_INIT", REG_MMIO, 0x1b4a, &mmSCL_HORZ_FILTER_INIT[0], sizeof(mmSCL_HORZ_FILTER_INIT)/sizeof(mmSCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1b4b, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1b4b, &mmSCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL_VERT_FILTER_CONTROL)/sizeof(mmSCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1b4c, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1b4c, &mmSCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1b4d, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_INIT", REG_MMIO, 0x1b4d, &mmSCL_VERT_FILTER_INIT[0], sizeof(mmSCL_VERT_FILTER_INIT)/sizeof(mmSCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1b4e, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1b4e, &mmSCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL0_SCL_ROUND_OFFSET", REG_MMIO, 0x1b4f, NULL, 0, 0, 0 },
	{ "mmSCL_ROUND_OFFSET", REG_MMIO, 0x1b4f, &mmSCL_ROUND_OFFSET[0], sizeof(mmSCL_ROUND_OFFSET)/sizeof(mmSCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL0_SCL_UPDATE", REG_MMIO, 0x1b51, NULL, 0, 0, 0 },
	{ "mmSCL_UPDATE", REG_MMIO, 0x1b51, &mmSCL_UPDATE[0], sizeof(mmSCL_UPDATE)/sizeof(mmSCL_UPDATE[0]), 0, 0 },
	{ "mmSCL0_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1b53, NULL, 0, 0, 0 },
	{ "mmSCL_F_SHARP_CONTROL", REG_MMIO, 0x1b53, &mmSCL_F_SHARP_CONTROL[0], sizeof(mmSCL_F_SHARP_CONTROL)/sizeof(mmSCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_ALU_CONTROL", REG_MMIO, 0x1b54, NULL, 0, 0, 0 },
	{ "mmSCL_ALU_CONTROL", REG_MMIO, 0x1b54, &mmSCL_ALU_CONTROL[0], sizeof(mmSCL_ALU_CONTROL)/sizeof(mmSCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1b55, NULL, 0, 0, 0 },
	{ "mmSCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1b55, &mmSCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_START", REG_MMIO, 0x1b5c, NULL, 0, 0, 0 },
	{ "mmVIEWPORT_START", REG_MMIO, 0x1b5c, &mmVIEWPORT_START[0], sizeof(mmVIEWPORT_START)/sizeof(mmVIEWPORT_START[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_SIZE", REG_MMIO, 0x1b5d, NULL, 0, 0, 0 },
	{ "mmVIEWPORT_SIZE", REG_MMIO, 0x1b5d, &mmVIEWPORT_SIZE[0], sizeof(mmVIEWPORT_SIZE)/sizeof(mmVIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL0_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1b5e, NULL, 0, 0, 0 },
	{ "mmEXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1b5e, &mmEXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmEXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmEXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL0_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1b5f, NULL, 0, 0, 0 },
	{ "mmEXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1b5f, &mmEXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmEXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmEXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1b60, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_DET1", REG_MMIO, 0x1b60, &mmSCL_MODE_CHANGE_DET1[0], sizeof(mmSCL_MODE_CHANGE_DET1)/sizeof(mmSCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1b61, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_DET2", REG_MMIO, 0x1b61, &mmSCL_MODE_CHANGE_DET2[0], sizeof(mmSCL_MODE_CHANGE_DET2)/sizeof(mmSCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1b62, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_DET3", REG_MMIO, 0x1b62, &mmSCL_MODE_CHANGE_DET3[0], sizeof(mmSCL_MODE_CHANGE_DET3)/sizeof(mmSCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1b63, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_MASK", REG_MMIO, 0x1b63, &mmSCL_MODE_CHANGE_MASK[0], sizeof(mmSCL_MODE_CHANGE_MASK)/sizeof(mmSCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmSCL0_SCL_DEBUG2", REG_MMIO, 0x1b69, NULL, 0, 0, 0 },
	{ "mmSCL_DEBUG2", REG_MMIO, 0x1b69, &mmSCL_DEBUG2[0], sizeof(mmSCL_DEBUG2)/sizeof(mmSCL_DEBUG2[0]), 0, 0 },
	{ "mmSCL0_SCL_DEBUG", REG_MMIO, 0x1b6a, NULL, 0, 0, 0 },
	{ "mmSCL_DEBUG", REG_MMIO, 0x1b6a, &mmSCL_DEBUG[0], sizeof(mmSCL_DEBUG)/sizeof(mmSCL_DEBUG[0]), 0, 0 },
	{ "mmSCL0_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1b6b, NULL, 0, 0, 0 },
	{ "mmSCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1b6b, &mmSCL_TEST_DEBUG_INDEX[0], sizeof(mmSCL_TEST_DEBUG_INDEX)/sizeof(mmSCL_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmSCL0_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1b6c, NULL, 0, 0, 0 },
	{ "mmSCL_TEST_DEBUG_DATA", REG_MMIO, 0x1b6c, &mmSCL_TEST_DEBUG_DATA[0], sizeof(mmSCL_TEST_DEBUG_DATA)/sizeof(mmSCL_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBLND0_BLND_CONTROL", REG_MMIO, 0x1b6d, NULL, 0, 0, 0 },
	{ "mmBLND_CONTROL", REG_MMIO, 0x1b6d, &mmBLND_CONTROL[0], sizeof(mmBLND_CONTROL)/sizeof(mmBLND_CONTROL[0]), 0, 0 },
	{ "mmBLND0_SM_CONTROL2", REG_MMIO, 0x1b6e, NULL, 0, 0, 0 },
	{ "mmSM_CONTROL2", REG_MMIO, 0x1b6e, &mmSM_CONTROL2[0], sizeof(mmSM_CONTROL2)/sizeof(mmSM_CONTROL2[0]), 0, 0 },
	{ "mmBLND0_PTI_CONTROL", REG_MMIO, 0x1b6f, NULL, 0, 0, 0 },
	{ "mmPTI_CONTROL", REG_MMIO, 0x1b6f, &mmPTI_CONTROL[0], sizeof(mmPTI_CONTROL)/sizeof(mmPTI_CONTROL[0]), 0, 0 },
	{ "mmBLND0_BLND_UPDATE", REG_MMIO, 0x1b70, NULL, 0, 0, 0 },
	{ "mmBLND_UPDATE", REG_MMIO, 0x1b70, &mmBLND_UPDATE[0], sizeof(mmBLND_UPDATE)/sizeof(mmBLND_UPDATE[0]), 0, 0 },
	{ "mmBLND0_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1b71, NULL, 0, 0, 0 },
	{ "mmBLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1b71, &mmBLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND0_BLND_V_UPDATE_LOCK", REG_MMIO, 0x1b73, NULL, 0, 0, 0 },
	{ "mmBLND_V_UPDATE_LOCK", REG_MMIO, 0x1b73, &mmBLND_V_UPDATE_LOCK[0], sizeof(mmBLND_V_UPDATE_LOCK)/sizeof(mmBLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND0_BLND_DEBUG", REG_MMIO, 0x1b74, NULL, 0, 0, 0 },
	{ "mmBLND_DEBUG", REG_MMIO, 0x1b74, &mmBLND_DEBUG[0], sizeof(mmBLND_DEBUG)/sizeof(mmBLND_DEBUG[0]), 0, 0 },
	{ "mmBLND0_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1b75, NULL, 0, 0, 0 },
	{ "mmBLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1b75, &mmBLND_TEST_DEBUG_INDEX[0], sizeof(mmBLND_TEST_DEBUG_INDEX)/sizeof(mmBLND_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmBLND0_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x1b76, NULL, 0, 0, 0 },
	{ "mmBLND_TEST_DEBUG_DATA", REG_MMIO, 0x1b76, &mmBLND_TEST_DEBUG_DATA[0], sizeof(mmBLND_TEST_DEBUG_DATA)/sizeof(mmBLND_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBLND0_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x1b77, NULL, 0, 0, 0 },
	{ "mmBLND_REG_UPDATE_STATUS", REG_MMIO, 0x1b77, &mmBLND_REG_UPDATE_STATUS[0], sizeof(mmBLND_REG_UPDATE_STATUS)/sizeof(mmBLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1b78, NULL, 0, 0, 0 },
	{ "mmCRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1b78, &mmCRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1b79, NULL, 0, 0, 0 },
	{ "mmCRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1b79, &mmCRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_WINDOW", REG_MMIO, 0x1b7a, NULL, 0, 0, 0 },
	{ "mmCRTC_GSL_WINDOW", REG_MMIO, 0x1b7a, &mmCRTC_GSL_WINDOW[0], sizeof(mmCRTC_GSL_WINDOW)/sizeof(mmCRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_CONTROL", REG_MMIO, 0x1b7b, NULL, 0, 0, 0 },
	{ "mmCRTC_GSL_CONTROL", REG_MMIO, 0x1b7b, &mmCRTC_GSL_CONTROL[0], sizeof(mmCRTC_GSL_CONTROL)/sizeof(mmCRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1b7c, NULL, 0, 0, 0 },
	{ "mmCRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1b7c, &mmCRTC_DCFE_CLOCK_CONTROL[0], sizeof(mmCRTC_DCFE_CLOCK_CONTROL)/sizeof(mmCRTC_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1b7d, NULL, 0, 0, 0 },
	{ "mmCRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1b7d, &mmCRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC0_DCFE_DBG_SEL", REG_MMIO, 0x1b7e, NULL, 0, 0, 0 },
	{ "mmDCFE_DBG_SEL", REG_MMIO, 0x1b7e, &mmDCFE_DBG_SEL[0], sizeof(mmDCFE_DBG_SEL)/sizeof(mmDCFE_DBG_SEL[0]), 0, 0 },
	{ "mmCRTC0_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x1b7f, NULL, 0, 0, 0 },
	{ "mmDCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x1b7f, &mmDCFE_MEM_LIGHT_SLEEP_CNTL[0], sizeof(mmDCFE_MEM_LIGHT_SLEEP_CNTL)/sizeof(mmDCFE_MEM_LIGHT_SLEEP_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_TOTAL", REG_MMIO, 0x1b80, NULL, 0, 0, 0 },
	{ "mmCRTC_H_TOTAL", REG_MMIO, 0x1b80, &mmCRTC_H_TOTAL[0], sizeof(mmCRTC_H_TOTAL)/sizeof(mmCRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_START_END", REG_MMIO, 0x1b81, NULL, 0, 0, 0 },
	{ "mmCRTC_H_BLANK_START_END", REG_MMIO, 0x1b81, &mmCRTC_H_BLANK_START_END[0], sizeof(mmCRTC_H_BLANK_START_END)/sizeof(mmCRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A", REG_MMIO, 0x1b82, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_A", REG_MMIO, 0x1b82, &mmCRTC_H_SYNC_A[0], sizeof(mmCRTC_H_SYNC_A)/sizeof(mmCRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1b83, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1b83, &mmCRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B", REG_MMIO, 0x1b84, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_B", REG_MMIO, 0x1b84, &mmCRTC_H_SYNC_B[0], sizeof(mmCRTC_H_SYNC_B)/sizeof(mmCRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1b85, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1b85, &mmCRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VBI_END", REG_MMIO, 0x1b86, NULL, 0, 0, 0 },
	{ "mmCRTC_VBI_END", REG_MMIO, 0x1b86, &mmCRTC_VBI_END[0], sizeof(mmCRTC_VBI_END)/sizeof(mmCRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL", REG_MMIO, 0x1b87, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL", REG_MMIO, 0x1b87, &mmCRTC_V_TOTAL[0], sizeof(mmCRTC_V_TOTAL)/sizeof(mmCRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1b88, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_MIN", REG_MMIO, 0x1b88, &mmCRTC_V_TOTAL_MIN[0], sizeof(mmCRTC_V_TOTAL_MIN)/sizeof(mmCRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1b89, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_MAX", REG_MMIO, 0x1b89, &mmCRTC_V_TOTAL_MAX[0], sizeof(mmCRTC_V_TOTAL_MAX)/sizeof(mmCRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1b8a, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1b8a, &mmCRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1b8b, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1b8b, &mmCRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1b8c, NULL, 0, 0, 0 },
	{ "mmCRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1b8c, &mmCRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_BLANK_START_END", REG_MMIO, 0x1b8d, NULL, 0, 0, 0 },
	{ "mmCRTC_V_BLANK_START_END", REG_MMIO, 0x1b8d, &mmCRTC_V_BLANK_START_END[0], sizeof(mmCRTC_V_BLANK_START_END)/sizeof(mmCRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A", REG_MMIO, 0x1b8e, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_A", REG_MMIO, 0x1b8e, &mmCRTC_V_SYNC_A[0], sizeof(mmCRTC_V_SYNC_A)/sizeof(mmCRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1b8f, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1b8f, &mmCRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B", REG_MMIO, 0x1b90, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_B", REG_MMIO, 0x1b90, &mmCRTC_V_SYNC_B[0], sizeof(mmCRTC_V_SYNC_B)/sizeof(mmCRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1b91, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1b91, &mmCRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1b92, NULL, 0, 0, 0 },
	{ "mmCRTC_DTMTEST_CNTL", REG_MMIO, 0x1b92, &mmCRTC_DTMTEST_CNTL[0], sizeof(mmCRTC_DTMTEST_CNTL)/sizeof(mmCRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1b93, NULL, 0, 0, 0 },
	{ "mmCRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1b93, &mmCRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_CNTL", REG_MMIO, 0x1b94, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGA_CNTL", REG_MMIO, 0x1b94, &mmCRTC_TRIGA_CNTL[0], sizeof(mmCRTC_TRIGA_CNTL)/sizeof(mmCRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1b95, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1b95, &mmCRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_CNTL", REG_MMIO, 0x1b96, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGB_CNTL", REG_MMIO, 0x1b96, &mmCRTC_TRIGB_CNTL[0], sizeof(mmCRTC_TRIGB_CNTL)/sizeof(mmCRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1b97, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1b97, &mmCRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1b98, NULL, 0, 0, 0 },
	{ "mmCRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1b98, &mmCRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FLOW_CONTROL", REG_MMIO, 0x1b99, NULL, 0, 0, 0 },
	{ "mmCRTC_FLOW_CONTROL", REG_MMIO, 0x1b99, &mmCRTC_FLOW_CONTROL[0], sizeof(mmCRTC_FLOW_CONTROL)/sizeof(mmCRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1b9b, NULL, 0, 0, 0 },
	{ "mmCRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1b9b, &mmCRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CONTROL", REG_MMIO, 0x1b9c, NULL, 0, 0, 0 },
	{ "mmCRTC_CONTROL", REG_MMIO, 0x1b9c, &mmCRTC_CONTROL[0], sizeof(mmCRTC_CONTROL)/sizeof(mmCRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_CONTROL", REG_MMIO, 0x1b9d, NULL, 0, 0, 0 },
	{ "mmCRTC_BLANK_CONTROL", REG_MMIO, 0x1b9d, &mmCRTC_BLANK_CONTROL[0], sizeof(mmCRTC_BLANK_CONTROL)/sizeof(mmCRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1b9e, NULL, 0, 0, 0 },
	{ "mmCRTC_INTERLACE_CONTROL", REG_MMIO, 0x1b9e, &mmCRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC_INTERLACE_CONTROL)/sizeof(mmCRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1b9f, NULL, 0, 0, 0 },
	{ "mmCRTC_INTERLACE_STATUS", REG_MMIO, 0x1b9f, &mmCRTC_INTERLACE_STATUS[0], sizeof(mmCRTC_INTERLACE_STATUS)/sizeof(mmCRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1ba0, NULL, 0, 0, 0 },
	{ "mmCRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1ba0, &mmCRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1ba1, NULL, 0, 0, 0 },
	{ "mmCRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1ba1, &mmCRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC0_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1ba2, NULL, 0, 0, 0 },
	{ "mmCRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1ba2, &mmCRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS", REG_MMIO, 0x1ba3, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS", REG_MMIO, 0x1ba3, &mmCRTC_STATUS[0], sizeof(mmCRTC_STATUS)/sizeof(mmCRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_POSITION", REG_MMIO, 0x1ba4, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_POSITION", REG_MMIO, 0x1ba4, &mmCRTC_STATUS_POSITION[0], sizeof(mmCRTC_STATUS_POSITION)/sizeof(mmCRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1ba5, NULL, 0, 0, 0 },
	{ "mmCRTC_NOM_VERT_POSITION", REG_MMIO, 0x1ba5, &mmCRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC_NOM_VERT_POSITION)/sizeof(mmCRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1ba6, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1ba6, &mmCRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1ba7, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_VF_COUNT", REG_MMIO, 0x1ba7, &mmCRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC_STATUS_VF_COUNT)/sizeof(mmCRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1ba8, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_HV_COUNT", REG_MMIO, 0x1ba8, &mmCRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC_STATUS_HV_COUNT)/sizeof(mmCRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_CONTROL", REG_MMIO, 0x1ba9, NULL, 0, 0, 0 },
	{ "mmCRTC_COUNT_CONTROL", REG_MMIO, 0x1ba9, &mmCRTC_COUNT_CONTROL[0], sizeof(mmCRTC_COUNT_CONTROL)/sizeof(mmCRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_RESET", REG_MMIO, 0x1baa, NULL, 0, 0, 0 },
	{ "mmCRTC_COUNT_RESET", REG_MMIO, 0x1baa, &mmCRTC_COUNT_RESET[0], sizeof(mmCRTC_COUNT_RESET)/sizeof(mmCRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1bab, NULL, 0, 0, 0 },
	{ "mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1bab, &mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1bac, NULL, 0, 0, 0 },
	{ "mmCRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1bac, &mmCRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_STATUS", REG_MMIO, 0x1bad, NULL, 0, 0, 0 },
	{ "mmCRTC_STEREO_STATUS", REG_MMIO, 0x1bad, &mmCRTC_STEREO_STATUS[0], sizeof(mmCRTC_STEREO_STATUS)/sizeof(mmCRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_CONTROL", REG_MMIO, 0x1bae, NULL, 0, 0, 0 },
	{ "mmCRTC_STEREO_CONTROL", REG_MMIO, 0x1bae, &mmCRTC_STEREO_CONTROL[0], sizeof(mmCRTC_STEREO_CONTROL)/sizeof(mmCRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1baf, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1baf, &mmCRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1bb0, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1bb0, &mmCRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1bb1, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1bb1, &mmCRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1bb2, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1bb2, &mmCRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC0_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1bb3, NULL, 0, 0, 0 },
	{ "mmCRTC_START_LINE_CONTROL", REG_MMIO, 0x1bb3, &mmCRTC_START_LINE_CONTROL[0], sizeof(mmCRTC_START_LINE_CONTROL)/sizeof(mmCRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1bb4, NULL, 0, 0, 0 },
	{ "mmCRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1bb4, &mmCRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_UPDATE_LOCK", REG_MMIO, 0x1bb5, NULL, 0, 0, 0 },
	{ "mmCRTC_UPDATE_LOCK", REG_MMIO, 0x1bb5, &mmCRTC_UPDATE_LOCK[0], sizeof(mmCRTC_UPDATE_LOCK)/sizeof(mmCRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1bb6, NULL, 0, 0, 0 },
	{ "mmCRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1bb6, &mmCRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1bb7, NULL, 0, 0, 0 },
	{ "mmCRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1bb7, &mmCRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1bba, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1bba, &mmCRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1bbb, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1bbb, &mmCRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1bbc, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1bbc, &mmCRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC0_MASTER_UPDATE_LOCK", REG_MMIO, 0x1bbd, NULL, 0, 0, 0 },
	{ "mmMASTER_UPDATE_LOCK", REG_MMIO, 0x1bbd, &mmMASTER_UPDATE_LOCK[0], sizeof(mmMASTER_UPDATE_LOCK)/sizeof(mmMASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC0_MASTER_UPDATE_MODE", REG_MMIO, 0x1bbe, NULL, 0, 0, 0 },
	{ "mmMASTER_UPDATE_MODE", REG_MMIO, 0x1bbe, &mmMASTER_UPDATE_MODE[0], sizeof(mmMASTER_UPDATE_MODE)/sizeof(mmMASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1bbf, NULL, 0, 0, 0 },
	{ "mmCRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1bbf, &mmCRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1bc0, NULL, 0, 0, 0 },
	{ "mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1bc0, &mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_STATUS", REG_MMIO, 0x1bc1, NULL, 0, 0, 0 },
	{ "mmCRTC_MVP_STATUS", REG_MMIO, 0x1bc1, &mmCRTC_MVP_STATUS[0], sizeof(mmCRTC_MVP_STATUS)/sizeof(mmCRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_EN", REG_MMIO, 0x1bc2, NULL, 0, 0, 0 },
	{ "mmCRTC_MASTER_EN", REG_MMIO, 0x1bc2, &mmCRTC_MASTER_EN[0], sizeof(mmCRTC_MASTER_EN)/sizeof(mmCRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1bc3, NULL, 0, 0, 0 },
	{ "mmCRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1bc3, &mmCRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1bc4, NULL, 0, 0, 0 },
	{ "mmCRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1bc4, &mmCRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1bc6, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1bc6, &mmCRTC_TEST_DEBUG_INDEX[0], sizeof(mmCRTC_TEST_DEBUG_INDEX)/sizeof(mmCRTC_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1bc7, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1bc7, &mmCRTC_TEST_DEBUG_DATA[0], sizeof(mmCRTC_TEST_DEBUG_DATA)/sizeof(mmCRTC_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1bc8, NULL, 0, 0, 0 },
	{ "mmCRTC_OVERSCAN_COLOR", REG_MMIO, 0x1bc8, &mmCRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC_OVERSCAN_COLOR)/sizeof(mmCRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1bc9, NULL, 0, 0, 0 },
	{ "mmCRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1bc9, &mmCRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1bca, NULL, 0, 0, 0 },
	{ "mmCRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1bca, &mmCRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1bcb, NULL, 0, 0, 0 },
	{ "mmCRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1bcb, &mmCRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR", REG_MMIO, 0x1bcc, NULL, 0, 0, 0 },
	{ "mmCRTC_BLACK_COLOR", REG_MMIO, 0x1bcc, &mmCRTC_BLACK_COLOR[0], sizeof(mmCRTC_BLACK_COLOR)/sizeof(mmCRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1bcd, NULL, 0, 0, 0 },
	{ "mmCRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1bcd, &mmCRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1bce, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1bce, &mmCRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1bcf, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1bcf, &mmCRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1bd0, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1bd0, &mmCRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1bd1, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1bd1, &mmCRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1bd2, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1bd2, &mmCRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1bd3, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1bd3, &mmCRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC_CNTL", REG_MMIO, 0x1bd4, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC_CNTL", REG_MMIO, 0x1bd4, &mmCRTC_CRC_CNTL[0], sizeof(mmCRTC_CRC_CNTL)/sizeof(mmCRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1bd5, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1bd5, &mmCRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bd6, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bd6, &mmCRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1bd7, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1bd7, &mmCRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bd8, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bd8, &mmCRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_DATA_RG", REG_MMIO, 0x1bd9, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_DATA_RG", REG_MMIO, 0x1bd9, &mmCRTC_CRC0_DATA_RG[0], sizeof(mmCRTC_CRC0_DATA_RG)/sizeof(mmCRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_DATA_B", REG_MMIO, 0x1bda, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_DATA_B", REG_MMIO, 0x1bda, &mmCRTC_CRC0_DATA_B[0], sizeof(mmCRTC_CRC0_DATA_B)/sizeof(mmCRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1bdb, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1bdb, &mmCRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bdc, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bdc, &mmCRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1bdd, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1bdd, &mmCRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bde, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bde, &mmCRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_DATA_RG", REG_MMIO, 0x1bdf, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_DATA_RG", REG_MMIO, 0x1bdf, &mmCRTC_CRC1_DATA_RG[0], sizeof(mmCRTC_CRC1_DATA_RG)/sizeof(mmCRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_DATA_B", REG_MMIO, 0x1be0, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_DATA_B", REG_MMIO, 0x1be0, &mmCRTC_CRC1_DATA_B[0], sizeof(mmCRTC_CRC1_DATA_B)/sizeof(mmCRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x1be1, NULL, 0, 0, 0 },
	{ "mmCRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x1be1, &mmCRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x1be2, NULL, 0, 0, 0 },
	{ "mmCRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x1be2, &mmCRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x1be3, NULL, 0, 0, 0 },
	{ "mmCRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x1be3, &mmCRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x1be4, NULL, 0, 0, 0 },
	{ "mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x1be4, &mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x1be5, NULL, 0, 0, 0 },
	{ "mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x1be5, &mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x1be6, NULL, 0, 0, 0 },
	{ "mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x1be6, &mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1be7, NULL, 0, 0, 0 },
	{ "mmCRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1be7, &mmCRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1be8, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1be8, &mmFMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT_CLAMP_COMPONENT_R)/sizeof(mmFMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1be9, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1be9, &mmFMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT_CLAMP_COMPONENT_G)/sizeof(mmFMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1bea, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1bea, &mmFMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT_CLAMP_COMPONENT_B)/sizeof(mmFMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT0_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1beb, NULL, 0, 0, 0 },
	{ "mmFMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1beb, &mmFMT_TEST_DEBUG_INDEX[0], sizeof(mmFMT_TEST_DEBUG_INDEX)/sizeof(mmFMT_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmFMT0_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1bec, NULL, 0, 0, 0 },
	{ "mmFMT_TEST_DEBUG_DATA", REG_MMIO, 0x1bec, &mmFMT_TEST_DEBUG_DATA[0], sizeof(mmFMT_TEST_DEBUG_DATA)/sizeof(mmFMT_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmFMT0_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1bed, NULL, 0, 0, 0 },
	{ "mmFMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1bed, &mmFMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CONTROL", REG_MMIO, 0x1bee, NULL, 0, 0, 0 },
	{ "mmFMT_CONTROL", REG_MMIO, 0x1bee, &mmFMT_CONTROL[0], sizeof(mmFMT_CONTROL)/sizeof(mmFMT_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1bef, NULL, 0, 0, 0 },
	{ "mmFMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1bef, &mmFMT_FORCE_OUTPUT_CNTL[0], sizeof(mmFMT_FORCE_OUTPUT_CNTL)/sizeof(mmFMT_FORCE_OUTPUT_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_FORCE_DATA_0_1", REG_MMIO, 0x1bf0, NULL, 0, 0, 0 },
	{ "mmFMT_FORCE_DATA_0_1", REG_MMIO, 0x1bf0, &mmFMT_FORCE_DATA_0_1[0], sizeof(mmFMT_FORCE_DATA_0_1)/sizeof(mmFMT_FORCE_DATA_0_1[0]), 0, 0 },
	{ "mmFMT0_FMT_FORCE_DATA_2_3", REG_MMIO, 0x1bf1, NULL, 0, 0, 0 },
	{ "mmFMT_FORCE_DATA_2_3", REG_MMIO, 0x1bf1, &mmFMT_FORCE_DATA_2_3[0], sizeof(mmFMT_FORCE_DATA_2_3)/sizeof(mmFMT_FORCE_DATA_2_3[0]), 0, 0 },
	{ "mmFMT0_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1bf2, NULL, 0, 0, 0 },
	{ "mmFMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1bf2, &mmFMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1bf3, NULL, 0, 0, 0 },
	{ "mmFMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1bf3, &mmFMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT_DITHER_RAND_R_SEED)/sizeof(mmFMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1bf4, NULL, 0, 0, 0 },
	{ "mmFMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1bf4, &mmFMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT_DITHER_RAND_G_SEED)/sizeof(mmFMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1bf5, NULL, 0, 0, 0 },
	{ "mmFMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1bf5, &mmFMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT_DITHER_RAND_B_SEED)/sizeof(mmFMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1bf6, NULL, 0, 0, 0 },
	{ "mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1bf6, &mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL[0], sizeof(mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL)/sizeof(mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1bf7, NULL, 0, 0, 0 },
	{ "mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1bf7, &mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX[0], sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX)/sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX[0]), 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1bf8, NULL, 0, 0, 0 },
	{ "mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1bf8, &mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX[0], sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX)/sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_CNTL", REG_MMIO, 0x1bf9, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_CNTL", REG_MMIO, 0x1bf9, &mmFMT_CLAMP_CNTL[0], sizeof(mmFMT_CLAMP_CNTL)/sizeof(mmFMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_CNTL", REG_MMIO, 0x1bfa, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_CNTL", REG_MMIO, 0x1bfa, &mmFMT_CRC_CNTL[0], sizeof(mmFMT_CRC_CNTL)/sizeof(mmFMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1bfb, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1bfb, &mmFMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1bfc, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1bfc, &mmFMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1bfd, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1bfd, &mmFMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1bfe, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1bfe, &mmFMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_DEBUG_CNTL", REG_MMIO, 0x1bff, NULL, 0, 0, 0 },
	{ "mmFMT_DEBUG_CNTL", REG_MMIO, 0x1bff, &mmFMT_DEBUG_CNTL[0], sizeof(mmFMT_DEBUG_CNTL)/sizeof(mmFMT_DEBUG_CNTL[0]), 0, 0 },
	{ "mmDMA_POSITION_LOWER_BASE_ADDRESS", REG_MMIO, 0x1c, &mmDMA_POSITION_LOWER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_M", REG_SMC, 0x1c, &ixDP_AUX1_DEBUG_M[0], sizeof(ixDP_AUX1_DEBUG_M)/sizeof(ixDP_AUX1_DEBUG_M[0]), 0, 0 },
	{ "mmDIG0_DIG_FE_CNTL", REG_MMIO, 0x1c00, NULL, 0, 0, 0 },
	{ "mmDIG_FE_CNTL", REG_MMIO, 0x1c00, &mmDIG_FE_CNTL[0], sizeof(mmDIG_FE_CNTL)/sizeof(mmDIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1c01, NULL, 0, 0, 0 },
	{ "mmDIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1c01, &mmDIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1c02, NULL, 0, 0, 0 },
	{ "mmDIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1c02, &mmDIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_DIG_CLOCK_PATTERN", REG_MMIO, 0x1c03, NULL, 0, 0, 0 },
	{ "mmDIG_CLOCK_PATTERN", REG_MMIO, 0x1c03, &mmDIG_CLOCK_PATTERN[0], sizeof(mmDIG_CLOCK_PATTERN)/sizeof(mmDIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_TEST_PATTERN", REG_MMIO, 0x1c04, NULL, 0, 0, 0 },
	{ "mmDIG_TEST_PATTERN", REG_MMIO, 0x1c04, &mmDIG_TEST_PATTERN[0], sizeof(mmDIG_TEST_PATTERN)/sizeof(mmDIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1c05, NULL, 0, 0, 0 },
	{ "mmDIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1c05, &mmDIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG0_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x1c08, NULL, 0, 0, 0 },
	{ "mmDIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x1c08, &mmDIG_DISPCLK_SWITCH_CNTL[0], sizeof(mmDIG_DISPCLK_SWITCH_CNTL)/sizeof(mmDIG_DISPCLK_SWITCH_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x1c09, NULL, 0, 0, 0 },
	{ "mmDIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x1c09, &mmDIG_DISPCLK_SWITCH_STATUS[0], sizeof(mmDIG_DISPCLK_SWITCH_STATUS)/sizeof(mmDIG_DISPCLK_SWITCH_STATUS[0]), 0, 0 },
	{ "mmDIG0_DIG_FIFO_STATUS", REG_MMIO, 0x1c0a, NULL, 0, 0, 0 },
	{ "mmDIG_FIFO_STATUS", REG_MMIO, 0x1c0a, &mmDIG_FIFO_STATUS[0], sizeof(mmDIG_FIFO_STATUS)/sizeof(mmDIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_CONTROL", REG_MMIO, 0x1c0c, NULL, 0, 0, 0 },
	{ "mmHDMI_CONTROL", REG_MMIO, 0x1c0c, &mmHDMI_CONTROL[0], sizeof(mmHDMI_CONTROL)/sizeof(mmHDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_STATUS", REG_MMIO, 0x1c0d, NULL, 0, 0, 0 },
	{ "mmHDMI_STATUS", REG_MMIO, 0x1c0d, &mmHDMI_STATUS[0], sizeof(mmHDMI_STATUS)/sizeof(mmHDMI_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1c0e, NULL, 0, 0, 0 },
	{ "mmHDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1c0e, &mmHDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmHDMI_AUDIO_PACKET_CONTROL)/sizeof(mmHDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1c0f, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1c0f, &mmHDMI_ACR_PACKET_CONTROL[0], sizeof(mmHDMI_ACR_PACKET_CONTROL)/sizeof(mmHDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1c10, NULL, 0, 0, 0 },
	{ "mmHDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1c10, &mmHDMI_VBI_PACKET_CONTROL[0], sizeof(mmHDMI_VBI_PACKET_CONTROL)/sizeof(mmHDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1c11, NULL, 0, 0, 0 },
	{ "mmHDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1c11, &mmHDMI_INFOFRAME_CONTROL0[0], sizeof(mmHDMI_INFOFRAME_CONTROL0)/sizeof(mmHDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1c12, NULL, 0, 0, 0 },
	{ "mmHDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1c12, &mmHDMI_INFOFRAME_CONTROL1[0], sizeof(mmHDMI_INFOFRAME_CONTROL1)/sizeof(mmHDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1c13, NULL, 0, 0, 0 },
	{ "mmHDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1c13, &mmHDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmHDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmHDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1c14, NULL, 0, 0, 0 },
	{ "mmAFMT_INTERRUPT_STATUS", REG_MMIO, 0x1c14, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_GC", REG_MMIO, 0x1c16, NULL, 0, 0, 0 },
	{ "mmHDMI_GC", REG_MMIO, 0x1c16, &mmHDMI_GC[0], sizeof(mmHDMI_GC)/sizeof(mmHDMI_GC[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1c17, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1c17, &mmAFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmAFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmAFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_0", REG_MMIO, 0x1c18, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_0", REG_MMIO, 0x1c18, &mmAFMT_ISRC1_0[0], sizeof(mmAFMT_ISRC1_0)/sizeof(mmAFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_1", REG_MMIO, 0x1c19, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_1", REG_MMIO, 0x1c19, &mmAFMT_ISRC1_1[0], sizeof(mmAFMT_ISRC1_1)/sizeof(mmAFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_2", REG_MMIO, 0x1c1a, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_2", REG_MMIO, 0x1c1a, &mmAFMT_ISRC1_2[0], sizeof(mmAFMT_ISRC1_2)/sizeof(mmAFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_3", REG_MMIO, 0x1c1b, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_3", REG_MMIO, 0x1c1b, &mmAFMT_ISRC1_3[0], sizeof(mmAFMT_ISRC1_3)/sizeof(mmAFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_4", REG_MMIO, 0x1c1c, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_4", REG_MMIO, 0x1c1c, &mmAFMT_ISRC1_4[0], sizeof(mmAFMT_ISRC1_4)/sizeof(mmAFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_0", REG_MMIO, 0x1c1d, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_0", REG_MMIO, 0x1c1d, &mmAFMT_ISRC2_0[0], sizeof(mmAFMT_ISRC2_0)/sizeof(mmAFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_1", REG_MMIO, 0x1c1e, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_1", REG_MMIO, 0x1c1e, &mmAFMT_ISRC2_1[0], sizeof(mmAFMT_ISRC2_1)/sizeof(mmAFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_2", REG_MMIO, 0x1c1f, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_2", REG_MMIO, 0x1c1f, &mmAFMT_ISRC2_2[0], sizeof(mmAFMT_ISRC2_2)/sizeof(mmAFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_3", REG_MMIO, 0x1c20, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_3", REG_MMIO, 0x1c20, &mmAFMT_ISRC2_3[0], sizeof(mmAFMT_ISRC2_3)/sizeof(mmAFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO0", REG_MMIO, 0x1c21, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO0", REG_MMIO, 0x1c21, &mmAFMT_AVI_INFO0[0], sizeof(mmAFMT_AVI_INFO0)/sizeof(mmAFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO1", REG_MMIO, 0x1c22, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO1", REG_MMIO, 0x1c22, &mmAFMT_AVI_INFO1[0], sizeof(mmAFMT_AVI_INFO1)/sizeof(mmAFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO2", REG_MMIO, 0x1c23, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO2", REG_MMIO, 0x1c23, &mmAFMT_AVI_INFO2[0], sizeof(mmAFMT_AVI_INFO2)/sizeof(mmAFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO3", REG_MMIO, 0x1c24, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO3", REG_MMIO, 0x1c24, &mmAFMT_AVI_INFO3[0], sizeof(mmAFMT_AVI_INFO3)/sizeof(mmAFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO0", REG_MMIO, 0x1c25, NULL, 0, 0, 0 },
	{ "mmAFMT_MPEG_INFO0", REG_MMIO, 0x1c25, &mmAFMT_MPEG_INFO0[0], sizeof(mmAFMT_MPEG_INFO0)/sizeof(mmAFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO1", REG_MMIO, 0x1c26, NULL, 0, 0, 0 },
	{ "mmAFMT_MPEG_INFO1", REG_MMIO, 0x1c26, &mmAFMT_MPEG_INFO1[0], sizeof(mmAFMT_MPEG_INFO1)/sizeof(mmAFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_HDR", REG_MMIO, 0x1c27, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_HDR", REG_MMIO, 0x1c27, &mmAFMT_GENERIC_HDR[0], sizeof(mmAFMT_GENERIC_HDR)/sizeof(mmAFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_0", REG_MMIO, 0x1c28, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_0", REG_MMIO, 0x1c28, &mmAFMT_GENERIC_0[0], sizeof(mmAFMT_GENERIC_0)/sizeof(mmAFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_1", REG_MMIO, 0x1c29, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_1", REG_MMIO, 0x1c29, &mmAFMT_GENERIC_1[0], sizeof(mmAFMT_GENERIC_1)/sizeof(mmAFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_2", REG_MMIO, 0x1c2a, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_2", REG_MMIO, 0x1c2a, &mmAFMT_GENERIC_2[0], sizeof(mmAFMT_GENERIC_2)/sizeof(mmAFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_3", REG_MMIO, 0x1c2b, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_3", REG_MMIO, 0x1c2b, &mmAFMT_GENERIC_3[0], sizeof(mmAFMT_GENERIC_3)/sizeof(mmAFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_4", REG_MMIO, 0x1c2c, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_4", REG_MMIO, 0x1c2c, &mmAFMT_GENERIC_4[0], sizeof(mmAFMT_GENERIC_4)/sizeof(mmAFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_5", REG_MMIO, 0x1c2d, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_5", REG_MMIO, 0x1c2d, &mmAFMT_GENERIC_5[0], sizeof(mmAFMT_GENERIC_5)/sizeof(mmAFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_6", REG_MMIO, 0x1c2e, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_6", REG_MMIO, 0x1c2e, &mmAFMT_GENERIC_6[0], sizeof(mmAFMT_GENERIC_6)/sizeof(mmAFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_7", REG_MMIO, 0x1c2f, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_7", REG_MMIO, 0x1c2f, &mmAFMT_GENERIC_7[0], sizeof(mmAFMT_GENERIC_7)/sizeof(mmAFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1c30, NULL, 0, 0, 0 },
	{ "mmHDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1c30, &mmHDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmHDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmHDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_0", REG_MMIO, 0x1c37, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_32_0", REG_MMIO, 0x1c37, &mmHDMI_ACR_32_0[0], sizeof(mmHDMI_ACR_32_0)/sizeof(mmHDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_1", REG_MMIO, 0x1c38, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_32_1", REG_MMIO, 0x1c38, &mmHDMI_ACR_32_1[0], sizeof(mmHDMI_ACR_32_1)/sizeof(mmHDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_0", REG_MMIO, 0x1c39, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_44_0", REG_MMIO, 0x1c39, &mmHDMI_ACR_44_0[0], sizeof(mmHDMI_ACR_44_0)/sizeof(mmHDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_1", REG_MMIO, 0x1c3a, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_44_1", REG_MMIO, 0x1c3a, &mmHDMI_ACR_44_1[0], sizeof(mmHDMI_ACR_44_1)/sizeof(mmHDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_0", REG_MMIO, 0x1c3b, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_48_0", REG_MMIO, 0x1c3b, &mmHDMI_ACR_48_0[0], sizeof(mmHDMI_ACR_48_0)/sizeof(mmHDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_1", REG_MMIO, 0x1c3c, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_48_1", REG_MMIO, 0x1c3c, &mmHDMI_ACR_48_1[0], sizeof(mmHDMI_ACR_48_1)/sizeof(mmHDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_0", REG_MMIO, 0x1c3d, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_STATUS_0", REG_MMIO, 0x1c3d, &mmHDMI_ACR_STATUS_0[0], sizeof(mmHDMI_ACR_STATUS_0)/sizeof(mmHDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_1", REG_MMIO, 0x1c3e, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_STATUS_1", REG_MMIO, 0x1c3e, &mmHDMI_ACR_STATUS_1[0], sizeof(mmHDMI_ACR_STATUS_1)/sizeof(mmHDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO0", REG_MMIO, 0x1c3f, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_INFO0", REG_MMIO, 0x1c3f, &mmAFMT_AUDIO_INFO0[0], sizeof(mmAFMT_AUDIO_INFO0)/sizeof(mmAFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO1", REG_MMIO, 0x1c40, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_INFO1", REG_MMIO, 0x1c40, &mmAFMT_AUDIO_INFO1[0], sizeof(mmAFMT_AUDIO_INFO1)/sizeof(mmAFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_0", REG_MMIO, 0x1c41, NULL, 0, 0, 0 },
	{ "mmAFMT_60958_0", REG_MMIO, 0x1c41, &mmAFMT_60958_0[0], sizeof(mmAFMT_60958_0)/sizeof(mmAFMT_60958_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_1", REG_MMIO, 0x1c42, NULL, 0, 0, 0 },
	{ "mmAFMT_60958_1", REG_MMIO, 0x1c42, &mmAFMT_60958_1[0], sizeof(mmAFMT_60958_1)/sizeof(mmAFMT_60958_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1c43, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1c43, &mmAFMT_AUDIO_CRC_CONTROL[0], sizeof(mmAFMT_AUDIO_CRC_CONTROL)/sizeof(mmAFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1c44, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL0", REG_MMIO, 0x1c44, &mmAFMT_RAMP_CONTROL0[0], sizeof(mmAFMT_RAMP_CONTROL0)/sizeof(mmAFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1c45, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL1", REG_MMIO, 0x1c45, &mmAFMT_RAMP_CONTROL1[0], sizeof(mmAFMT_RAMP_CONTROL1)/sizeof(mmAFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1c46, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL2", REG_MMIO, 0x1c46, &mmAFMT_RAMP_CONTROL2[0], sizeof(mmAFMT_RAMP_CONTROL2)/sizeof(mmAFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1c47, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL3", REG_MMIO, 0x1c47, &mmAFMT_RAMP_CONTROL3[0], sizeof(mmAFMT_RAMP_CONTROL3)/sizeof(mmAFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_2", REG_MMIO, 0x1c48, NULL, 0, 0, 0 },
	{ "mmAFMT_60958_2", REG_MMIO, 0x1c48, &mmAFMT_60958_2[0], sizeof(mmAFMT_60958_2)/sizeof(mmAFMT_60958_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1c49, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1c49, &mmAFMT_AUDIO_CRC_RESULT[0], sizeof(mmAFMT_AUDIO_CRC_RESULT)/sizeof(mmAFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_AFMT_STATUS", REG_MMIO, 0x1c4a, NULL, 0, 0, 0 },
	{ "mmAFMT_STATUS", REG_MMIO, 0x1c4a, &mmAFMT_STATUS[0], sizeof(mmAFMT_STATUS)/sizeof(mmAFMT_STATUS[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1c4b, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1c4b, &mmAFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmAFMT_AUDIO_PACKET_CONTROL)/sizeof(mmAFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1c4c, NULL, 0, 0, 0 },
	{ "mmAFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1c4c, &mmAFMT_VBI_PACKET_CONTROL[0], sizeof(mmAFMT_VBI_PACKET_CONTROL)/sizeof(mmAFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1c4d, NULL, 0, 0, 0 },
	{ "mmAFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1c4d, &mmAFMT_INFOFRAME_CONTROL0[0], sizeof(mmAFMT_INFOFRAME_CONTROL0)/sizeof(mmAFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1c4f, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1c4f, &mmAFMT_AUDIO_SRC_CONTROL[0], sizeof(mmAFMT_AUDIO_SRC_CONTROL)/sizeof(mmAFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_CNTL", REG_MMIO, 0x1c50, NULL, 0, 0, 0 },
	{ "mmDIG_BE_CNTL", REG_MMIO, 0x1c50, &mmDIG_BE_CNTL[0], sizeof(mmDIG_BE_CNTL)/sizeof(mmDIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_EN_CNTL", REG_MMIO, 0x1c51, NULL, 0, 0, 0 },
	{ "mmDIG_BE_EN_CNTL", REG_MMIO, 0x1c51, &mmDIG_BE_EN_CNTL[0], sizeof(mmDIG_BE_EN_CNTL)/sizeof(mmDIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x1c52, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x1c52, &mmAFMT_AUDIO_DBG_DTO_CNTL[0], sizeof(mmAFMT_AUDIO_DBG_DTO_CNTL)/sizeof(mmAFMT_AUDIO_DBG_DTO_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CNTL", REG_MMIO, 0x1c7c, NULL, 0, 0, 0 },
	{ "mmTMDS_CNTL", REG_MMIO, 0x1c7c, &mmTMDS_CNTL[0], sizeof(mmTMDS_CNTL)/sizeof(mmTMDS_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL_CHAR", REG_MMIO, 0x1c7d, NULL, 0, 0, 0 },
	{ "mmTMDS_CONTROL_CHAR", REG_MMIO, 0x1c7d, &mmTMDS_CONTROL_CHAR[0], sizeof(mmTMDS_CONTROL_CHAR)/sizeof(mmTMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1c7e, NULL, 0, 0, 0 },
	{ "mmTMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1c7e, &mmTMDS_CONTROL0_FEEDBACK[0], sizeof(mmTMDS_CONTROL0_FEEDBACK)/sizeof(mmTMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG0_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1c7f, NULL, 0, 0, 0 },
	{ "mmTMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1c7f, &mmTMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmTMDS_STEREOSYNC_CTL_SEL)/sizeof(mmTMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1c80, NULL, 0, 0, 0 },
	{ "mmTMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1c80, &mmTMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmTMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmTMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1c81, NULL, 0, 0, 0 },
	{ "mmTMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1c81, &mmTMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmTMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmTMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG0_TMDS_DEBUG", REG_MMIO, 0x1c82, NULL, 0, 0, 0 },
	{ "mmTMDS_DEBUG", REG_MMIO, 0x1c82, &mmTMDS_DEBUG[0], sizeof(mmTMDS_DEBUG)/sizeof(mmTMDS_DEBUG[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL_BITS", REG_MMIO, 0x1c83, NULL, 0, 0, 0 },
	{ "mmTMDS_CTL_BITS", REG_MMIO, 0x1c83, &mmTMDS_CTL_BITS[0], sizeof(mmTMDS_CTL_BITS)/sizeof(mmTMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG0_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1c84, NULL, 0, 0, 0 },
	{ "mmTMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1c84, &mmTMDS_DCBALANCER_CONTROL[0], sizeof(mmTMDS_DCBALANCER_CONTROL)/sizeof(mmTMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1c86, NULL, 0, 0, 0 },
	{ "mmTMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1c86, &mmTMDS_CTL0_1_GEN_CNTL[0], sizeof(mmTMDS_CTL0_1_GEN_CNTL)/sizeof(mmTMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1c87, NULL, 0, 0, 0 },
	{ "mmTMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1c87, &mmTMDS_CTL2_3_GEN_CNTL[0], sizeof(mmTMDS_CTL2_3_GEN_CNTL)/sizeof(mmTMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_LVDS_DATA_CNTL", REG_MMIO, 0x1c8c, NULL, 0, 0, 0 },
	{ "mmLVDS_DATA_CNTL", REG_MMIO, 0x1c8c, &mmLVDS_DATA_CNTL[0], sizeof(mmLVDS_DATA_CNTL)/sizeof(mmLVDS_DATA_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_LANE_ENABLE", REG_MMIO, 0x1c8d, NULL, 0, 0, 0 },
	{ "mmDIG_LANE_ENABLE", REG_MMIO, 0x1c8d, &mmDIG_LANE_ENABLE[0], sizeof(mmDIG_LANE_ENABLE)/sizeof(mmDIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL", REG_MMIO, 0x1ca0, NULL, 0, 0, 0 },
	{ "mmDP_SEC_CNTL", REG_MMIO, 0x1ca0, &mmDP_SEC_CNTL[0], sizeof(mmDP_SEC_CNTL)/sizeof(mmDP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING1", REG_MMIO, 0x1ca1, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING1", REG_MMIO, 0x1ca1, &mmDP_SEC_FRAMING1[0], sizeof(mmDP_SEC_FRAMING1)/sizeof(mmDP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING2", REG_MMIO, 0x1ca2, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING2", REG_MMIO, 0x1ca2, &mmDP_SEC_FRAMING2[0], sizeof(mmDP_SEC_FRAMING2)/sizeof(mmDP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING3", REG_MMIO, 0x1ca3, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING3", REG_MMIO, 0x1ca3, &mmDP_SEC_FRAMING3[0], sizeof(mmDP_SEC_FRAMING3)/sizeof(mmDP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING4", REG_MMIO, 0x1ca4, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING4", REG_MMIO, 0x1ca4, &mmDP_SEC_FRAMING4[0], sizeof(mmDP_SEC_FRAMING4)/sizeof(mmDP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N", REG_MMIO, 0x1ca5, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_N", REG_MMIO, 0x1ca5, &mmDP_SEC_AUD_N[0], sizeof(mmDP_SEC_AUD_N)/sizeof(mmDP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1ca6, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_N_READBACK", REG_MMIO, 0x1ca6, &mmDP_SEC_AUD_N_READBACK[0], sizeof(mmDP_SEC_AUD_N_READBACK)/sizeof(mmDP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M", REG_MMIO, 0x1ca7, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_M", REG_MMIO, 0x1ca7, &mmDP_SEC_AUD_M[0], sizeof(mmDP_SEC_AUD_M)/sizeof(mmDP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1ca8, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_M_READBACK", REG_MMIO, 0x1ca8, &mmDP_SEC_AUD_M_READBACK[0], sizeof(mmDP_SEC_AUD_M_READBACK)/sizeof(mmDP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_TIMESTAMP", REG_MMIO, 0x1ca9, NULL, 0, 0, 0 },
	{ "mmDP_SEC_TIMESTAMP", REG_MMIO, 0x1ca9, &mmDP_SEC_TIMESTAMP[0], sizeof(mmDP_SEC_TIMESTAMP)/sizeof(mmDP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP0_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1caa, NULL, 0, 0, 0 },
	{ "mmDP_SEC_PACKET_CNTL", REG_MMIO, 0x1caa, &mmDP_SEC_PACKET_CNTL[0], sizeof(mmDP_SEC_PACKET_CNTL)/sizeof(mmDP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL1", REG_MMIO, 0x1cab, NULL, 0, 0, 0 },
	{ "mmDP_SEC_CNTL1", REG_MMIO, 0x1cab, &mmDP_SEC_CNTL1[0], sizeof(mmDP_SEC_CNTL1)/sizeof(mmDP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP0_DP_LINK_CNTL", REG_MMIO, 0x1cc0, NULL, 0, 0, 0 },
	{ "mmDP_LINK_CNTL", REG_MMIO, 0x1cc0, &mmDP_LINK_CNTL[0], sizeof(mmDP_LINK_CNTL)/sizeof(mmDP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_PIXEL_FORMAT", REG_MMIO, 0x1cc1, NULL, 0, 0, 0 },
	{ "mmDP_PIXEL_FORMAT", REG_MMIO, 0x1cc1, &mmDP_PIXEL_FORMAT[0], sizeof(mmDP_PIXEL_FORMAT)/sizeof(mmDP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP0_DP_CONFIG", REG_MMIO, 0x1cc2, NULL, 0, 0, 0 },
	{ "mmDP_CONFIG", REG_MMIO, 0x1cc2, &mmDP_CONFIG[0], sizeof(mmDP_CONFIG)/sizeof(mmDP_CONFIG[0]), 0, 0 },
	{ "mmDP0_DP_VID_STREAM_CNTL", REG_MMIO, 0x1cc3, NULL, 0, 0, 0 },
	{ "mmDP_VID_STREAM_CNTL", REG_MMIO, 0x1cc3, &mmDP_VID_STREAM_CNTL[0], sizeof(mmDP_VID_STREAM_CNTL)/sizeof(mmDP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_STEER_FIFO", REG_MMIO, 0x1cc4, NULL, 0, 0, 0 },
	{ "mmDP_STEER_FIFO", REG_MMIO, 0x1cc4, &mmDP_STEER_FIFO[0], sizeof(mmDP_STEER_FIFO)/sizeof(mmDP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP0_DP_MSA_MISC", REG_MMIO, 0x1cc5, NULL, 0, 0, 0 },
	{ "mmDP_MSA_MISC", REG_MMIO, 0x1cc5, &mmDP_MSA_MISC[0], sizeof(mmDP_MSA_MISC)/sizeof(mmDP_MSA_MISC[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1cc6, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1cc6, &mmDP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP_DPHY_CRC_MST_CNTL)/sizeof(mmDP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1cc7, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1cc7, &mmDP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP_DPHY_CRC_MST_STATUS)/sizeof(mmDP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1cc8, NULL, 0, 0, 0 },
	{ "mmDP_HBR2_EYE_PATTERN", REG_MMIO, 0x1cc8, &mmDP_HBR2_EYE_PATTERN[0], sizeof(mmDP_HBR2_EYE_PATTERN)/sizeof(mmDP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP0_DP_VID_TIMING", REG_MMIO, 0x1cc9, NULL, 0, 0, 0 },
	{ "mmDP_VID_TIMING", REG_MMIO, 0x1cc9, &mmDP_VID_TIMING[0], sizeof(mmDP_VID_TIMING)/sizeof(mmDP_VID_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_VID_N", REG_MMIO, 0x1cca, NULL, 0, 0, 0 },
	{ "mmDP_VID_N", REG_MMIO, 0x1cca, &mmDP_VID_N[0], sizeof(mmDP_VID_N)/sizeof(mmDP_VID_N[0]), 0, 0 },
	{ "mmDP0_DP_VID_M", REG_MMIO, 0x1ccb, NULL, 0, 0, 0 },
	{ "mmDP_VID_M", REG_MMIO, 0x1ccb, &mmDP_VID_M[0], sizeof(mmDP_VID_M)/sizeof(mmDP_VID_M[0]), 0, 0 },
	{ "mmDP0_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1ccc, NULL, 0, 0, 0 },
	{ "mmDP_LINK_FRAMING_CNTL", REG_MMIO, 0x1ccc, &mmDP_LINK_FRAMING_CNTL[0], sizeof(mmDP_LINK_FRAMING_CNTL)/sizeof(mmDP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_VID_MSA_VBID", REG_MMIO, 0x1ccd, NULL, 0, 0, 0 },
	{ "mmDP_VID_MSA_VBID", REG_MMIO, 0x1ccd, &mmDP_VID_MSA_VBID[0], sizeof(mmDP_VID_MSA_VBID)/sizeof(mmDP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1cce, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_FAST_TRAINING", REG_MMIO, 0x1cce, &mmDP_DPHY_FAST_TRAINING[0], sizeof(mmDP_DPHY_FAST_TRAINING)/sizeof(mmDP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP0_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1ccf, NULL, 0, 0, 0 },
	{ "mmDP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1ccf, &mmDP_VID_INTERRUPT_CNTL[0], sizeof(mmDP_VID_INTERRUPT_CNTL)/sizeof(mmDP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CNTL", REG_MMIO, 0x1cd0, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CNTL", REG_MMIO, 0x1cd0, &mmDP_DPHY_CNTL[0], sizeof(mmDP_DPHY_CNTL)/sizeof(mmDP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1cd1, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1cd1, &mmDP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM0", REG_MMIO, 0x1cd2, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SYM0", REG_MMIO, 0x1cd2, &mmDP_DPHY_SYM0[0], sizeof(mmDP_DPHY_SYM0)/sizeof(mmDP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1cd3, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_8B10B_CNTL", REG_MMIO, 0x1cd3, &mmDP_DPHY_8B10B_CNTL[0], sizeof(mmDP_DPHY_8B10B_CNTL)/sizeof(mmDP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1cd4, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_PRBS_CNTL", REG_MMIO, 0x1cd4, &mmDP_DPHY_PRBS_CNTL[0], sizeof(mmDP_DPHY_PRBS_CNTL)/sizeof(mmDP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1cd5, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1cd5, &mmDP_DPHY_SCRAM_CNTL[0], sizeof(mmDP_DPHY_SCRAM_CNTL)/sizeof(mmDP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_EN", REG_MMIO, 0x1cd6, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_EN", REG_MMIO, 0x1cd6, &mmDP_DPHY_CRC_EN[0], sizeof(mmDP_DPHY_CRC_EN)/sizeof(mmDP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1cd7, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_CNTL", REG_MMIO, 0x1cd7, &mmDP_DPHY_CRC_CNTL[0], sizeof(mmDP_DPHY_CRC_CNTL)/sizeof(mmDP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1cd8, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_RESULT", REG_MMIO, 0x1cd8, &mmDP_DPHY_CRC_RESULT[0], sizeof(mmDP_DPHY_CRC_RESULT)/sizeof(mmDP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP0_DP_MSA_COLORIMETRY", REG_MMIO, 0x1cda, NULL, 0, 0, 0 },
	{ "mmDP_MSA_COLORIMETRY", REG_MMIO, 0x1cda, &mmDP_MSA_COLORIMETRY[0], sizeof(mmDP_MSA_COLORIMETRY)/sizeof(mmDP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP0_DP_MSE_MISC_CNTL", REG_MMIO, 0x1cdb, NULL, 0, 0, 0 },
	{ "mmDP_MSE_MISC_CNTL", REG_MMIO, 0x1cdb, &mmDP_MSE_MISC_CNTL[0], sizeof(mmDP_MSE_MISC_CNTL)/sizeof(mmDP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM2", REG_MMIO, 0x1cdf, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SYM2", REG_MMIO, 0x1cdf, &mmDP_DPHY_SYM2[0], sizeof(mmDP_DPHY_SYM2)/sizeof(mmDP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM1", REG_MMIO, 0x1ce0, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SYM1", REG_MMIO, 0x1ce0, &mmDP_DPHY_SYM1[0], sizeof(mmDP_DPHY_SYM1)/sizeof(mmDP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_CNTL", REG_MMIO, 0x1ce1, NULL, 0, 0, 0 },
	{ "mmDP_MSE_RATE_CNTL", REG_MMIO, 0x1ce1, &mmDP_MSE_RATE_CNTL[0], sizeof(mmDP_MSE_RATE_CNTL)/sizeof(mmDP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1ce3, NULL, 0, 0, 0 },
	{ "mmDP_MSE_RATE_UPDATE", REG_MMIO, 0x1ce3, &mmDP_MSE_RATE_UPDATE[0], sizeof(mmDP_MSE_RATE_UPDATE)/sizeof(mmDP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT0", REG_MMIO, 0x1ce4, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT0", REG_MMIO, 0x1ce4, &mmDP_MSE_SAT0[0], sizeof(mmDP_MSE_SAT0)/sizeof(mmDP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT1", REG_MMIO, 0x1ce5, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT1", REG_MMIO, 0x1ce5, &mmDP_MSE_SAT1[0], sizeof(mmDP_MSE_SAT1)/sizeof(mmDP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT2", REG_MMIO, 0x1ce6, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT2", REG_MMIO, 0x1ce6, &mmDP_MSE_SAT2[0], sizeof(mmDP_MSE_SAT2)/sizeof(mmDP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1ce7, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT_UPDATE", REG_MMIO, 0x1ce7, &mmDP_MSE_SAT_UPDATE[0], sizeof(mmDP_MSE_SAT_UPDATE)/sizeof(mmDP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_LINK_TIMING", REG_MMIO, 0x1ce8, NULL, 0, 0, 0 },
	{ "mmDP_MSE_LINK_TIMING", REG_MMIO, 0x1ce8, &mmDP_MSE_LINK_TIMING[0], sizeof(mmDP_MSE_LINK_TIMING)/sizeof(mmDP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1ce9, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1ce9, &mmDP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1cea, NULL, 0, 0, 0 },
	{ "mmDP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1cea, &mmDP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1ceb, NULL, 0, 0, 0 },
	{ "mmDP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1ceb, &mmDP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP0_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x1cfc, NULL, 0, 0, 0 },
	{ "mmDP_TEST_DEBUG_INDEX", REG_MMIO, 0x1cfc, &mmDP_TEST_DEBUG_INDEX[0], sizeof(mmDP_TEST_DEBUG_INDEX)/sizeof(mmDP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDP0_DP_TEST_DEBUG_DATA", REG_MMIO, 0x1cfd, NULL, 0, 0, 0 },
	{ "mmDP_TEST_DEBUG_DATA", REG_MMIO, 0x1cfd, &mmDP_TEST_DEBUG_DATA[0], sizeof(mmDP_TEST_DEBUG_DATA)/sizeof(mmDP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDMA_POSITION_UPPER_BASE_ADDRESS", REG_MMIO, 0x1d, &mmDMA_POSITION_UPPER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_N", REG_SMC, 0x1d, &ixDP_AUX1_DEBUG_N[0], sizeof(ixDP_AUX1_DEBUG_N)/sizeof(ixDP_AUX1_DEBUG_N[0]), 0, 0 },
	{ "mmDCP1_GRPH_ENABLE", REG_MMIO, 0x1d00, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_CONTROL", REG_MMIO, 0x1d01, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1d02, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SWAP_CNTL", REG_MMIO, 0x1d03, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1d04, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1d05, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PITCH", REG_MMIO, 0x1d06, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d07, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d08, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1d09, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1d0a, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_X_START", REG_MMIO, 0x1d0b, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_Y_START", REG_MMIO, 0x1d0c, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_X_END", REG_MMIO, 0x1d0d, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_Y_END", REG_MMIO, 0x1d0e, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1d10, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_UPDATE", REG_MMIO, 0x1d11, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_FLIP_CONTROL", REG_MMIO, 0x1d12, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1d13, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_DFQ_CONTROL", REG_MMIO, 0x1d14, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_DFQ_STATUS", REG_MMIO, 0x1d15, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1d16, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1d17, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1d18, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1d19, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1d1a, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d1b, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_ENABLE", REG_MMIO, 0x1d1c, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_CONTROL1", REG_MMIO, 0x1d1d, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_CONTROL2", REG_MMIO, 0x1d1e, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SWAP_CNTL", REG_MMIO, 0x1d1f, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS", REG_MMIO, 0x1d20, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_PITCH", REG_MMIO, 0x1d21, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d22, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x1d23, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x1d24, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_START", REG_MMIO, 0x1d25, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_END", REG_MMIO, 0x1d26, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_UPDATE", REG_MMIO, 0x1d27, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1d28, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_DFQ_CONTROL", REG_MMIO, 0x1d29, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_DFQ_STATUS", REG_MMIO, 0x1d2a, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1d2b, NULL, 0, 0, 0 },
	{ "mmDCP1_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x1d2c, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1d2d, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1d2e, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1d2f, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1d30, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_OVL_CONTROL", REG_MMIO, 0x1d31, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x1d32, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x1d33, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x1d34, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_CONTROL", REG_MMIO, 0x1d35, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C11_C12", REG_MMIO, 0x1d36, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C13_C14", REG_MMIO, 0x1d37, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C21_C22", REG_MMIO, 0x1d38, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C23_C24", REG_MMIO, 0x1d39, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C31_C32", REG_MMIO, 0x1d3a, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C33_C34", REG_MMIO, 0x1d3b, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1d3c, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1d3d, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1d3e, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1d3f, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1d40, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1d41, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1d42, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1d43, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1d44, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1d45, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1d46, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1d47, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1d48, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1d49, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1d4a, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1d4b, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1d4c, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1d4d, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1d4e, NULL, 0, 0, 0 },
	{ "mmDCP1_DENORM_CONTROL", REG_MMIO, 0x1d50, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_ROUND_CONTROL", REG_MMIO, 0x1d51, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1d52, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_CONTROL", REG_MMIO, 0x1d53, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_ALPHA", REG_MMIO, 0x1d54, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_RED", REG_MMIO, 0x1d55, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_GREEN", REG_MMIO, 0x1d56, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_BLUE", REG_MMIO, 0x1d57, NULL, 0, 0, 0 },
	{ "mmDCP1_DEGAMMA_CONTROL", REG_MMIO, 0x1d58, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1d59, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1d5a, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1d5b, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1d5c, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1d5d, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1d5e, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1d5f, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1d60, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_RANDOM_SEEDS", REG_MMIO, 0x1d61, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1d65, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_CONTROL", REG_MMIO, 0x1d66, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS", REG_MMIO, 0x1d67, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SIZE", REG_MMIO, 0x1d68, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d69, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_POSITION", REG_MMIO, 0x1d6a, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_HOT_SPOT", REG_MMIO, 0x1d6b, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_COLOR1", REG_MMIO, 0x1d6c, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_COLOR2", REG_MMIO, 0x1d6d, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_UPDATE", REG_MMIO, 0x1d6e, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_CONTROL", REG_MMIO, 0x1d6f, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_SURFACE_ADDRESS", REG_MMIO, 0x1d70, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_SIZE", REG_MMIO, 0x1d71, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d72, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_POSITION", REG_MMIO, 0x1d73, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_HOT_SPOT", REG_MMIO, 0x1d74, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_COLOR1", REG_MMIO, 0x1d75, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_COLOR2", REG_MMIO, 0x1d76, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_UPDATE", REG_MMIO, 0x1d77, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_RW_MODE", REG_MMIO, 0x1d78, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_RW_INDEX", REG_MMIO, 0x1d79, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_SEQ_COLOR", REG_MMIO, 0x1d7a, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_PWL_DATA", REG_MMIO, 0x1d7b, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_30_COLOR", REG_MMIO, 0x1d7c, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1d7d, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1d7e, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_AUTOFILL", REG_MMIO, 0x1d7f, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_CONTROL", REG_MMIO, 0x1d80, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1d81, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1d82, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1d83, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1d84, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1d85, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1d86, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_CONTROL", REG_MMIO, 0x1d87, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_MASK", REG_MMIO, 0x1d88, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_CURRENT", REG_MMIO, 0x1d89, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_LAST", REG_MMIO, 0x1d8b, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG", REG_MMIO, 0x1d8d, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1d8e, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_GSL_CONTROL", REG_MMIO, 0x1d90, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1d91, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1d92, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x1d93, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1d94, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1d95, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1d96, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1d97, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG2", REG_MMIO, 0x1d98, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1d99, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_STEREO_CONTROL", REG_MMIO, 0x1d9a, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR2_STEREO_CONTROL", REG_MMIO, 0x1d9b, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1d9c, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1d9d, NULL, 0, 0, 0 },
	{ "mmDCP1_HW_ROTATION", REG_MMIO, 0x1d9e, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1d9f, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CONTROL", REG_MMIO, 0x1da0, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_INDEX", REG_MMIO, 0x1da1, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_DATA", REG_MMIO, 0x1da2, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1da3, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1da4, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1da5, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1da6, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1da7, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1da8, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1da9, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1daa, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1dab, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1dac, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1dad, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1dae, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1daf, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1db0, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1db1, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1db2, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1db3, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1db4, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1db5, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1db6, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1db7, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1db8, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1db9, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1dba, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1dbb, NULL, 0, 0, 0 },
	{ "mmDCP1_ALPHA_CONTROL", REG_MMIO, 0x1dbc, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1dbd, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1dbe, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1dbf, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DATA_FORMAT", REG_MMIO, 0x1dc0, NULL, 0, 0, 0 },
	{ "mmLB1_LB_MEMORY_CTRL", REG_MMIO, 0x1dc1, NULL, 0, 0, 0 },
	{ "mmLB1_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1dc2, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DESKTOP_HEIGHT", REG_MMIO, 0x1dc3, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE_START_END", REG_MMIO, 0x1dc4, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE2_START_END", REG_MMIO, 0x1dc5, NULL, 0, 0, 0 },
	{ "mmLB1_LB_V_COUNTER", REG_MMIO, 0x1dc6, NULL, 0, 0, 0 },
	{ "mmLB1_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1dc7, NULL, 0, 0, 0 },
	{ "mmLB1_LB_INTERRUPT_MASK", REG_MMIO, 0x1dc8, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE_STATUS", REG_MMIO, 0x1dc9, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE2_STATUS", REG_MMIO, 0x1dca, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VBLANK_STATUS", REG_MMIO, 0x1dcb, NULL, 0, 0, 0 },
	{ "mmLB1_LB_SYNC_RESET_SEL", REG_MMIO, 0x1dcc, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x1dcd, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x1dce, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x1dcf, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x1dd0, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x1dd1, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x1dd2, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x1dd3, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1dd4, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1dd5, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1dd6, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1dd7, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1dd8, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1dd9, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_STATUS", REG_MMIO, 0x1dda, NULL, 0, 0, 0 },
	{ "mmLB1_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1ddc, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1de0, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1de1, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1de2, NULL, 0, 0, 0 },
	{ "mmLB1_DC_MVP_LB_CONTROL", REG_MMIO, 0x1de3, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG", REG_MMIO, 0x1de4, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG2", REG_MMIO, 0x1de5, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG3", REG_MMIO, 0x1de6, NULL, 0, 0, 0 },
	{ "mmLB1_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1dfe, NULL, 0, 0, 0 },
	{ "mmLB1_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1dff, NULL, 0, 0, 0 },
	{ "ixDP_AUX1_DEBUG_O", REG_SMC, 0x1e, &ixDP_AUX1_DEBUG_O[0], sizeof(ixDP_AUX1_DEBUG_O)/sizeof(ixDP_AUX1_DEBUG_O[0]), 0, 0 },
	{ "ixCRT1E", REG_SMC, 0x1e, &ixCRT1E[0], sizeof(ixCRT1E)/sizeof(ixCRT1E[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_CNTL", REG_MMIO, 0x1e24, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_STATE", REG_MMIO, 0x1e25, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1e26, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL", REG_MMIO, 0x1e27, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_LOW", REG_MMIO, 0x1e28, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_HI", REG_MMIO, 0x1e29, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_LOW", REG_MMIO, 0x1e2a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x1e2b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x1e2c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1e30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1e31, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1e32, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1e33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1e34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1e35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1e36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1e37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1e38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1e39, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_REPEATER_PROGRAM", REG_MMIO, 0x1e3a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_HW_DEBUG_A", REG_MMIO, 0x1e3b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_HW_DEBUG_B", REG_MMIO, 0x1e3c, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1e40, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1e41, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE", REG_MMIO, 0x1e42, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TAP_CONTROL", REG_MMIO, 0x1e43, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_CONTROL", REG_MMIO, 0x1e44, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_BYPASS_CONTROL", REG_MMIO, 0x1e45, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1e46, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1e47, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1e48, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1e49, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x1e4a, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1e4b, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1e4c, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1e4d, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1e4e, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_ROUND_OFFSET", REG_MMIO, 0x1e4f, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_UPDATE", REG_MMIO, 0x1e51, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1e53, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_ALU_CONTROL", REG_MMIO, 0x1e54, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1e55, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_START", REG_MMIO, 0x1e5c, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_SIZE", REG_MMIO, 0x1e5d, NULL, 0, 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1e5e, NULL, 0, 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1e5f, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1e60, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1e61, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1e62, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1e63, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_DEBUG2", REG_MMIO, 0x1e69, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_DEBUG", REG_MMIO, 0x1e6a, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1e6b, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1e6c, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_CONTROL", REG_MMIO, 0x1e6d, NULL, 0, 0, 0 },
	{ "mmBLND1_SM_CONTROL2", REG_MMIO, 0x1e6e, NULL, 0, 0, 0 },
	{ "mmBLND1_PTI_CONTROL", REG_MMIO, 0x1e6f, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_UPDATE", REG_MMIO, 0x1e70, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1e71, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_V_UPDATE_LOCK", REG_MMIO, 0x1e73, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_DEBUG", REG_MMIO, 0x1e74, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1e75, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x1e76, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x1e77, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1e78, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1e79, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_WINDOW", REG_MMIO, 0x1e7a, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_CONTROL", REG_MMIO, 0x1e7b, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1e7c, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1e7d, NULL, 0, 0, 0 },
	{ "mmCRTC1_DCFE_DBG_SEL", REG_MMIO, 0x1e7e, NULL, 0, 0, 0 },
	{ "mmCRTC1_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x1e7f, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_TOTAL", REG_MMIO, 0x1e80, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_START_END", REG_MMIO, 0x1e81, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A", REG_MMIO, 0x1e82, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1e83, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B", REG_MMIO, 0x1e84, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1e85, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VBI_END", REG_MMIO, 0x1e86, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL", REG_MMIO, 0x1e87, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1e88, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1e89, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1e8a, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1e8b, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1e8c, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_BLANK_START_END", REG_MMIO, 0x1e8d, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A", REG_MMIO, 0x1e8e, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1e8f, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B", REG_MMIO, 0x1e90, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1e91, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1e92, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1e93, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_CNTL", REG_MMIO, 0x1e94, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1e95, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_CNTL", REG_MMIO, 0x1e96, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1e97, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1e98, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FLOW_CONTROL", REG_MMIO, 0x1e99, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1e9b, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CONTROL", REG_MMIO, 0x1e9c, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_CONTROL", REG_MMIO, 0x1e9d, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1e9e, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1e9f, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1ea0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1ea1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1ea2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS", REG_MMIO, 0x1ea3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_POSITION", REG_MMIO, 0x1ea4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1ea5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1ea6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1ea7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1ea8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_CONTROL", REG_MMIO, 0x1ea9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_RESET", REG_MMIO, 0x1eaa, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1eab, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1eac, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_STATUS", REG_MMIO, 0x1ead, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_CONTROL", REG_MMIO, 0x1eae, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1eaf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1eb0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1eb1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1eb2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1eb3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1eb4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_UPDATE_LOCK", REG_MMIO, 0x1eb5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1eb6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1eb7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1eba, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1ebb, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1ebc, NULL, 0, 0, 0 },
	{ "mmCRTC1_MASTER_UPDATE_LOCK", REG_MMIO, 0x1ebd, NULL, 0, 0, 0 },
	{ "mmCRTC1_MASTER_UPDATE_MODE", REG_MMIO, 0x1ebe, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1ebf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1ec0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_STATUS", REG_MMIO, 0x1ec1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_EN", REG_MMIO, 0x1ec2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1ec3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1ec4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1ec6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1ec7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1ec8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1ec9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1eca, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1ecb, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR", REG_MMIO, 0x1ecc, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1ecd, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1ece, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1ecf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1ed0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1ed1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1ed2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1ed3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC_CNTL", REG_MMIO, 0x1ed4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1ed5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1ed6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1ed7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1ed8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_DATA_RG", REG_MMIO, 0x1ed9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_DATA_B", REG_MMIO, 0x1eda, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1edb, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1edc, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1edd, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1ede, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_DATA_RG", REG_MMIO, 0x1edf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_DATA_B", REG_MMIO, 0x1ee0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x1ee1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x1ee2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x1ee3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x1ee4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x1ee5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x1ee6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1ee7, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1ee8, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1ee9, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1eea, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1eeb, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1eec, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1eed, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CONTROL", REG_MMIO, 0x1eee, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1eef, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_FORCE_DATA_0_1", REG_MMIO, 0x1ef0, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_FORCE_DATA_2_3", REG_MMIO, 0x1ef1, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1ef2, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1ef3, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1ef4, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1ef5, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1ef6, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1ef7, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1ef8, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_CNTL", REG_MMIO, 0x1ef9, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_CNTL", REG_MMIO, 0x1efa, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1efb, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1efc, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1efd, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1efe, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DEBUG_CNTL", REG_MMIO, 0x1eff, NULL, 0, 0, 0 },
	{ "ixDP_AUX1_DEBUG_P", REG_SMC, 0x1f, &ixDP_AUX1_DEBUG_P[0], sizeof(ixDP_AUX1_DEBUG_P)/sizeof(ixDP_AUX1_DEBUG_P[0]), 0, 0 },
	{ "ixCRT1F", REG_SMC, 0x1f, &ixCRT1F[0], sizeof(ixCRT1F)/sizeof(ixCRT1F[0]), 0, 0 },
	{ "mmDIG1_DIG_FE_CNTL", REG_MMIO, 0x1f00, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1f01, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1f02, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_CLOCK_PATTERN", REG_MMIO, 0x1f03, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x1f04, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "mmDIG1_DIG_TEST_PATTERN", REG_MMIO, 0x1f04, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_SMC, 0x1f05, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmDIG1_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1f05, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x1f08, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x1f09, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x1f0a, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmDIG1_DIG_FIFO_STATUS", REG_MMIO, 0x1f0a, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_SMC, 0x1f0b, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmDIG1_HDMI_CONTROL", REG_MMIO, 0x1f0c, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_STATUS", REG_MMIO, 0x1f0d, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1f0e, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_SMC, 0x1f0f, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1f0f, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1f10, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1f11, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1f12, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1f13, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1f14, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GC", REG_MMIO, 0x1f16, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1f17, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_0", REG_MMIO, 0x1f18, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_1", REG_MMIO, 0x1f19, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_2", REG_MMIO, 0x1f1a, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_3", REG_MMIO, 0x1f1b, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_4", REG_MMIO, 0x1f1c, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_0", REG_MMIO, 0x1f1d, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_1", REG_MMIO, 0x1f1e, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_2", REG_MMIO, 0x1f1f, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_3", REG_MMIO, 0x1f20, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO0", REG_MMIO, 0x1f21, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO1", REG_MMIO, 0x1f22, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO2", REG_MMIO, 0x1f23, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO3", REG_MMIO, 0x1f24, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO0", REG_MMIO, 0x1f25, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO1", REG_MMIO, 0x1f26, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_HDR", REG_MMIO, 0x1f27, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_0", REG_MMIO, 0x1f28, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_1", REG_MMIO, 0x1f29, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_2", REG_MMIO, 0x1f2a, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_3", REG_MMIO, 0x1f2b, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_4", REG_MMIO, 0x1f2c, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_5", REG_MMIO, 0x1f2d, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_6", REG_MMIO, 0x1f2e, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_7", REG_MMIO, 0x1f2f, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1f30, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_0", REG_MMIO, 0x1f37, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_1", REG_MMIO, 0x1f38, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_0", REG_MMIO, 0x1f39, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_1", REG_MMIO, 0x1f3a, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_0", REG_MMIO, 0x1f3b, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_1", REG_MMIO, 0x1f3c, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_0", REG_MMIO, 0x1f3d, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_1", REG_MMIO, 0x1f3e, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO0", REG_MMIO, 0x1f3f, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO1", REG_MMIO, 0x1f40, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_0", REG_MMIO, 0x1f41, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_1", REG_MMIO, 0x1f42, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1f43, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1f44, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1f45, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1f46, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1f47, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_2", REG_MMIO, 0x1f48, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1f49, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_STATUS", REG_MMIO, 0x1f4a, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1f4b, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1f4c, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1f4d, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1f4f, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_BE_CNTL", REG_MMIO, 0x1f50, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_BE_EN_CNTL", REG_MMIO, 0x1f51, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x1f52, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CNTL", REG_MMIO, 0x1f7c, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CONTROL_CHAR", REG_MMIO, 0x1f7d, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1f7e, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1f7f, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1f80, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1f81, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_DEBUG", REG_MMIO, 0x1f82, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL_BITS", REG_MMIO, 0x1f83, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1f84, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1f86, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1f87, NULL, 0, 0, 0 },
	{ "mmDIG1_LVDS_DATA_CNTL", REG_MMIO, 0x1f8c, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_LANE_ENABLE", REG_MMIO, 0x1f8d, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_CNTL", REG_MMIO, 0x1fa0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING1", REG_MMIO, 0x1fa1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING2", REG_MMIO, 0x1fa2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING3", REG_MMIO, 0x1fa3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING4", REG_MMIO, 0x1fa4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N", REG_MMIO, 0x1fa5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1fa6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M", REG_MMIO, 0x1fa7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1fa8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_TIMESTAMP", REG_MMIO, 0x1fa9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1faa, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_CNTL1", REG_MMIO, 0x1fab, NULL, 0, 0, 0 },
	{ "mmDP1_DP_LINK_CNTL", REG_MMIO, 0x1fc0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_PIXEL_FORMAT", REG_MMIO, 0x1fc1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_CONFIG", REG_MMIO, 0x1fc2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_STREAM_CNTL", REG_MMIO, 0x1fc3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_STEER_FIFO", REG_MMIO, 0x1fc4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_MISC", REG_MMIO, 0x1fc5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1fc6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1fc7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1fc8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_TIMING", REG_MMIO, 0x1fc9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_N", REG_MMIO, 0x1fca, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_M", REG_MMIO, 0x1fcb, NULL, 0, 0, 0 },
	{ "mmDP1_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1fcc, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_MSA_VBID", REG_MMIO, 0x1fcd, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1fce, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1fcf, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CNTL", REG_MMIO, 0x1fd0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1fd1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM0", REG_MMIO, 0x1fd2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1fd3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1fd4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1fd5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_EN", REG_MMIO, 0x1fd6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1fd7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1fd8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_COLORIMETRY", REG_MMIO, 0x1fda, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_MISC_CNTL", REG_MMIO, 0x1fdb, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM2", REG_MMIO, 0x1fdf, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM1", REG_MMIO, 0x1fe0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_RATE_CNTL", REG_MMIO, 0x1fe1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1fe3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT0", REG_MMIO, 0x1fe4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT1", REG_MMIO, 0x1fe5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT2", REG_MMIO, 0x1fe6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1fe7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_LINK_TIMING", REG_MMIO, 0x1fe8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1fe9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1fea, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1feb, NULL, 0, 0, 0 },
	{ "mmDP1_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x1ffc, NULL, 0, 0, 0 },
	{ "mmDP1_DP_TEST_DEBUG_DATA", REG_MMIO, 0x1ffd, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN", REG_SMC, 0x2, &ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0]), 0, 0 },
	{ "ixAZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x2, &ixAZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL2", REG_SMC, 0x2, &ixAZALIA_CRC0_CHANNEL2[0], sizeof(ixAZALIA_CRC0_CHANNEL2)/sizeof(ixAZALIA_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixDMIF_DEBUG02_CORE0", REG_SMC, 0x2, &ixDMIF_DEBUG02_CORE0[0], sizeof(ixDMIF_DEBUG02_CORE0)/sizeof(ixDMIF_DEBUG02_CORE0[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR1", REG_SMC, 0x2, &ixAUDIO_DESCRIPTOR1[0], sizeof(ixAUDIO_DESCRIPTOR1)/sizeof(ixAUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "mmGLOBAL_CONTROL", REG_MMIO, 0x2, &mmGLOBAL_CONTROL[0], sizeof(mmGLOBAL_CONTROL)/sizeof(mmGLOBAL_CONTROL[0]), 0, 0 },
	{ "ixDCIO_DEBUG2", REG_SMC, 0x2, &ixDCIO_DEBUG2[0], sizeof(ixDCIO_DEBUG2)/sizeof(ixDCIO_DEBUG2[0]), 0, 0 },
	{ "ixFMT_DEBUG1", REG_SMC, 0x2, &ixFMT_DEBUG1[0], sizeof(ixFMT_DEBUG1)/sizeof(ixFMT_DEBUG1[0]), 0, 0 },
	{ "ixATTR02", REG_SMC, 0x2, &ixATTR02[0], sizeof(ixATTR02)/sizeof(ixATTR02[0]), 0, 0 },
	{ "ixSEQ02", REG_SMC, 0x2, &ixSEQ02[0], sizeof(ixSEQ02)/sizeof(ixSEQ02[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x20, &ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x20, &mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_A", REG_SMC, 0x20, &ixDP_AUX2_DEBUG_A[0], sizeof(ixDP_AUX2_DEBUG_A)/sizeof(ixDP_AUX2_DEBUG_A[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x21, &mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x21, &ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_B", REG_SMC, 0x21, &ixDP_AUX2_DEBUG_B[0], sizeof(ixDP_AUX2_DEBUG_B)/sizeof(ixDP_AUX2_DEBUG_B[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x22, &ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x22, &mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_C", REG_SMC, 0x22, &ixDP_AUX2_DEBUG_C[0], sizeof(ixDP_AUX2_DEBUG_C)/sizeof(ixDP_AUX2_DEBUG_C[0]), 0, 0 },
	{ "ixCRT22", REG_SMC, 0x22, &ixCRT22[0], sizeof(ixCRT22)/sizeof(ixCRT22[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2200, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x23, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x23, &mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_D", REG_SMC, 0x23, &ixDP_AUX2_DEBUG_D[0], sizeof(ixDP_AUX2_DEBUG_D)/sizeof(ixDP_AUX2_DEBUG_D[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x24, &ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x24, &mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x24, &mmOUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_E", REG_SMC, 0x24, &ixDP_AUX2_DEBUG_E[0], sizeof(ixDP_AUX2_DEBUG_E)/sizeof(ixDP_AUX2_DEBUG_E[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x25, &ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_F", REG_SMC, 0x25, &ixDP_AUX2_DEBUG_F[0], sizeof(ixDP_AUX2_DEBUG_F)/sizeof(ixDP_AUX2_DEBUG_F[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x26, &mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_G", REG_SMC, 0x26, &ixDP_AUX2_DEBUG_G[0], sizeof(ixDP_AUX2_DEBUG_G)/sizeof(ixDP_AUX2_DEBUG_G[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x27, &mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_H", REG_SMC, 0x27, &ixDP_AUX2_DEBUG_H[0], sizeof(ixDP_AUX2_DEBUG_H)/sizeof(ixDP_AUX2_DEBUG_H[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x2706, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x270d, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2", REG_SMC, 0x270e, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x2724, &ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3", REG_SMC, 0x273e, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x2770, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x2771, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x28, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_I", REG_SMC, 0x28, &ixDP_AUX2_DEBUG_I[0], sizeof(ixDP_AUX2_DEBUG_I)/sizeof(ixDP_AUX2_DEBUG_I[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x29, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_J", REG_SMC, 0x29, &ixDP_AUX2_DEBUG_J[0], sizeof(ixDP_AUX2_DEBUG_J)/sizeof(ixDP_AUX2_DEBUG_J[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x2a, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_K", REG_SMC, 0x2a, &ixDP_AUX2_DEBUG_K[0], sizeof(ixDP_AUX2_DEBUG_K)/sizeof(ixDP_AUX2_DEBUG_K[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x2b, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_L", REG_SMC, 0x2b, &ixDP_AUX2_DEBUG_L[0], sizeof(ixDP_AUX2_DEBUG_L)/sizeof(ixDP_AUX2_DEBUG_L[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x2c, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_M", REG_SMC, 0x2c, &ixDP_AUX2_DEBUG_M[0], sizeof(ixDP_AUX2_DEBUG_M)/sizeof(ixDP_AUX2_DEBUG_M[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x2d, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_N", REG_SMC, 0x2d, &ixDP_AUX2_DEBUG_N[0], sizeof(ixDP_AUX2_DEBUG_N)/sizeof(ixDP_AUX2_DEBUG_N[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x2e, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_O", REG_SMC, 0x2e, &ixDP_AUX2_DEBUG_O[0], sizeof(ixDP_AUX2_DEBUG_O)/sizeof(ixDP_AUX2_DEBUG_O[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x2f, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_P", REG_SMC, 0x2f, &ixDP_AUX2_DEBUG_P[0], sizeof(ixDP_AUX2_DEBUG_P)/sizeof(ixDP_AUX2_DEBUG_P[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x2f09, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x2f0a, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x2f0b, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmDMIF_ADDR_CONFIG", REG_MMIO, 0x2f5, &mmDMIF_ADDR_CONFIG[0], sizeof(mmDMIF_ADDR_CONFIG)/sizeof(mmDMIF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmDMIF_CONTROL", REG_MMIO, 0x2f6, &mmDMIF_CONTROL[0], sizeof(mmDMIF_CONTROL)/sizeof(mmDMIF_CONTROL[0]), 0, 0 },
	{ "mmDMIF_STATUS", REG_MMIO, 0x2f7, &mmDMIF_STATUS[0], sizeof(mmDMIF_STATUS)/sizeof(mmDMIF_STATUS[0]), 0, 0 },
	{ "mmDMIF_HW_DEBUG", REG_MMIO, 0x2f8, &mmDMIF_HW_DEBUG[0], sizeof(mmDMIF_HW_DEBUG)/sizeof(mmDMIF_HW_DEBUG[0]), 0, 0 },
	{ "mmDMIF_ARBITRATION_CONTROL", REG_MMIO, 0x2f9, &mmDMIF_ARBITRATION_CONTROL[0], sizeof(mmDMIF_ARBITRATION_CONTROL)/sizeof(mmDMIF_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmPIPE0_ARBITRATION_CONTROL3", REG_MMIO, 0x2fa, &mmPIPE0_ARBITRATION_CONTROL3[0], sizeof(mmPIPE0_ARBITRATION_CONTROL3)/sizeof(mmPIPE0_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE1_ARBITRATION_CONTROL3", REG_MMIO, 0x2fb, &mmPIPE1_ARBITRATION_CONTROL3[0], sizeof(mmPIPE1_ARBITRATION_CONTROL3)/sizeof(mmPIPE1_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE2_ARBITRATION_CONTROL3", REG_MMIO, 0x2fc, &mmPIPE2_ARBITRATION_CONTROL3[0], sizeof(mmPIPE2_ARBITRATION_CONTROL3)/sizeof(mmPIPE2_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE3_ARBITRATION_CONTROL3", REG_MMIO, 0x2fd, &mmPIPE3_ARBITRATION_CONTROL3[0], sizeof(mmPIPE3_ARBITRATION_CONTROL3)/sizeof(mmPIPE3_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE4_ARBITRATION_CONTROL3", REG_MMIO, 0x2fe, &mmPIPE4_ARBITRATION_CONTROL3[0], sizeof(mmPIPE4_ARBITRATION_CONTROL3)/sizeof(mmPIPE4_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE5_ARBITRATION_CONTROL3", REG_MMIO, 0x2ff, &mmPIPE5_ARBITRATION_CONTROL3[0], sizeof(mmPIPE5_ARBITRATION_CONTROL3)/sizeof(mmPIPE5_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x3, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0", REG_SMC, 0x3, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0]), 0, 0 },
	{ "ixAZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x3, &ixAZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL3", REG_SMC, 0x3, &ixAZALIA_CRC0_CHANNEL3[0], sizeof(ixAZALIA_CRC0_CHANNEL3)/sizeof(ixAZALIA_CRC0_CHANNEL3[0]), 0, 0 },
	{ "mmSTATE_CHANGE_STATUS", REG_MMIO, 0x3, &mmSTATE_CHANGE_STATUS[0], sizeof(mmSTATE_CHANGE_STATUS)/sizeof(mmSTATE_CHANGE_STATUS[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR2", REG_SMC, 0x3, &ixAUDIO_DESCRIPTOR2[0], sizeof(ixAUDIO_DESCRIPTOR2)/sizeof(ixAUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixDCIO_DEBUG3", REG_SMC, 0x3, &ixDCIO_DEBUG3[0], sizeof(ixDCIO_DEBUG3)/sizeof(ixDCIO_DEBUG3[0]), 0, 0 },
	{ "ixFMT_DEBUG2", REG_SMC, 0x3, &ixFMT_DEBUG2[0], sizeof(ixFMT_DEBUG2)/sizeof(ixFMT_DEBUG2[0]), 0, 0 },
	{ "ixATTR03", REG_SMC, 0x3, &ixATTR03[0], sizeof(ixATTR03)/sizeof(ixATTR03[0]), 0, 0 },
	{ "ixSEQ03", REG_SMC, 0x3, &ixSEQ03[0], sizeof(ixSEQ03)/sizeof(ixSEQ03[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x30, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_A", REG_SMC, 0x30, &ixDP_AUX3_DEBUG_A[0], sizeof(ixDP_AUX3_DEBUG_A)/sizeof(ixDP_AUX3_DEBUG_A[0]), 0, 0 },
	{ "mmDMIF_ADDR_CALC", REG_MMIO, 0x300, &mmDMIF_ADDR_CALC[0], sizeof(mmDMIF_ADDR_CALC)/sizeof(mmDMIF_ADDR_CALC[0]), 0, 0 },
	{ "mmDMIF_STATUS2", REG_MMIO, 0x301, &mmDMIF_STATUS2[0], sizeof(mmDMIF_STATUS2)/sizeof(mmDMIF_STATUS2[0]), 0, 0 },
	{ "mmPIPE0_MAX_REQUESTS", REG_MMIO, 0x302, &mmPIPE0_MAX_REQUESTS[0], sizeof(mmPIPE0_MAX_REQUESTS)/sizeof(mmPIPE0_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE1_MAX_REQUESTS", REG_MMIO, 0x303, &mmPIPE1_MAX_REQUESTS[0], sizeof(mmPIPE1_MAX_REQUESTS)/sizeof(mmPIPE1_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE2_MAX_REQUESTS", REG_MMIO, 0x304, &mmPIPE2_MAX_REQUESTS[0], sizeof(mmPIPE2_MAX_REQUESTS)/sizeof(mmPIPE2_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE3_MAX_REQUESTS", REG_MMIO, 0x305, &mmPIPE3_MAX_REQUESTS[0], sizeof(mmPIPE3_MAX_REQUESTS)/sizeof(mmPIPE3_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE4_MAX_REQUESTS", REG_MMIO, 0x306, &mmPIPE4_MAX_REQUESTS[0], sizeof(mmPIPE4_MAX_REQUESTS)/sizeof(mmPIPE4_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE5_MAX_REQUESTS", REG_MMIO, 0x307, &mmPIPE5_MAX_REQUESTS[0], sizeof(mmPIPE5_MAX_REQUESTS)/sizeof(mmPIPE5_MAX_REQUESTS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x31, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_B", REG_SMC, 0x31, &ixDP_AUX3_DEBUG_B[0], sizeof(ixDP_AUX3_DEBUG_B)/sizeof(ixDP_AUX3_DEBUG_B[0]), 0, 0 },
	{ "mmDC_RBBMIF_RDWR_CNTL3", REG_MMIO, 0x311, &mmDC_RBBMIF_RDWR_CNTL3[0], sizeof(mmDC_RBBMIF_RDWR_CNTL3)/sizeof(mmDC_RBBMIF_RDWR_CNTL3[0]), 0, 0 },
	{ "mmDMIF_TEST_DEBUG_INDEX", REG_MMIO, 0x312, &mmDMIF_TEST_DEBUG_INDEX[0], sizeof(mmDMIF_TEST_DEBUG_INDEX)/sizeof(mmDMIF_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMIF_TEST_DEBUG_DATA", REG_MMIO, 0x313, &mmDMIF_TEST_DEBUG_DATA[0], sizeof(mmDMIF_TEST_DEBUG_DATA)/sizeof(mmDMIF_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMCIF_CONTROL", REG_MMIO, 0x314, &mmMCIF_CONTROL[0], sizeof(mmMCIF_CONTROL)/sizeof(mmMCIF_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WRITE_COMBINE_CONTROL", REG_MMIO, 0x315, &mmMCIF_WRITE_COMBINE_CONTROL[0], sizeof(mmMCIF_WRITE_COMBINE_CONTROL)/sizeof(mmMCIF_WRITE_COMBINE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_TEST_DEBUG_INDEX", REG_MMIO, 0x316, &mmMCIF_TEST_DEBUG_INDEX[0], sizeof(mmMCIF_TEST_DEBUG_INDEX)/sizeof(mmMCIF_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMCIF_TEST_DEBUG_DATA", REG_MMIO, 0x317, &mmMCIF_TEST_DEBUG_DATA[0], sizeof(mmMCIF_TEST_DEBUG_DATA)/sizeof(mmMCIF_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMCIF_VMID", REG_MMIO, 0x318, &mmMCIF_VMID[0], sizeof(mmMCIF_VMID)/sizeof(mmMCIF_VMID[0]), 0, 0 },
	{ "mmMCIF_MEM_CONTROL", REG_MMIO, 0x319, &mmMCIF_MEM_CONTROL[0], sizeof(mmMCIF_MEM_CONTROL)/sizeof(mmMCIF_MEM_CONTROL[0]), 0, 0 },
	{ "mmDC_RBBMIF_RDWR_CNTL1", REG_MMIO, 0x31a, &mmDC_RBBMIF_RDWR_CNTL1[0], sizeof(mmDC_RBBMIF_RDWR_CNTL1)/sizeof(mmDC_RBBMIF_RDWR_CNTL1[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATE", REG_MMIO, 0x31b, &mmDCI_MEM_PWR_STATE[0], sizeof(mmDCI_MEM_PWR_STATE)/sizeof(mmDCI_MEM_PWR_STATE[0]), 0, 0 },
	{ "mmMC_DC_INTERFACE_NACK_STATUS", REG_MMIO, 0x31c, &mmMC_DC_INTERFACE_NACK_STATUS[0], sizeof(mmMC_DC_INTERFACE_NACK_STATUS)/sizeof(mmMC_DC_INTERFACE_NACK_STATUS[0]), 0, 0 },
	{ "mmDC_RBBMIF_RDWR_CNTL2", REG_MMIO, 0x31d, &mmDC_RBBMIF_RDWR_CNTL2[0], sizeof(mmDC_RBBMIF_RDWR_CNTL2)/sizeof(mmDC_RBBMIF_RDWR_CNTL2[0]), 0, 0 },
	{ "mmDCI_CLK_CNTL", REG_MMIO, 0x31e, &mmDCI_CLK_CNTL[0], sizeof(mmDCI_CLK_CNTL)/sizeof(mmDCI_CLK_CNTL[0]), 0, 0 },
	{ "mmDCCG_VPCLK_CNTL", REG_MMIO, 0x31f, &mmDCCG_VPCLK_CNTL[0], sizeof(mmDCCG_VPCLK_CNTL)/sizeof(mmDCCG_VPCLK_CNTL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x32, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_C", REG_SMC, 0x32, &ixDP_AUX3_DEBUG_C[0], sizeof(ixDP_AUX3_DEBUG_C)/sizeof(ixDP_AUX3_DEBUG_C[0]), 0, 0 },
	{ "mmDCI_TEST_DEBUG_INDEX", REG_MMIO, 0x320, &mmDCI_TEST_DEBUG_INDEX[0], sizeof(mmDCI_TEST_DEBUG_INDEX)/sizeof(mmDCI_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCI_TEST_DEBUG_DATA", REG_MMIO, 0x321, &mmDCI_TEST_DEBUG_DATA[0], sizeof(mmDCI_TEST_DEBUG_DATA)/sizeof(mmDCI_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATE2", REG_MMIO, 0x322, &mmDCI_MEM_PWR_STATE2[0], sizeof(mmDCI_MEM_PWR_STATE2)/sizeof(mmDCI_MEM_PWR_STATE2[0]), 0, 0 },
	{ "mmDCI_DEBUG_CONFIG", REG_MMIO, 0x323, &mmDCI_DEBUG_CONFIG[0], sizeof(mmDCI_DEBUG_CONFIG)/sizeof(mmDCI_DEBUG_CONFIG[0]), 0, 0 },
	{ "mmLOW_POWER_TILING_CONTROL", REG_MMIO, 0x325, &mmLOW_POWER_TILING_CONTROL[0], sizeof(mmLOW_POWER_TILING_CONTROL)/sizeof(mmLOW_POWER_TILING_CONTROL[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL", REG_MMIO, 0x326, &mmDCI_MEM_PWR_CNTL[0], sizeof(mmDCI_MEM_PWR_CNTL)/sizeof(mmDCI_MEM_PWR_CNTL[0]), 0, 0 },
	{ "mmDC_XDMA_INTERFACE_CNTL", REG_MMIO, 0x327, &mmDC_XDMA_INTERFACE_CNTL[0], sizeof(mmDC_XDMA_INTERFACE_CNTL)/sizeof(mmDC_XDMA_INTERFACE_CNTL[0]), 0, 0 },
	{ "mmPIPE0_DMIF_BUFFER_CONTROL", REG_MMIO, 0x328, &mmPIPE0_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE0_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE0_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x33, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_D", REG_SMC, 0x33, &ixDP_AUX3_DEBUG_D[0], sizeof(ixDP_AUX3_DEBUG_D)/sizeof(ixDP_AUX3_DEBUG_D[0]), 0, 0 },
	{ "mmPIPE1_DMIF_BUFFER_CONTROL", REG_MMIO, 0x330, &mmPIPE1_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE1_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE1_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE2_DMIF_BUFFER_CONTROL", REG_MMIO, 0x338, &mmPIPE2_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE2_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE2_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x34, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_E", REG_SMC, 0x34, &ixDP_AUX3_DEBUG_E[0], sizeof(ixDP_AUX3_DEBUG_E)/sizeof(ixDP_AUX3_DEBUG_E[0]), 0, 0 },
	{ "mmPIPE3_DMIF_BUFFER_CONTROL", REG_MMIO, 0x340, &mmPIPE3_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE3_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE3_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE4_DMIF_BUFFER_CONTROL", REG_MMIO, 0x348, &mmPIPE4_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE4_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE4_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x35, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_F", REG_SMC, 0x35, &ixDP_AUX3_DEBUG_F[0], sizeof(ixDP_AUX3_DEBUG_F)/sizeof(ixDP_AUX3_DEBUG_F[0]), 0, 0 },
	{ "mmPIPE5_DMIF_BUFFER_CONTROL", REG_MMIO, 0x350, &mmPIPE5_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE5_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE5_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmMCIF_BUFMGR_SW_CONTROL", REG_MMIO, 0x358, &mmMCIF_BUFMGR_SW_CONTROL[0], sizeof(mmMCIF_BUFMGR_SW_CONTROL)/sizeof(mmMCIF_BUFMGR_SW_CONTROL[0]), 0, 0 },
	{ "mmMCIF_BUFMGR_STATUS", REG_MMIO, 0x35a, &mmMCIF_BUFMGR_STATUS[0], sizeof(mmMCIF_BUFMGR_STATUS)/sizeof(mmMCIF_BUFMGR_STATUS[0]), 0, 0 },
	{ "mmMCIF_BUF_PITCH", REG_MMIO, 0x35b, &mmMCIF_BUF_PITCH[0], sizeof(mmMCIF_BUF_PITCH)/sizeof(mmMCIF_BUF_PITCH[0]), 0, 0 },
	{ "mmMCIF_BUF_1_ADDR_Y_LOW", REG_MMIO, 0x35c, &mmMCIF_BUF_1_ADDR_Y_LOW[0], sizeof(mmMCIF_BUF_1_ADDR_Y_LOW)/sizeof(mmMCIF_BUF_1_ADDR_Y_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_1_ADDR_UP", REG_MMIO, 0x35d, &mmMCIF_BUF_1_ADDR_UP[0], sizeof(mmMCIF_BUF_1_ADDR_UP)/sizeof(mmMCIF_BUF_1_ADDR_UP[0]), 0, 0 },
	{ "mmMCIF_BUF_1_ADDR_C_LOW", REG_MMIO, 0x35e, &mmMCIF_BUF_1_ADDR_C_LOW[0], sizeof(mmMCIF_BUF_1_ADDR_C_LOW)/sizeof(mmMCIF_BUF_1_ADDR_C_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_1_STATUS", REG_MMIO, 0x35f, &mmMCIF_BUF_1_STATUS[0], sizeof(mmMCIF_BUF_1_STATUS)/sizeof(mmMCIF_BUF_1_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x36, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_G", REG_SMC, 0x36, &ixDP_AUX3_DEBUG_G[0], sizeof(ixDP_AUX3_DEBUG_G)/sizeof(ixDP_AUX3_DEBUG_G[0]), 0, 0 },
	{ "mmMCIF_BUF_2_ADDR_Y_LOW", REG_MMIO, 0x360, &mmMCIF_BUF_2_ADDR_Y_LOW[0], sizeof(mmMCIF_BUF_2_ADDR_Y_LOW)/sizeof(mmMCIF_BUF_2_ADDR_Y_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_2_ADDR_UP", REG_MMIO, 0x361, &mmMCIF_BUF_2_ADDR_UP[0], sizeof(mmMCIF_BUF_2_ADDR_UP)/sizeof(mmMCIF_BUF_2_ADDR_UP[0]), 0, 0 },
	{ "mmMCIF_BUF_2_ADDR_C_LOW", REG_MMIO, 0x362, &mmMCIF_BUF_2_ADDR_C_LOW[0], sizeof(mmMCIF_BUF_2_ADDR_C_LOW)/sizeof(mmMCIF_BUF_2_ADDR_C_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_2_STATUS", REG_MMIO, 0x363, &mmMCIF_BUF_2_STATUS[0], sizeof(mmMCIF_BUF_2_STATUS)/sizeof(mmMCIF_BUF_2_STATUS[0]), 0, 0 },
	{ "mmMCIF_BUF_3_ADDR_Y_LOW", REG_MMIO, 0x364, &mmMCIF_BUF_3_ADDR_Y_LOW[0], sizeof(mmMCIF_BUF_3_ADDR_Y_LOW)/sizeof(mmMCIF_BUF_3_ADDR_Y_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_3_ADDR_UP", REG_MMIO, 0x365, &mmMCIF_BUF_3_ADDR_UP[0], sizeof(mmMCIF_BUF_3_ADDR_UP)/sizeof(mmMCIF_BUF_3_ADDR_UP[0]), 0, 0 },
	{ "mmMCIF_BUF_3_ADDR_C_LOW", REG_MMIO, 0x366, &mmMCIF_BUF_3_ADDR_C_LOW[0], sizeof(mmMCIF_BUF_3_ADDR_C_LOW)/sizeof(mmMCIF_BUF_3_ADDR_C_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_3_STATUS", REG_MMIO, 0x367, &mmMCIF_BUF_3_STATUS[0], sizeof(mmMCIF_BUF_3_STATUS)/sizeof(mmMCIF_BUF_3_STATUS[0]), 0, 0 },
	{ "mmMCIF_BUF_4_ADDR_Y_LOW", REG_MMIO, 0x368, &mmMCIF_BUF_4_ADDR_Y_LOW[0], sizeof(mmMCIF_BUF_4_ADDR_Y_LOW)/sizeof(mmMCIF_BUF_4_ADDR_Y_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_4_ADDR_UP", REG_MMIO, 0x369, &mmMCIF_BUF_4_ADDR_UP[0], sizeof(mmMCIF_BUF_4_ADDR_UP)/sizeof(mmMCIF_BUF_4_ADDR_UP[0]), 0, 0 },
	{ "mmMCIF_BUF_4_ADDR_C_LOW", REG_MMIO, 0x36a, &mmMCIF_BUF_4_ADDR_C_LOW[0], sizeof(mmMCIF_BUF_4_ADDR_C_LOW)/sizeof(mmMCIF_BUF_4_ADDR_C_LOW[0]), 0, 0 },
	{ "mmMCIF_BUF_4_STATUS", REG_MMIO, 0x36b, &mmMCIF_BUF_4_STATUS[0], sizeof(mmMCIF_BUF_4_STATUS)/sizeof(mmMCIF_BUF_4_STATUS[0]), 0, 0 },
	{ "mmMCIF_SI_ARBITRATION_CONTROL", REG_MMIO, 0x36c, &mmMCIF_SI_ARBITRATION_CONTROL[0], sizeof(mmMCIF_SI_ARBITRATION_CONTROL)/sizeof(mmMCIF_SI_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmMCIF_URGENCY_WATERMARK", REG_MMIO, 0x36d, &mmMCIF_URGENCY_WATERMARK[0], sizeof(mmMCIF_URGENCY_WATERMARK)/sizeof(mmMCIF_URGENCY_WATERMARK[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x37, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_H", REG_SMC, 0x37, &ixDP_AUX3_DEBUG_H[0], sizeof(ixDP_AUX3_DEBUG_H)/sizeof(ixDP_AUX3_DEBUG_H[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY", REG_SMC, 0x3702, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x3707, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x3708, &ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x3709, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x371c, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x371d, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x371e, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x371f, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION", REG_SMC, 0x3770, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x3771, &ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO", REG_SMC, 0x3772, &ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA", REG_SMC, 0x3776, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR", REG_SMC, 0x3776, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE", REG_SMC, 0x3777, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE", REG_SMC, 0x3778, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE", REG_SMC, 0x3779, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE", REG_SMC, 0x377a, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC", REG_SMC, 0x377b, &ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_HBR", REG_SMC, 0x377c, &ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX", REG_SMC, 0x3780, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA", REG_SMC, 0x3781, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x3785, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x3786, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x3787, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x3788, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x3789, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x378a, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x378b, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x378c, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x378d, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x378e, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x378f, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x3790, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x3791, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x3792, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x3793, &ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x3797, &ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x38, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_I", REG_SMC, 0x38, &ixDP_AUX3_DEBUG_I[0], sizeof(ixDP_AUX3_DEBUG_I)/sizeof(ixDP_AUX3_DEBUG_I[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_J", REG_SMC, 0x39, &ixDP_AUX3_DEBUG_J[0], sizeof(ixDP_AUX3_DEBUG_J)/sizeof(ixDP_AUX3_DEBUG_J[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x3a, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_K", REG_SMC, 0x3a, &ixDP_AUX3_DEBUG_K[0], sizeof(ixDP_AUX3_DEBUG_K)/sizeof(ixDP_AUX3_DEBUG_K[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x3b, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_L", REG_SMC, 0x3b, &ixDP_AUX3_DEBUG_L[0], sizeof(ixDP_AUX3_DEBUG_L)/sizeof(ixDP_AUX3_DEBUG_L[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x3c, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_M", REG_SMC, 0x3c, &ixDP_AUX3_DEBUG_M[0], sizeof(ixDP_AUX3_DEBUG_M)/sizeof(ixDP_AUX3_DEBUG_M[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x3d, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_N", REG_SMC, 0x3d, &ixDP_AUX3_DEBUG_N[0], sizeof(ixDP_AUX3_DEBUG_N)/sizeof(ixDP_AUX3_DEBUG_N[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x3e, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_O", REG_SMC, 0x3e, &ixDP_AUX3_DEBUG_O[0], sizeof(ixDP_AUX3_DEBUG_O)/sizeof(ixDP_AUX3_DEBUG_O[0]), 0, 0 },
	{ "mmXDMA_MC_PCIE_CLIENT_CONFIG", REG_MMIO, 0x3e0, &mmXDMA_MC_PCIE_CLIENT_CONFIG[0], sizeof(mmXDMA_MC_PCIE_CLIENT_CONFIG)/sizeof(mmXDMA_MC_PCIE_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmXDMA_LOCAL_SURFACE_TILING1", REG_MMIO, 0x3e1, &mmXDMA_LOCAL_SURFACE_TILING1[0], sizeof(mmXDMA_LOCAL_SURFACE_TILING1)/sizeof(mmXDMA_LOCAL_SURFACE_TILING1[0]), 0, 0 },
	{ "mmXDMA_LOCAL_SURFACE_TILING2", REG_MMIO, 0x3e2, &mmXDMA_LOCAL_SURFACE_TILING2[0], sizeof(mmXDMA_LOCAL_SURFACE_TILING2)/sizeof(mmXDMA_LOCAL_SURFACE_TILING2[0]), 0, 0 },
	{ "mmXDMA_INTERRUPT", REG_MMIO, 0x3e3, &mmXDMA_INTERRUPT[0], sizeof(mmXDMA_INTERRUPT)/sizeof(mmXDMA_INTERRUPT[0]), 0, 0 },
	{ "mmXDMA_CLOCK_GATING_CNTL", REG_MMIO, 0x3e4, &mmXDMA_CLOCK_GATING_CNTL[0], sizeof(mmXDMA_CLOCK_GATING_CNTL)/sizeof(mmXDMA_CLOCK_GATING_CNTL[0]), 0, 0 },
	{ "mmXDMA_MEM_POWER_CNTL", REG_MMIO, 0x3e6, &mmXDMA_MEM_POWER_CNTL[0], sizeof(mmXDMA_MEM_POWER_CNTL)/sizeof(mmXDMA_MEM_POWER_CNTL[0]), 0, 0 },
	{ "mmXDMA_IF_BIF_STATUS", REG_MMIO, 0x3e7, &mmXDMA_IF_BIF_STATUS[0], sizeof(mmXDMA_IF_BIF_STATUS)/sizeof(mmXDMA_IF_BIF_STATUS[0]), 0, 0 },
	{ "mmXDMA_PERF_MEAS_STATUS", REG_MMIO, 0x3e8, &mmXDMA_PERF_MEAS_STATUS[0], sizeof(mmXDMA_PERF_MEAS_STATUS)/sizeof(mmXDMA_PERF_MEAS_STATUS[0]), 0, 0 },
	{ "mmXDMA_IF_STATUS", REG_MMIO, 0x3e9, &mmXDMA_IF_STATUS[0], sizeof(mmXDMA_IF_STATUS)/sizeof(mmXDMA_IF_STATUS[0]), 0, 0 },
	{ "mmXDMA_TEST_DEBUG_INDEX", REG_MMIO, 0x3ea, &mmXDMA_TEST_DEBUG_INDEX[0], sizeof(mmXDMA_TEST_DEBUG_INDEX)/sizeof(mmXDMA_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmXDMA_TEST_DEBUG_DATA", REG_MMIO, 0x3eb, &mmXDMA_TEST_DEBUG_DATA[0], sizeof(mmXDMA_TEST_DEBUG_DATA)/sizeof(mmXDMA_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x3f, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_P", REG_SMC, 0x3f, &ixDP_AUX3_DEBUG_P[0], sizeof(ixDP_AUX3_DEBUG_P)/sizeof(ixDP_AUX3_DEBUG_P[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x3f09, &ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x3f0c, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH", REG_SMC, 0x3f0e, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0]), 0, 0 },
	{ "mmXDMA_RBBMIF_RDWR_CNTL", REG_MMIO, 0x3f8, &mmXDMA_RBBMIF_RDWR_CNTL[0], sizeof(mmXDMA_RBBMIF_RDWR_CNTL)/sizeof(mmXDMA_RBBMIF_RDWR_CNTL[0]), 0, 0 },
	{ "mmXDMA_PG_CONTROL", REG_MMIO, 0x3f9, &mmXDMA_PG_CONTROL[0], sizeof(mmXDMA_PG_CONTROL)/sizeof(mmXDMA_PG_CONTROL[0]), 0, 0 },
	{ "mmXDMA_PG_WDATA", REG_MMIO, 0x3fa, &mmXDMA_PG_WDATA[0], sizeof(mmXDMA_PG_WDATA)/sizeof(mmXDMA_PG_WDATA[0]), 0, 0 },
	{ "mmXDMA_PG_STATUS", REG_MMIO, 0x3fb, &mmXDMA_PG_STATUS[0], sizeof(mmXDMA_PG_STATUS)/sizeof(mmXDMA_PG_STATUS[0]), 0, 0 },
	{ "mmXDMA_AON_TEST_DEBUG_INDEX", REG_MMIO, 0x3fc, &mmXDMA_AON_TEST_DEBUG_INDEX[0], sizeof(mmXDMA_AON_TEST_DEBUG_INDEX)/sizeof(mmXDMA_AON_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmXDMA_AON_TEST_DEBUG_DATA", REG_MMIO, 0x3fd, &mmXDMA_AON_TEST_DEBUG_DATA[0], sizeof(mmXDMA_AON_TEST_DEBUG_DATA)/sizeof(mmXDMA_AON_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x4, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1", REG_SMC, 0x4, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0]), 0, 0 },
	{ "ixAZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x4, &ixAZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL4", REG_SMC, 0x4, &ixAZALIA_CRC0_CHANNEL4[0], sizeof(ixAZALIA_CRC0_CHANNEL4)/sizeof(ixAZALIA_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR3", REG_SMC, 0x4, &ixAUDIO_DESCRIPTOR3[0], sizeof(ixAUDIO_DESCRIPTOR3)/sizeof(ixAUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "mmGLOBAL_STATUS", REG_MMIO, 0x4, &mmGLOBAL_STATUS[0], sizeof(mmGLOBAL_STATUS)/sizeof(mmGLOBAL_STATUS[0]), 0, 0 },
	{ "ixDCIO_DEBUG4", REG_SMC, 0x4, &ixDCIO_DEBUG4[0], sizeof(ixDCIO_DEBUG4)/sizeof(ixDCIO_DEBUG4[0]), 0, 0 },
	{ "ixATTR04", REG_SMC, 0x4, &ixATTR04[0], sizeof(ixATTR04)/sizeof(ixATTR04[0]), 0, 0 },
	{ "ixSEQ04", REG_SMC, 0x4, &ixSEQ04[0], sizeof(ixSEQ04)/sizeof(ixSEQ04[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x40, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_A", REG_SMC, 0x40, &ixDP_AUX4_DEBUG_A[0], sizeof(ixDP_AUX4_DEBUG_A)/sizeof(ixDP_AUX4_DEBUG_A[0]), 0, 0 },
	{ "mmDCP2_GRPH_ENABLE", REG_MMIO, 0x4000, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_CONTROL", REG_MMIO, 0x4001, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4002, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SWAP_CNTL", REG_MMIO, 0x4003, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4004, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4005, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PITCH", REG_MMIO, 0x4006, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4007, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4008, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4009, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x400a, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_X_START", REG_MMIO, 0x400b, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_Y_START", REG_MMIO, 0x400c, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_X_END", REG_MMIO, 0x400d, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_Y_END", REG_MMIO, 0x400e, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4010, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_UPDATE", REG_MMIO, 0x4011, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_FLIP_CONTROL", REG_MMIO, 0x4012, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4013, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_DFQ_CONTROL", REG_MMIO, 0x4014, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_DFQ_STATUS", REG_MMIO, 0x4015, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4016, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4017, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4018, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4019, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_PITCH", REG_MMIO, 0x401a, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x401b, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_ENABLE", REG_MMIO, 0x401c, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_CONTROL1", REG_MMIO, 0x401d, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_CONTROL2", REG_MMIO, 0x401e, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SWAP_CNTL", REG_MMIO, 0x401f, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4020, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_PITCH", REG_MMIO, 0x4021, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4022, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4023, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4024, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_START", REG_MMIO, 0x4025, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_END", REG_MMIO, 0x4026, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_UPDATE", REG_MMIO, 0x4027, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4028, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_DFQ_CONTROL", REG_MMIO, 0x4029, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_DFQ_STATUS", REG_MMIO, 0x402a, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x402b, NULL, 0, 0, 0 },
	{ "mmDCP2_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x402c, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x402d, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x402e, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x402f, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4030, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4031, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4032, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4033, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4034, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_CONTROL", REG_MMIO, 0x4035, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C11_C12", REG_MMIO, 0x4036, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C13_C14", REG_MMIO, 0x4037, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C21_C22", REG_MMIO, 0x4038, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C23_C24", REG_MMIO, 0x4039, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C31_C32", REG_MMIO, 0x403a, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C33_C34", REG_MMIO, 0x403b, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_CONTROL", REG_MMIO, 0x403c, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C11_C12", REG_MMIO, 0x403d, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C13_C14", REG_MMIO, 0x403e, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C21_C22", REG_MMIO, 0x403f, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4040, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4041, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4042, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4043, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4044, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4045, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4046, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4047, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4048, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4049, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x404a, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x404b, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x404c, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x404d, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x404e, NULL, 0, 0, 0 },
	{ "mmDCP2_DENORM_CONTROL", REG_MMIO, 0x4050, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_ROUND_CONTROL", REG_MMIO, 0x4051, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4052, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_CONTROL", REG_MMIO, 0x4053, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_ALPHA", REG_MMIO, 0x4054, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_RED", REG_MMIO, 0x4055, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_GREEN", REG_MMIO, 0x4056, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_BLUE", REG_MMIO, 0x4057, NULL, 0, 0, 0 },
	{ "mmDCP2_DEGAMMA_CONTROL", REG_MMIO, 0x4058, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4059, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C11_C12", REG_MMIO, 0x405a, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C13_C14", REG_MMIO, 0x405b, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C21_C22", REG_MMIO, 0x405c, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C23_C24", REG_MMIO, 0x405d, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C31_C32", REG_MMIO, 0x405e, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C33_C34", REG_MMIO, 0x405f, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4060, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_RANDOM_SEEDS", REG_MMIO, 0x4061, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4065, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_CONTROL", REG_MMIO, 0x4066, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4067, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SIZE", REG_MMIO, 0x4068, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4069, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_POSITION", REG_MMIO, 0x406a, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_HOT_SPOT", REG_MMIO, 0x406b, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_COLOR1", REG_MMIO, 0x406c, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_COLOR2", REG_MMIO, 0x406d, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_UPDATE", REG_MMIO, 0x406e, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_CONTROL", REG_MMIO, 0x406f, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_SURFACE_ADDRESS", REG_MMIO, 0x4070, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_SIZE", REG_MMIO, 0x4071, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4072, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_POSITION", REG_MMIO, 0x4073, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_HOT_SPOT", REG_MMIO, 0x4074, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_COLOR1", REG_MMIO, 0x4075, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_COLOR2", REG_MMIO, 0x4076, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_UPDATE", REG_MMIO, 0x4077, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_RW_MODE", REG_MMIO, 0x4078, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_RW_INDEX", REG_MMIO, 0x4079, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_SEQ_COLOR", REG_MMIO, 0x407a, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_PWL_DATA", REG_MMIO, 0x407b, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_30_COLOR", REG_MMIO, 0x407c, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x407d, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x407e, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_AUTOFILL", REG_MMIO, 0x407f, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_CONTROL", REG_MMIO, 0x4080, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4081, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4082, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4083, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4084, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4085, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4086, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_CONTROL", REG_MMIO, 0x4087, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_MASK", REG_MMIO, 0x4088, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_CURRENT", REG_MMIO, 0x4089, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_LAST", REG_MMIO, 0x408b, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG", REG_MMIO, 0x408d, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x408e, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_GSL_CONTROL", REG_MMIO, 0x4090, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4091, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4092, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4093, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4094, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4095, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4096, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4097, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG2", REG_MMIO, 0x4098, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4099, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_STEREO_CONTROL", REG_MMIO, 0x409a, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR2_STEREO_CONTROL", REG_MMIO, 0x409b, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x409c, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x409d, NULL, 0, 0, 0 },
	{ "mmDCP2_HW_ROTATION", REG_MMIO, 0x409e, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x409f, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CONTROL", REG_MMIO, 0x40a0, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_INDEX", REG_MMIO, 0x40a1, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_DATA", REG_MMIO, 0x40a2, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x40a3, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x40a4, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x40a5, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x40a6, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x40a7, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x40a8, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x40a9, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x40aa, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x40ab, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x40ac, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x40ad, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x40ae, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x40af, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x40b0, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x40b1, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x40b2, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x40b3, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x40b4, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x40b5, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x40b6, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x40b7, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x40b8, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x40b9, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x40ba, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x40bb, NULL, 0, 0, 0 },
	{ "mmDCP2_ALPHA_CONTROL", REG_MMIO, 0x40bc, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x40bd, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x40be, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x40bf, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DATA_FORMAT", REG_MMIO, 0x40c0, NULL, 0, 0, 0 },
	{ "mmLB2_LB_MEMORY_CTRL", REG_MMIO, 0x40c1, NULL, 0, 0, 0 },
	{ "mmLB2_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x40c2, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DESKTOP_HEIGHT", REG_MMIO, 0x40c3, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE_START_END", REG_MMIO, 0x40c4, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE2_START_END", REG_MMIO, 0x40c5, NULL, 0, 0, 0 },
	{ "mmLB2_LB_V_COUNTER", REG_MMIO, 0x40c6, NULL, 0, 0, 0 },
	{ "mmLB2_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x40c7, NULL, 0, 0, 0 },
	{ "mmLB2_LB_INTERRUPT_MASK", REG_MMIO, 0x40c8, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE_STATUS", REG_MMIO, 0x40c9, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE2_STATUS", REG_MMIO, 0x40ca, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VBLANK_STATUS", REG_MMIO, 0x40cb, NULL, 0, 0, 0 },
	{ "mmLB2_LB_SYNC_RESET_SEL", REG_MMIO, 0x40cc, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x40cd, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x40ce, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x40cf, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x40d0, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x40d1, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x40d2, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x40d3, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x40d4, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x40d5, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x40d6, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x40d7, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x40d8, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x40d9, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_STATUS", REG_MMIO, 0x40da, NULL, 0, 0, 0 },
	{ "mmLB2_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x40dc, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_MODE", REG_MMIO, 0x40e0, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x40e1, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x40e2, NULL, 0, 0, 0 },
	{ "mmLB2_DC_MVP_LB_CONTROL", REG_MMIO, 0x40e3, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG", REG_MMIO, 0x40e4, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG2", REG_MMIO, 0x40e5, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG3", REG_MMIO, 0x40e6, NULL, 0, 0, 0 },
	{ "mmLB2_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x40fe, NULL, 0, 0, 0 },
	{ "mmLB2_LB_TEST_DEBUG_DATA", REG_MMIO, 0x40ff, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x41, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_B", REG_SMC, 0x41, &ixDP_AUX4_DEBUG_B[0], sizeof(ixDP_AUX4_DEBUG_B)/sizeof(ixDP_AUX4_DEBUG_B[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_CNTL", REG_MMIO, 0x4124, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_STATE", REG_MMIO, 0x4125, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4126, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL", REG_MMIO, 0x4127, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_LOW", REG_MMIO, 0x4128, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_HI", REG_MMIO, 0x4129, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_LOW", REG_MMIO, 0x412a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x412b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x412c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4130, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4131, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4132, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4133, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4134, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4135, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4136, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4137, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4138, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4139, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_REPEATER_PROGRAM", REG_MMIO, 0x413a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_HW_DEBUG_A", REG_MMIO, 0x413b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_HW_DEBUG_B", REG_MMIO, 0x413c, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4140, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4141, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE", REG_MMIO, 0x4142, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TAP_CONTROL", REG_MMIO, 0x4143, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_CONTROL", REG_MMIO, 0x4144, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_BYPASS_CONTROL", REG_MMIO, 0x4145, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4146, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4147, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4148, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4149, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x414a, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x414b, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x414c, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT", REG_MMIO, 0x414d, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x414e, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_ROUND_OFFSET", REG_MMIO, 0x414f, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_UPDATE", REG_MMIO, 0x4151, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4153, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_ALU_CONTROL", REG_MMIO, 0x4154, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4155, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_START", REG_MMIO, 0x415c, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_SIZE", REG_MMIO, 0x415d, NULL, 0, 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x415e, NULL, 0, 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x415f, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4160, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4161, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4162, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4163, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_DEBUG2", REG_MMIO, 0x4169, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_DEBUG", REG_MMIO, 0x416a, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x416b, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x416c, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_CONTROL", REG_MMIO, 0x416d, NULL, 0, 0, 0 },
	{ "mmBLND2_SM_CONTROL2", REG_MMIO, 0x416e, NULL, 0, 0, 0 },
	{ "mmBLND2_PTI_CONTROL", REG_MMIO, 0x416f, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_UPDATE", REG_MMIO, 0x4170, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4171, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4173, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_DEBUG", REG_MMIO, 0x4174, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4175, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4176, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4177, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4178, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4179, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_WINDOW", REG_MMIO, 0x417a, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_CONTROL", REG_MMIO, 0x417b, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x417c, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x417d, NULL, 0, 0, 0 },
	{ "mmCRTC2_DCFE_DBG_SEL", REG_MMIO, 0x417e, NULL, 0, 0, 0 },
	{ "mmCRTC2_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x417f, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_TOTAL", REG_MMIO, 0x4180, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_START_END", REG_MMIO, 0x4181, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A", REG_MMIO, 0x4182, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4183, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B", REG_MMIO, 0x4184, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4185, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VBI_END", REG_MMIO, 0x4186, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL", REG_MMIO, 0x4187, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4188, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4189, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x418a, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x418b, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x418c, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_BLANK_START_END", REG_MMIO, 0x418d, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A", REG_MMIO, 0x418e, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x418f, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B", REG_MMIO, 0x4190, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4191, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4192, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4193, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_CNTL", REG_MMIO, 0x4194, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4195, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_CNTL", REG_MMIO, 0x4196, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4197, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4198, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FLOW_CONTROL", REG_MMIO, 0x4199, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x419b, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CONTROL", REG_MMIO, 0x419c, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_CONTROL", REG_MMIO, 0x419d, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x419e, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_STATUS", REG_MMIO, 0x419f, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x41a0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x41a1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x41a2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS", REG_MMIO, 0x41a3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_POSITION", REG_MMIO, 0x41a4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x41a5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x41a6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x41a7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x41a8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_CONTROL", REG_MMIO, 0x41a9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_RESET", REG_MMIO, 0x41aa, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x41ab, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x41ac, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_STATUS", REG_MMIO, 0x41ad, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_CONTROL", REG_MMIO, 0x41ae, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x41af, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x41b0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x41b1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x41b2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_START_LINE_CONTROL", REG_MMIO, 0x41b3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x41b4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_UPDATE_LOCK", REG_MMIO, 0x41b5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x41b6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x41b7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x41ba, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x41bb, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x41bc, NULL, 0, 0, 0 },
	{ "mmCRTC2_MASTER_UPDATE_LOCK", REG_MMIO, 0x41bd, NULL, 0, 0, 0 },
	{ "mmCRTC2_MASTER_UPDATE_MODE", REG_MMIO, 0x41be, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x41bf, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x41c0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_STATUS", REG_MMIO, 0x41c1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_EN", REG_MMIO, 0x41c2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x41c3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x41c4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x41c6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x41c7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x41c8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x41c9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x41ca, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x41cb, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR", REG_MMIO, 0x41cc, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x41cd, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x41ce, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x41cf, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x41d0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x41d1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x41d2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x41d3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC_CNTL", REG_MMIO, 0x41d4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x41d5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x41d6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x41d7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x41d8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_DATA_RG", REG_MMIO, 0x41d9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_DATA_B", REG_MMIO, 0x41da, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x41db, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x41dc, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x41dd, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x41de, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_DATA_RG", REG_MMIO, 0x41df, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_DATA_B", REG_MMIO, 0x41e0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x41e1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x41e2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x41e3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x41e4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x41e5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x41e6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x41e7, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x41e8, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x41e9, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x41ea, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x41eb, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x41ec, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x41ed, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CONTROL", REG_MMIO, 0x41ee, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x41ef, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_FORCE_DATA_0_1", REG_MMIO, 0x41f0, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_FORCE_DATA_2_3", REG_MMIO, 0x41f1, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x41f2, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x41f3, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x41f4, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x41f5, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x41f6, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x41f7, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x41f8, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_CNTL", REG_MMIO, 0x41f9, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_CNTL", REG_MMIO, 0x41fa, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x41fb, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x41fc, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x41fd, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x41fe, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DEBUG_CNTL", REG_MMIO, 0x41ff, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x42, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_C", REG_SMC, 0x42, &ixDP_AUX4_DEBUG_C[0], sizeof(ixDP_AUX4_DEBUG_C)/sizeof(ixDP_AUX4_DEBUG_C[0]), 0, 0 },
	{ "mmDIG2_DIG_FE_CNTL", REG_MMIO, 0x4200, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4201, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4202, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_CLOCK_PATTERN", REG_MMIO, 0x4203, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_TEST_PATTERN", REG_MMIO, 0x4204, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4205, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4208, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4209, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FIFO_STATUS", REG_MMIO, 0x420a, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_CONTROL", REG_MMIO, 0x420c, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_STATUS", REG_MMIO, 0x420d, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x420e, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x420f, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4210, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4211, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4212, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4213, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4214, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GC", REG_MMIO, 0x4216, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4217, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_0", REG_MMIO, 0x4218, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_1", REG_MMIO, 0x4219, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_2", REG_MMIO, 0x421a, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_3", REG_MMIO, 0x421b, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_4", REG_MMIO, 0x421c, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_0", REG_MMIO, 0x421d, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_1", REG_MMIO, 0x421e, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_2", REG_MMIO, 0x421f, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_3", REG_MMIO, 0x4220, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO0", REG_MMIO, 0x4221, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO1", REG_MMIO, 0x4222, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO2", REG_MMIO, 0x4223, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO3", REG_MMIO, 0x4224, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO0", REG_MMIO, 0x4225, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO1", REG_MMIO, 0x4226, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_HDR", REG_MMIO, 0x4227, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_0", REG_MMIO, 0x4228, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_1", REG_MMIO, 0x4229, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_2", REG_MMIO, 0x422a, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_3", REG_MMIO, 0x422b, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_4", REG_MMIO, 0x422c, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_5", REG_MMIO, 0x422d, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_6", REG_MMIO, 0x422e, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_7", REG_MMIO, 0x422f, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4230, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_0", REG_MMIO, 0x4237, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_1", REG_MMIO, 0x4238, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_0", REG_MMIO, 0x4239, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_1", REG_MMIO, 0x423a, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_0", REG_MMIO, 0x423b, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_1", REG_MMIO, 0x423c, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_0", REG_MMIO, 0x423d, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_1", REG_MMIO, 0x423e, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO0", REG_MMIO, 0x423f, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO1", REG_MMIO, 0x4240, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_0", REG_MMIO, 0x4241, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_1", REG_MMIO, 0x4242, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4243, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4244, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4245, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4246, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4247, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_2", REG_MMIO, 0x4248, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4249, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_STATUS", REG_MMIO, 0x424a, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x424b, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x424c, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x424d, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x424f, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_BE_CNTL", REG_MMIO, 0x4250, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_BE_EN_CNTL", REG_MMIO, 0x4251, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4252, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CNTL", REG_MMIO, 0x427c, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CONTROL_CHAR", REG_MMIO, 0x427d, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x427e, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x427f, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4280, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4281, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_DEBUG", REG_MMIO, 0x4282, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL_BITS", REG_MMIO, 0x4283, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4284, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4286, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4287, NULL, 0, 0, 0 },
	{ "mmDIG2_LVDS_DATA_CNTL", REG_MMIO, 0x428c, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_LANE_ENABLE", REG_MMIO, 0x428d, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_CNTL", REG_MMIO, 0x42a0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING1", REG_MMIO, 0x42a1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING2", REG_MMIO, 0x42a2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING3", REG_MMIO, 0x42a3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING4", REG_MMIO, 0x42a4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N", REG_MMIO, 0x42a5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x42a6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M", REG_MMIO, 0x42a7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x42a8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_TIMESTAMP", REG_MMIO, 0x42a9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_PACKET_CNTL", REG_MMIO, 0x42aa, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_CNTL1", REG_MMIO, 0x42ab, NULL, 0, 0, 0 },
	{ "mmDP2_DP_LINK_CNTL", REG_MMIO, 0x42c0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_PIXEL_FORMAT", REG_MMIO, 0x42c1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_CONFIG", REG_MMIO, 0x42c2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_STREAM_CNTL", REG_MMIO, 0x42c3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_STEER_FIFO", REG_MMIO, 0x42c4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_MISC", REG_MMIO, 0x42c5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x42c6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x42c7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x42c8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_TIMING", REG_MMIO, 0x42c9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_N", REG_MMIO, 0x42ca, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_M", REG_MMIO, 0x42cb, NULL, 0, 0, 0 },
	{ "mmDP2_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x42cc, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_MSA_VBID", REG_MMIO, 0x42cd, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x42ce, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x42cf, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CNTL", REG_MMIO, 0x42d0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x42d1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM0", REG_MMIO, 0x42d2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x42d3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x42d4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x42d5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_EN", REG_MMIO, 0x42d6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_CNTL", REG_MMIO, 0x42d7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_RESULT", REG_MMIO, 0x42d8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_COLORIMETRY", REG_MMIO, 0x42da, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_MISC_CNTL", REG_MMIO, 0x42db, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM2", REG_MMIO, 0x42df, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM1", REG_MMIO, 0x42e0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_RATE_CNTL", REG_MMIO, 0x42e1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_RATE_UPDATE", REG_MMIO, 0x42e3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT0", REG_MMIO, 0x42e4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT1", REG_MMIO, 0x42e5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT2", REG_MMIO, 0x42e6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT_UPDATE", REG_MMIO, 0x42e7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_LINK_TIMING", REG_MMIO, 0x42e8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x42e9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x42ea, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x42eb, NULL, 0, 0, 0 },
	{ "mmDP2_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x42fc, NULL, 0, 0, 0 },
	{ "mmDP2_DP_TEST_DEBUG_DATA", REG_MMIO, 0x42fd, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_D", REG_SMC, 0x43, &ixDP_AUX4_DEBUG_D[0], sizeof(ixDP_AUX4_DEBUG_D)/sizeof(ixDP_AUX4_DEBUG_D[0]), 0, 0 },
	{ "mmDCP3_GRPH_ENABLE", REG_MMIO, 0x4300, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_CONTROL", REG_MMIO, 0x4301, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4302, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SWAP_CNTL", REG_MMIO, 0x4303, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4304, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4305, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PITCH", REG_MMIO, 0x4306, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4307, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4308, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4309, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x430a, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_X_START", REG_MMIO, 0x430b, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_Y_START", REG_MMIO, 0x430c, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_X_END", REG_MMIO, 0x430d, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_Y_END", REG_MMIO, 0x430e, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4310, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_UPDATE", REG_MMIO, 0x4311, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_FLIP_CONTROL", REG_MMIO, 0x4312, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4313, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_DFQ_CONTROL", REG_MMIO, 0x4314, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_DFQ_STATUS", REG_MMIO, 0x4315, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4316, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4317, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4318, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4319, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_PITCH", REG_MMIO, 0x431a, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x431b, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_ENABLE", REG_MMIO, 0x431c, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_CONTROL1", REG_MMIO, 0x431d, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_CONTROL2", REG_MMIO, 0x431e, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SWAP_CNTL", REG_MMIO, 0x431f, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4320, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_PITCH", REG_MMIO, 0x4321, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4322, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4323, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4324, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_START", REG_MMIO, 0x4325, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_END", REG_MMIO, 0x4326, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_UPDATE", REG_MMIO, 0x4327, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4328, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_DFQ_CONTROL", REG_MMIO, 0x4329, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_DFQ_STATUS", REG_MMIO, 0x432a, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x432b, NULL, 0, 0, 0 },
	{ "mmDCP3_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x432c, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x432d, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x432e, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x432f, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4330, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4331, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4332, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4333, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4334, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_CONTROL", REG_MMIO, 0x4335, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C11_C12", REG_MMIO, 0x4336, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C13_C14", REG_MMIO, 0x4337, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C21_C22", REG_MMIO, 0x4338, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C23_C24", REG_MMIO, 0x4339, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C31_C32", REG_MMIO, 0x433a, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C33_C34", REG_MMIO, 0x433b, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_CONTROL", REG_MMIO, 0x433c, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C11_C12", REG_MMIO, 0x433d, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C13_C14", REG_MMIO, 0x433e, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C21_C22", REG_MMIO, 0x433f, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4340, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4341, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4342, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4343, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4344, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4345, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4346, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4347, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4348, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4349, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x434a, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x434b, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x434c, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x434d, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x434e, NULL, 0, 0, 0 },
	{ "mmDCP3_DENORM_CONTROL", REG_MMIO, 0x4350, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_ROUND_CONTROL", REG_MMIO, 0x4351, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4352, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_CONTROL", REG_MMIO, 0x4353, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_ALPHA", REG_MMIO, 0x4354, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_RED", REG_MMIO, 0x4355, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_GREEN", REG_MMIO, 0x4356, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_BLUE", REG_MMIO, 0x4357, NULL, 0, 0, 0 },
	{ "mmDCP3_DEGAMMA_CONTROL", REG_MMIO, 0x4358, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4359, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C11_C12", REG_MMIO, 0x435a, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C13_C14", REG_MMIO, 0x435b, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C21_C22", REG_MMIO, 0x435c, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C23_C24", REG_MMIO, 0x435d, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C31_C32", REG_MMIO, 0x435e, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C33_C34", REG_MMIO, 0x435f, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4360, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_RANDOM_SEEDS", REG_MMIO, 0x4361, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4365, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_CONTROL", REG_MMIO, 0x4366, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4367, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SIZE", REG_MMIO, 0x4368, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4369, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_POSITION", REG_MMIO, 0x436a, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_HOT_SPOT", REG_MMIO, 0x436b, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_COLOR1", REG_MMIO, 0x436c, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_COLOR2", REG_MMIO, 0x436d, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_UPDATE", REG_MMIO, 0x436e, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_CONTROL", REG_MMIO, 0x436f, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_SURFACE_ADDRESS", REG_MMIO, 0x4370, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_SIZE", REG_MMIO, 0x4371, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4372, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_POSITION", REG_MMIO, 0x4373, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_HOT_SPOT", REG_MMIO, 0x4374, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_COLOR1", REG_MMIO, 0x4375, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_COLOR2", REG_MMIO, 0x4376, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_UPDATE", REG_MMIO, 0x4377, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_RW_MODE", REG_MMIO, 0x4378, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_RW_INDEX", REG_MMIO, 0x4379, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_SEQ_COLOR", REG_MMIO, 0x437a, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_PWL_DATA", REG_MMIO, 0x437b, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_30_COLOR", REG_MMIO, 0x437c, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x437d, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x437e, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_AUTOFILL", REG_MMIO, 0x437f, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_CONTROL", REG_MMIO, 0x4380, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4381, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4382, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4383, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4384, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4385, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4386, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_CONTROL", REG_MMIO, 0x4387, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_MASK", REG_MMIO, 0x4388, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_CURRENT", REG_MMIO, 0x4389, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_LAST", REG_MMIO, 0x438b, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG", REG_MMIO, 0x438d, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x438e, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_GSL_CONTROL", REG_MMIO, 0x4390, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4391, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4392, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4393, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4394, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4395, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4396, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4397, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG2", REG_MMIO, 0x4398, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4399, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_STEREO_CONTROL", REG_MMIO, 0x439a, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR2_STEREO_CONTROL", REG_MMIO, 0x439b, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x439c, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x439d, NULL, 0, 0, 0 },
	{ "mmDCP3_HW_ROTATION", REG_MMIO, 0x439e, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x439f, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CONTROL", REG_MMIO, 0x43a0, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_INDEX", REG_MMIO, 0x43a1, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_DATA", REG_MMIO, 0x43a2, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x43a3, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x43a4, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x43a5, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x43a6, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x43a7, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x43a8, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x43a9, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x43aa, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x43ab, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x43ac, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x43ad, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x43ae, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x43af, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x43b0, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x43b1, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x43b2, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x43b3, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x43b4, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x43b5, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x43b6, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x43b7, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x43b8, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x43b9, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x43ba, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x43bb, NULL, 0, 0, 0 },
	{ "mmDCP3_ALPHA_CONTROL", REG_MMIO, 0x43bc, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x43bd, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x43be, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x43bf, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DATA_FORMAT", REG_MMIO, 0x43c0, NULL, 0, 0, 0 },
	{ "mmLB3_LB_MEMORY_CTRL", REG_MMIO, 0x43c1, NULL, 0, 0, 0 },
	{ "mmLB3_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x43c2, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DESKTOP_HEIGHT", REG_MMIO, 0x43c3, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE_START_END", REG_MMIO, 0x43c4, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE2_START_END", REG_MMIO, 0x43c5, NULL, 0, 0, 0 },
	{ "mmLB3_LB_V_COUNTER", REG_MMIO, 0x43c6, NULL, 0, 0, 0 },
	{ "mmLB3_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x43c7, NULL, 0, 0, 0 },
	{ "mmLB3_LB_INTERRUPT_MASK", REG_MMIO, 0x43c8, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE_STATUS", REG_MMIO, 0x43c9, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE2_STATUS", REG_MMIO, 0x43ca, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VBLANK_STATUS", REG_MMIO, 0x43cb, NULL, 0, 0, 0 },
	{ "mmLB3_LB_SYNC_RESET_SEL", REG_MMIO, 0x43cc, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x43cd, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x43ce, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x43cf, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x43d0, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x43d1, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x43d2, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x43d3, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x43d4, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x43d5, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x43d6, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x43d7, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x43d8, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x43d9, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_STATUS", REG_MMIO, 0x43da, NULL, 0, 0, 0 },
	{ "mmLB3_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x43dc, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_MODE", REG_MMIO, 0x43e0, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x43e1, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x43e2, NULL, 0, 0, 0 },
	{ "mmLB3_DC_MVP_LB_CONTROL", REG_MMIO, 0x43e3, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG", REG_MMIO, 0x43e4, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG2", REG_MMIO, 0x43e5, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG3", REG_MMIO, 0x43e6, NULL, 0, 0, 0 },
	{ "mmLB3_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x43fe, NULL, 0, 0, 0 },
	{ "mmLB3_LB_TEST_DEBUG_DATA", REG_MMIO, 0x43ff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_E", REG_SMC, 0x44, &ixDP_AUX4_DEBUG_E[0], sizeof(ixDP_AUX4_DEBUG_E)/sizeof(ixDP_AUX4_DEBUG_E[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_CNTL", REG_MMIO, 0x4424, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_STATE", REG_MMIO, 0x4425, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4426, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL", REG_MMIO, 0x4427, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_LOW", REG_MMIO, 0x4428, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_HI", REG_MMIO, 0x4429, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_LOW", REG_MMIO, 0x442a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x442b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x442c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4430, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4431, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4432, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4433, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4434, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4435, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4436, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4437, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4438, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4439, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_REPEATER_PROGRAM", REG_MMIO, 0x443a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_HW_DEBUG_A", REG_MMIO, 0x443b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_HW_DEBUG_B", REG_MMIO, 0x443c, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4440, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4441, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE", REG_MMIO, 0x4442, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TAP_CONTROL", REG_MMIO, 0x4443, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_CONTROL", REG_MMIO, 0x4444, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_BYPASS_CONTROL", REG_MMIO, 0x4445, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4446, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4447, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4448, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4449, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x444a, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x444b, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x444c, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT", REG_MMIO, 0x444d, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x444e, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_ROUND_OFFSET", REG_MMIO, 0x444f, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_UPDATE", REG_MMIO, 0x4451, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4453, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_ALU_CONTROL", REG_MMIO, 0x4454, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4455, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_START", REG_MMIO, 0x445c, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_SIZE", REG_MMIO, 0x445d, NULL, 0, 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x445e, NULL, 0, 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x445f, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4460, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4461, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4462, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4463, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_DEBUG2", REG_MMIO, 0x4469, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_DEBUG", REG_MMIO, 0x446a, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x446b, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x446c, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_CONTROL", REG_MMIO, 0x446d, NULL, 0, 0, 0 },
	{ "mmBLND3_SM_CONTROL2", REG_MMIO, 0x446e, NULL, 0, 0, 0 },
	{ "mmBLND3_PTI_CONTROL", REG_MMIO, 0x446f, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_UPDATE", REG_MMIO, 0x4470, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4471, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4473, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_DEBUG", REG_MMIO, 0x4474, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4475, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4476, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4477, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4478, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4479, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_WINDOW", REG_MMIO, 0x447a, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_CONTROL", REG_MMIO, 0x447b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x447c, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x447d, NULL, 0, 0, 0 },
	{ "mmCRTC3_DCFE_DBG_SEL", REG_MMIO, 0x447e, NULL, 0, 0, 0 },
	{ "mmCRTC3_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x447f, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_TOTAL", REG_MMIO, 0x4480, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_START_END", REG_MMIO, 0x4481, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A", REG_MMIO, 0x4482, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4483, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B", REG_MMIO, 0x4484, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4485, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VBI_END", REG_MMIO, 0x4486, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL", REG_MMIO, 0x4487, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4488, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4489, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x448a, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x448b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x448c, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_BLANK_START_END", REG_MMIO, 0x448d, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A", REG_MMIO, 0x448e, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x448f, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B", REG_MMIO, 0x4490, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4491, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4492, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4493, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_CNTL", REG_MMIO, 0x4494, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4495, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_CNTL", REG_MMIO, 0x4496, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4497, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4498, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FLOW_CONTROL", REG_MMIO, 0x4499, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x449b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CONTROL", REG_MMIO, 0x449c, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_CONTROL", REG_MMIO, 0x449d, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x449e, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_STATUS", REG_MMIO, 0x449f, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x44a0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x44a1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x44a2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS", REG_MMIO, 0x44a3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_POSITION", REG_MMIO, 0x44a4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x44a5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x44a6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x44a7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x44a8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_CONTROL", REG_MMIO, 0x44a9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_RESET", REG_MMIO, 0x44aa, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x44ab, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x44ac, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_STATUS", REG_MMIO, 0x44ad, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_CONTROL", REG_MMIO, 0x44ae, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x44af, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x44b0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x44b1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x44b2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_START_LINE_CONTROL", REG_MMIO, 0x44b3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x44b4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_UPDATE_LOCK", REG_MMIO, 0x44b5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x44b6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x44b7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x44ba, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x44bb, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x44bc, NULL, 0, 0, 0 },
	{ "mmCRTC3_MASTER_UPDATE_LOCK", REG_MMIO, 0x44bd, NULL, 0, 0, 0 },
	{ "mmCRTC3_MASTER_UPDATE_MODE", REG_MMIO, 0x44be, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x44bf, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x44c0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_STATUS", REG_MMIO, 0x44c1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_EN", REG_MMIO, 0x44c2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x44c3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x44c4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x44c6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x44c7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x44c8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x44c9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x44ca, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x44cb, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR", REG_MMIO, 0x44cc, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x44cd, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x44ce, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x44cf, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x44d0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x44d1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x44d2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x44d3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC_CNTL", REG_MMIO, 0x44d4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x44d5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x44d6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x44d7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x44d8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_DATA_RG", REG_MMIO, 0x44d9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_DATA_B", REG_MMIO, 0x44da, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x44db, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x44dc, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x44dd, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x44de, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_DATA_RG", REG_MMIO, 0x44df, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_DATA_B", REG_MMIO, 0x44e0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x44e1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x44e2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x44e3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x44e4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x44e5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x44e6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x44e7, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x44e8, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x44e9, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x44ea, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x44eb, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x44ec, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x44ed, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CONTROL", REG_MMIO, 0x44ee, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x44ef, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_FORCE_DATA_0_1", REG_MMIO, 0x44f0, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_FORCE_DATA_2_3", REG_MMIO, 0x44f1, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x44f2, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x44f3, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x44f4, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x44f5, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x44f6, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x44f7, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x44f8, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_CNTL", REG_MMIO, 0x44f9, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_CNTL", REG_MMIO, 0x44fa, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x44fb, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x44fc, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x44fd, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x44fe, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DEBUG_CNTL", REG_MMIO, 0x44ff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_F", REG_SMC, 0x45, &ixDP_AUX4_DEBUG_F[0], sizeof(ixDP_AUX4_DEBUG_F)/sizeof(ixDP_AUX4_DEBUG_F[0]), 0, 0 },
	{ "mmDIG3_DIG_FE_CNTL", REG_MMIO, 0x4500, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4501, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4502, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_CLOCK_PATTERN", REG_MMIO, 0x4503, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_TEST_PATTERN", REG_MMIO, 0x4504, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4505, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4508, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4509, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FIFO_STATUS", REG_MMIO, 0x450a, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_CONTROL", REG_MMIO, 0x450c, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_STATUS", REG_MMIO, 0x450d, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x450e, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x450f, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4510, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4511, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4512, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4513, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4514, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GC", REG_MMIO, 0x4516, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4517, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_0", REG_MMIO, 0x4518, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_1", REG_MMIO, 0x4519, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_2", REG_MMIO, 0x451a, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_3", REG_MMIO, 0x451b, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_4", REG_MMIO, 0x451c, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_0", REG_MMIO, 0x451d, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_1", REG_MMIO, 0x451e, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_2", REG_MMIO, 0x451f, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_3", REG_MMIO, 0x4520, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO0", REG_MMIO, 0x4521, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO1", REG_MMIO, 0x4522, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO2", REG_MMIO, 0x4523, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO3", REG_MMIO, 0x4524, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO0", REG_MMIO, 0x4525, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO1", REG_MMIO, 0x4526, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_HDR", REG_MMIO, 0x4527, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_0", REG_MMIO, 0x4528, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_1", REG_MMIO, 0x4529, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_2", REG_MMIO, 0x452a, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_3", REG_MMIO, 0x452b, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_4", REG_MMIO, 0x452c, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_5", REG_MMIO, 0x452d, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_6", REG_MMIO, 0x452e, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_7", REG_MMIO, 0x452f, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4530, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_0", REG_MMIO, 0x4537, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_1", REG_MMIO, 0x4538, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_0", REG_MMIO, 0x4539, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_1", REG_MMIO, 0x453a, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_0", REG_MMIO, 0x453b, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_1", REG_MMIO, 0x453c, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_0", REG_MMIO, 0x453d, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_1", REG_MMIO, 0x453e, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO0", REG_MMIO, 0x453f, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO1", REG_MMIO, 0x4540, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_0", REG_MMIO, 0x4541, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_1", REG_MMIO, 0x4542, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4543, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4544, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4545, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4546, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4547, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_2", REG_MMIO, 0x4548, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4549, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_STATUS", REG_MMIO, 0x454a, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x454b, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x454c, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x454d, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x454f, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_BE_CNTL", REG_MMIO, 0x4550, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_BE_EN_CNTL", REG_MMIO, 0x4551, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4552, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CNTL", REG_MMIO, 0x457c, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CONTROL_CHAR", REG_MMIO, 0x457d, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x457e, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x457f, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4580, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4581, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_DEBUG", REG_MMIO, 0x4582, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL_BITS", REG_MMIO, 0x4583, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4584, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4586, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4587, NULL, 0, 0, 0 },
	{ "mmDIG3_LVDS_DATA_CNTL", REG_MMIO, 0x458c, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_LANE_ENABLE", REG_MMIO, 0x458d, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_CNTL", REG_MMIO, 0x45a0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING1", REG_MMIO, 0x45a1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING2", REG_MMIO, 0x45a2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING3", REG_MMIO, 0x45a3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING4", REG_MMIO, 0x45a4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N", REG_MMIO, 0x45a5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x45a6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M", REG_MMIO, 0x45a7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x45a8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_TIMESTAMP", REG_MMIO, 0x45a9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_PACKET_CNTL", REG_MMIO, 0x45aa, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_CNTL1", REG_MMIO, 0x45ab, NULL, 0, 0, 0 },
	{ "mmDP3_DP_LINK_CNTL", REG_MMIO, 0x45c0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_PIXEL_FORMAT", REG_MMIO, 0x45c1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_CONFIG", REG_MMIO, 0x45c2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_STREAM_CNTL", REG_MMIO, 0x45c3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_STEER_FIFO", REG_MMIO, 0x45c4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_MISC", REG_MMIO, 0x45c5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x45c6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x45c7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x45c8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_TIMING", REG_MMIO, 0x45c9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_N", REG_MMIO, 0x45ca, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_M", REG_MMIO, 0x45cb, NULL, 0, 0, 0 },
	{ "mmDP3_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x45cc, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_MSA_VBID", REG_MMIO, 0x45cd, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x45ce, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x45cf, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CNTL", REG_MMIO, 0x45d0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x45d1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM0", REG_MMIO, 0x45d2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x45d3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x45d4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x45d5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_EN", REG_MMIO, 0x45d6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_CNTL", REG_MMIO, 0x45d7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_RESULT", REG_MMIO, 0x45d8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_COLORIMETRY", REG_MMIO, 0x45da, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_MISC_CNTL", REG_MMIO, 0x45db, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM2", REG_MMIO, 0x45df, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM1", REG_MMIO, 0x45e0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_RATE_CNTL", REG_MMIO, 0x45e1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_RATE_UPDATE", REG_MMIO, 0x45e3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT0", REG_MMIO, 0x45e4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT1", REG_MMIO, 0x45e5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT2", REG_MMIO, 0x45e6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT_UPDATE", REG_MMIO, 0x45e7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_LINK_TIMING", REG_MMIO, 0x45e8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x45e9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x45ea, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x45eb, NULL, 0, 0, 0 },
	{ "mmDP3_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x45fc, NULL, 0, 0, 0 },
	{ "mmDP3_DP_TEST_DEBUG_DATA", REG_MMIO, 0x45fd, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_G", REG_SMC, 0x46, &ixDP_AUX4_DEBUG_G[0], sizeof(ixDP_AUX4_DEBUG_G)/sizeof(ixDP_AUX4_DEBUG_G[0]), 0, 0 },
	{ "mmDCP4_GRPH_ENABLE", REG_MMIO, 0x4600, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_CONTROL", REG_MMIO, 0x4601, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4602, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SWAP_CNTL", REG_MMIO, 0x4603, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4604, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4605, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PITCH", REG_MMIO, 0x4606, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4607, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4608, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4609, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x460a, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_X_START", REG_MMIO, 0x460b, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_Y_START", REG_MMIO, 0x460c, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_X_END", REG_MMIO, 0x460d, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_Y_END", REG_MMIO, 0x460e, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4610, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_UPDATE", REG_MMIO, 0x4611, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_FLIP_CONTROL", REG_MMIO, 0x4612, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4613, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_DFQ_CONTROL", REG_MMIO, 0x4614, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_DFQ_STATUS", REG_MMIO, 0x4615, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4616, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4617, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4618, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4619, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_PITCH", REG_MMIO, 0x461a, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x461b, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_ENABLE", REG_MMIO, 0x461c, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_CONTROL1", REG_MMIO, 0x461d, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_CONTROL2", REG_MMIO, 0x461e, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SWAP_CNTL", REG_MMIO, 0x461f, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4620, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_PITCH", REG_MMIO, 0x4621, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4622, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4623, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4624, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_START", REG_MMIO, 0x4625, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_END", REG_MMIO, 0x4626, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_UPDATE", REG_MMIO, 0x4627, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4628, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_DFQ_CONTROL", REG_MMIO, 0x4629, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_DFQ_STATUS", REG_MMIO, 0x462a, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x462b, NULL, 0, 0, 0 },
	{ "mmDCP4_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x462c, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x462d, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x462e, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x462f, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4630, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4631, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4632, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4633, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4634, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_CONTROL", REG_MMIO, 0x4635, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C11_C12", REG_MMIO, 0x4636, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C13_C14", REG_MMIO, 0x4637, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C21_C22", REG_MMIO, 0x4638, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C23_C24", REG_MMIO, 0x4639, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C31_C32", REG_MMIO, 0x463a, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C33_C34", REG_MMIO, 0x463b, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_CONTROL", REG_MMIO, 0x463c, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C11_C12", REG_MMIO, 0x463d, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C13_C14", REG_MMIO, 0x463e, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C21_C22", REG_MMIO, 0x463f, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4640, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4641, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4642, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4643, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4644, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4645, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4646, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4647, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4648, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4649, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x464a, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x464b, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x464c, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x464d, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x464e, NULL, 0, 0, 0 },
	{ "mmDCP4_DENORM_CONTROL", REG_MMIO, 0x4650, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_ROUND_CONTROL", REG_MMIO, 0x4651, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4652, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_CONTROL", REG_MMIO, 0x4653, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_ALPHA", REG_MMIO, 0x4654, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_RED", REG_MMIO, 0x4655, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_GREEN", REG_MMIO, 0x4656, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_BLUE", REG_MMIO, 0x4657, NULL, 0, 0, 0 },
	{ "mmDCP4_DEGAMMA_CONTROL", REG_MMIO, 0x4658, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4659, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C11_C12", REG_MMIO, 0x465a, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C13_C14", REG_MMIO, 0x465b, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C21_C22", REG_MMIO, 0x465c, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C23_C24", REG_MMIO, 0x465d, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C31_C32", REG_MMIO, 0x465e, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C33_C34", REG_MMIO, 0x465f, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4660, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_RANDOM_SEEDS", REG_MMIO, 0x4661, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4665, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_CONTROL", REG_MMIO, 0x4666, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4667, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SIZE", REG_MMIO, 0x4668, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4669, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_POSITION", REG_MMIO, 0x466a, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_HOT_SPOT", REG_MMIO, 0x466b, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_COLOR1", REG_MMIO, 0x466c, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_COLOR2", REG_MMIO, 0x466d, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_UPDATE", REG_MMIO, 0x466e, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_CONTROL", REG_MMIO, 0x466f, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_SURFACE_ADDRESS", REG_MMIO, 0x4670, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_SIZE", REG_MMIO, 0x4671, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4672, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_POSITION", REG_MMIO, 0x4673, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_HOT_SPOT", REG_MMIO, 0x4674, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_COLOR1", REG_MMIO, 0x4675, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_COLOR2", REG_MMIO, 0x4676, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_UPDATE", REG_MMIO, 0x4677, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_RW_MODE", REG_MMIO, 0x4678, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_RW_INDEX", REG_MMIO, 0x4679, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_SEQ_COLOR", REG_MMIO, 0x467a, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_PWL_DATA", REG_MMIO, 0x467b, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_30_COLOR", REG_MMIO, 0x467c, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x467d, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x467e, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_AUTOFILL", REG_MMIO, 0x467f, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_CONTROL", REG_MMIO, 0x4680, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4681, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4682, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4683, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4684, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4685, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4686, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_CONTROL", REG_MMIO, 0x4687, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_MASK", REG_MMIO, 0x4688, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_CURRENT", REG_MMIO, 0x4689, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_LAST", REG_MMIO, 0x468b, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG", REG_MMIO, 0x468d, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x468e, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_GSL_CONTROL", REG_MMIO, 0x4690, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4691, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4692, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4693, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4694, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4695, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4696, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4697, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG2", REG_MMIO, 0x4698, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4699, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_STEREO_CONTROL", REG_MMIO, 0x469a, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR2_STEREO_CONTROL", REG_MMIO, 0x469b, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x469c, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x469d, NULL, 0, 0, 0 },
	{ "mmDCP4_HW_ROTATION", REG_MMIO, 0x469e, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x469f, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CONTROL", REG_MMIO, 0x46a0, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_INDEX", REG_MMIO, 0x46a1, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_DATA", REG_MMIO, 0x46a2, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x46a3, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x46a4, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x46a5, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x46a6, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x46a7, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x46a8, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x46a9, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x46aa, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x46ab, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x46ac, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x46ad, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x46ae, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x46af, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x46b0, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x46b1, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x46b2, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x46b3, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x46b4, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x46b5, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x46b6, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x46b7, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x46b8, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x46b9, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x46ba, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x46bb, NULL, 0, 0, 0 },
	{ "mmDCP4_ALPHA_CONTROL", REG_MMIO, 0x46bc, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x46bd, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x46be, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x46bf, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DATA_FORMAT", REG_MMIO, 0x46c0, NULL, 0, 0, 0 },
	{ "mmLB4_LB_MEMORY_CTRL", REG_MMIO, 0x46c1, NULL, 0, 0, 0 },
	{ "mmLB4_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x46c2, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DESKTOP_HEIGHT", REG_MMIO, 0x46c3, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE_START_END", REG_MMIO, 0x46c4, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE2_START_END", REG_MMIO, 0x46c5, NULL, 0, 0, 0 },
	{ "mmLB4_LB_V_COUNTER", REG_MMIO, 0x46c6, NULL, 0, 0, 0 },
	{ "mmLB4_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x46c7, NULL, 0, 0, 0 },
	{ "mmLB4_LB_INTERRUPT_MASK", REG_MMIO, 0x46c8, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE_STATUS", REG_MMIO, 0x46c9, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE2_STATUS", REG_MMIO, 0x46ca, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VBLANK_STATUS", REG_MMIO, 0x46cb, NULL, 0, 0, 0 },
	{ "mmLB4_LB_SYNC_RESET_SEL", REG_MMIO, 0x46cc, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x46cd, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x46ce, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x46cf, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x46d0, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x46d1, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x46d2, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x46d3, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x46d4, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x46d5, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x46d6, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x46d7, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x46d8, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x46d9, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_STATUS", REG_MMIO, 0x46da, NULL, 0, 0, 0 },
	{ "mmLB4_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x46dc, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_MODE", REG_MMIO, 0x46e0, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x46e1, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x46e2, NULL, 0, 0, 0 },
	{ "mmLB4_DC_MVP_LB_CONTROL", REG_MMIO, 0x46e3, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG", REG_MMIO, 0x46e4, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG2", REG_MMIO, 0x46e5, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG3", REG_MMIO, 0x46e6, NULL, 0, 0, 0 },
	{ "mmLB4_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x46fe, NULL, 0, 0, 0 },
	{ "mmLB4_LB_TEST_DEBUG_DATA", REG_MMIO, 0x46ff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_H", REG_SMC, 0x47, &ixDP_AUX4_DEBUG_H[0], sizeof(ixDP_AUX4_DEBUG_H)/sizeof(ixDP_AUX4_DEBUG_H[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_CNTL", REG_MMIO, 0x4724, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_STATE", REG_MMIO, 0x4725, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4726, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL", REG_MMIO, 0x4727, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_LOW", REG_MMIO, 0x4728, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_HI", REG_MMIO, 0x4729, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_LOW", REG_MMIO, 0x472a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x472b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x472c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4730, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4731, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4732, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4733, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4734, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4735, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4736, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4737, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4738, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4739, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_REPEATER_PROGRAM", REG_MMIO, 0x473a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_HW_DEBUG_A", REG_MMIO, 0x473b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_HW_DEBUG_B", REG_MMIO, 0x473c, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4740, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4741, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE", REG_MMIO, 0x4742, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TAP_CONTROL", REG_MMIO, 0x4743, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_CONTROL", REG_MMIO, 0x4744, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_BYPASS_CONTROL", REG_MMIO, 0x4745, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4746, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4747, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4748, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4749, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x474a, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x474b, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x474c, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT", REG_MMIO, 0x474d, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x474e, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_ROUND_OFFSET", REG_MMIO, 0x474f, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_UPDATE", REG_MMIO, 0x4751, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4753, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_ALU_CONTROL", REG_MMIO, 0x4754, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4755, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_START", REG_MMIO, 0x475c, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_SIZE", REG_MMIO, 0x475d, NULL, 0, 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x475e, NULL, 0, 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x475f, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4760, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4761, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4762, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4763, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_DEBUG2", REG_MMIO, 0x4769, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_DEBUG", REG_MMIO, 0x476a, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x476b, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x476c, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_CONTROL", REG_MMIO, 0x476d, NULL, 0, 0, 0 },
	{ "mmBLND4_SM_CONTROL2", REG_MMIO, 0x476e, NULL, 0, 0, 0 },
	{ "mmBLND4_PTI_CONTROL", REG_MMIO, 0x476f, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_UPDATE", REG_MMIO, 0x4770, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4771, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4773, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_DEBUG", REG_MMIO, 0x4774, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4775, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4776, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4777, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4778, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4779, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_WINDOW", REG_MMIO, 0x477a, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_CONTROL", REG_MMIO, 0x477b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x477c, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x477d, NULL, 0, 0, 0 },
	{ "mmCRTC4_DCFE_DBG_SEL", REG_MMIO, 0x477e, NULL, 0, 0, 0 },
	{ "mmCRTC4_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x477f, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_TOTAL", REG_MMIO, 0x4780, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_START_END", REG_MMIO, 0x4781, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A", REG_MMIO, 0x4782, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4783, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B", REG_MMIO, 0x4784, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4785, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VBI_END", REG_MMIO, 0x4786, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL", REG_MMIO, 0x4787, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4788, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4789, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x478a, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x478b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x478c, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_BLANK_START_END", REG_MMIO, 0x478d, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A", REG_MMIO, 0x478e, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x478f, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B", REG_MMIO, 0x4790, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4791, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4792, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4793, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_CNTL", REG_MMIO, 0x4794, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4795, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_CNTL", REG_MMIO, 0x4796, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4797, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4798, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FLOW_CONTROL", REG_MMIO, 0x4799, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x479b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CONTROL", REG_MMIO, 0x479c, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_CONTROL", REG_MMIO, 0x479d, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x479e, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_STATUS", REG_MMIO, 0x479f, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x47a0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x47a1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x47a2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS", REG_MMIO, 0x47a3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_POSITION", REG_MMIO, 0x47a4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x47a5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x47a6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x47a7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x47a8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_CONTROL", REG_MMIO, 0x47a9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_RESET", REG_MMIO, 0x47aa, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x47ab, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x47ac, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_STATUS", REG_MMIO, 0x47ad, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_CONTROL", REG_MMIO, 0x47ae, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x47af, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x47b0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x47b1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x47b2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_START_LINE_CONTROL", REG_MMIO, 0x47b3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x47b4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_UPDATE_LOCK", REG_MMIO, 0x47b5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x47b6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x47b7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x47ba, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x47bb, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x47bc, NULL, 0, 0, 0 },
	{ "mmCRTC4_MASTER_UPDATE_LOCK", REG_MMIO, 0x47bd, NULL, 0, 0, 0 },
	{ "mmCRTC4_MASTER_UPDATE_MODE", REG_MMIO, 0x47be, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x47bf, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x47c0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_STATUS", REG_MMIO, 0x47c1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_EN", REG_MMIO, 0x47c2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x47c3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x47c4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x47c6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x47c7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x47c8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x47c9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x47ca, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x47cb, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR", REG_MMIO, 0x47cc, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x47cd, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x47ce, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x47cf, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x47d0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x47d1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x47d2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x47d3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC_CNTL", REG_MMIO, 0x47d4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x47d5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x47d6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x47d7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x47d8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_DATA_RG", REG_MMIO, 0x47d9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_DATA_B", REG_MMIO, 0x47da, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x47db, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x47dc, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x47dd, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x47de, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_DATA_RG", REG_MMIO, 0x47df, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_DATA_B", REG_MMIO, 0x47e0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x47e1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x47e2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x47e3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x47e4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x47e5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x47e6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x47e7, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x47e8, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x47e9, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x47ea, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x47eb, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x47ec, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x47ed, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CONTROL", REG_MMIO, 0x47ee, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x47ef, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_FORCE_DATA_0_1", REG_MMIO, 0x47f0, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_FORCE_DATA_2_3", REG_MMIO, 0x47f1, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x47f2, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x47f3, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x47f4, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x47f5, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x47f6, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x47f7, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x47f8, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_CNTL", REG_MMIO, 0x47f9, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_CNTL", REG_MMIO, 0x47fa, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x47fb, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x47fc, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x47fd, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x47fe, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DEBUG_CNTL", REG_MMIO, 0x47ff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_I", REG_SMC, 0x48, &ixDP_AUX4_DEBUG_I[0], sizeof(ixDP_AUX4_DEBUG_I)/sizeof(ixDP_AUX4_DEBUG_I[0]), 0, 0 },
	{ "mmDIG4_DIG_FE_CNTL", REG_MMIO, 0x4800, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4801, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4802, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_CLOCK_PATTERN", REG_MMIO, 0x4803, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_TEST_PATTERN", REG_MMIO, 0x4804, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4805, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4808, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4809, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FIFO_STATUS", REG_MMIO, 0x480a, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_CONTROL", REG_MMIO, 0x480c, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_STATUS", REG_MMIO, 0x480d, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x480e, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x480f, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4810, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4811, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4812, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4813, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4814, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GC", REG_MMIO, 0x4816, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4817, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_0", REG_MMIO, 0x4818, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_1", REG_MMIO, 0x4819, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_2", REG_MMIO, 0x481a, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_3", REG_MMIO, 0x481b, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_4", REG_MMIO, 0x481c, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_0", REG_MMIO, 0x481d, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_1", REG_MMIO, 0x481e, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_2", REG_MMIO, 0x481f, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_3", REG_MMIO, 0x4820, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO0", REG_MMIO, 0x4821, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO1", REG_MMIO, 0x4822, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO2", REG_MMIO, 0x4823, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO3", REG_MMIO, 0x4824, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO0", REG_MMIO, 0x4825, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO1", REG_MMIO, 0x4826, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_HDR", REG_MMIO, 0x4827, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_0", REG_MMIO, 0x4828, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_1", REG_MMIO, 0x4829, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_2", REG_MMIO, 0x482a, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_3", REG_MMIO, 0x482b, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_4", REG_MMIO, 0x482c, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_5", REG_MMIO, 0x482d, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_6", REG_MMIO, 0x482e, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_7", REG_MMIO, 0x482f, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4830, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_0", REG_MMIO, 0x4837, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_1", REG_MMIO, 0x4838, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_0", REG_MMIO, 0x4839, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_1", REG_MMIO, 0x483a, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_0", REG_MMIO, 0x483b, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_1", REG_MMIO, 0x483c, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_0", REG_MMIO, 0x483d, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_1", REG_MMIO, 0x483e, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO0", REG_MMIO, 0x483f, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO1", REG_MMIO, 0x4840, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_0", REG_MMIO, 0x4841, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_1", REG_MMIO, 0x4842, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4843, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4844, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4845, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4846, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4847, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_2", REG_MMIO, 0x4848, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4849, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_STATUS", REG_MMIO, 0x484a, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x484b, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x484c, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x484d, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x484f, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_BE_CNTL", REG_MMIO, 0x4850, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_BE_EN_CNTL", REG_MMIO, 0x4851, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4852, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CNTL", REG_MMIO, 0x487c, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CONTROL_CHAR", REG_MMIO, 0x487d, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x487e, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x487f, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4880, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4881, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_DEBUG", REG_MMIO, 0x4882, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL_BITS", REG_MMIO, 0x4883, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4884, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4886, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4887, NULL, 0, 0, 0 },
	{ "mmDIG4_LVDS_DATA_CNTL", REG_MMIO, 0x488c, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_LANE_ENABLE", REG_MMIO, 0x488d, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_CNTL", REG_MMIO, 0x48a0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING1", REG_MMIO, 0x48a1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING2", REG_MMIO, 0x48a2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING3", REG_MMIO, 0x48a3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING4", REG_MMIO, 0x48a4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N", REG_MMIO, 0x48a5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x48a6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M", REG_MMIO, 0x48a7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x48a8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_TIMESTAMP", REG_MMIO, 0x48a9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_PACKET_CNTL", REG_MMIO, 0x48aa, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_CNTL1", REG_MMIO, 0x48ab, NULL, 0, 0, 0 },
	{ "mmDP4_DP_LINK_CNTL", REG_MMIO, 0x48c0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_PIXEL_FORMAT", REG_MMIO, 0x48c1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_CONFIG", REG_MMIO, 0x48c2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_STREAM_CNTL", REG_MMIO, 0x48c3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_STEER_FIFO", REG_MMIO, 0x48c4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_MISC", REG_MMIO, 0x48c5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x48c6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x48c7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x48c8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_TIMING", REG_MMIO, 0x48c9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_N", REG_MMIO, 0x48ca, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_M", REG_MMIO, 0x48cb, NULL, 0, 0, 0 },
	{ "mmDP4_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x48cc, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_MSA_VBID", REG_MMIO, 0x48cd, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x48ce, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x48cf, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CNTL", REG_MMIO, 0x48d0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x48d1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM0", REG_MMIO, 0x48d2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x48d3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x48d4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x48d5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_EN", REG_MMIO, 0x48d6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_CNTL", REG_MMIO, 0x48d7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_RESULT", REG_MMIO, 0x48d8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_COLORIMETRY", REG_MMIO, 0x48da, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_MISC_CNTL", REG_MMIO, 0x48db, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM2", REG_MMIO, 0x48df, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM1", REG_MMIO, 0x48e0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_RATE_CNTL", REG_MMIO, 0x48e1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_RATE_UPDATE", REG_MMIO, 0x48e3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT0", REG_MMIO, 0x48e4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT1", REG_MMIO, 0x48e5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT2", REG_MMIO, 0x48e6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT_UPDATE", REG_MMIO, 0x48e7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_LINK_TIMING", REG_MMIO, 0x48e8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x48e9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x48ea, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x48eb, NULL, 0, 0, 0 },
	{ "mmDP4_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x48fc, NULL, 0, 0, 0 },
	{ "mmDP4_DP_TEST_DEBUG_DATA", REG_MMIO, 0x48fd, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_J", REG_SMC, 0x49, &ixDP_AUX4_DEBUG_J[0], sizeof(ixDP_AUX4_DEBUG_J)/sizeof(ixDP_AUX4_DEBUG_J[0]), 0, 0 },
	{ "mmDCP5_GRPH_ENABLE", REG_MMIO, 0x4900, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_CONTROL", REG_MMIO, 0x4901, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4902, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SWAP_CNTL", REG_MMIO, 0x4903, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4904, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4905, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PITCH", REG_MMIO, 0x4906, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4907, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4908, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4909, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x490a, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_X_START", REG_MMIO, 0x490b, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_Y_START", REG_MMIO, 0x490c, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_X_END", REG_MMIO, 0x490d, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_Y_END", REG_MMIO, 0x490e, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4910, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_UPDATE", REG_MMIO, 0x4911, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_FLIP_CONTROL", REG_MMIO, 0x4912, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4913, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_DFQ_CONTROL", REG_MMIO, 0x4914, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_DFQ_STATUS", REG_MMIO, 0x4915, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4916, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4917, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4918, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4919, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_PITCH", REG_MMIO, 0x491a, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x491b, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_ENABLE", REG_MMIO, 0x491c, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_CONTROL1", REG_MMIO, 0x491d, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_CONTROL2", REG_MMIO, 0x491e, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SWAP_CNTL", REG_MMIO, 0x491f, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4920, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_PITCH", REG_MMIO, 0x4921, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4922, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4923, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4924, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_START", REG_MMIO, 0x4925, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_END", REG_MMIO, 0x4926, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_UPDATE", REG_MMIO, 0x4927, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4928, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_DFQ_CONTROL", REG_MMIO, 0x4929, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_DFQ_STATUS", REG_MMIO, 0x492a, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x492b, NULL, 0, 0, 0 },
	{ "mmDCP5_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x492c, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x492d, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x492e, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x492f, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4930, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4931, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4932, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4933, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4934, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_CONTROL", REG_MMIO, 0x4935, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C11_C12", REG_MMIO, 0x4936, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C13_C14", REG_MMIO, 0x4937, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C21_C22", REG_MMIO, 0x4938, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C23_C24", REG_MMIO, 0x4939, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C31_C32", REG_MMIO, 0x493a, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C33_C34", REG_MMIO, 0x493b, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_CONTROL", REG_MMIO, 0x493c, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C11_C12", REG_MMIO, 0x493d, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C13_C14", REG_MMIO, 0x493e, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C21_C22", REG_MMIO, 0x493f, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4940, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4941, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4942, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4943, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4944, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4945, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4946, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4947, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4948, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4949, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x494a, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x494b, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x494c, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x494d, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x494e, NULL, 0, 0, 0 },
	{ "mmDCP5_DENORM_CONTROL", REG_MMIO, 0x4950, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_ROUND_CONTROL", REG_MMIO, 0x4951, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4952, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_CONTROL", REG_MMIO, 0x4953, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_ALPHA", REG_MMIO, 0x4954, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_RED", REG_MMIO, 0x4955, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_GREEN", REG_MMIO, 0x4956, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_BLUE", REG_MMIO, 0x4957, NULL, 0, 0, 0 },
	{ "mmDCP5_DEGAMMA_CONTROL", REG_MMIO, 0x4958, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4959, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C11_C12", REG_MMIO, 0x495a, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C13_C14", REG_MMIO, 0x495b, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C21_C22", REG_MMIO, 0x495c, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C23_C24", REG_MMIO, 0x495d, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C31_C32", REG_MMIO, 0x495e, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C33_C34", REG_MMIO, 0x495f, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4960, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_RANDOM_SEEDS", REG_MMIO, 0x4961, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4965, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_CONTROL", REG_MMIO, 0x4966, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4967, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SIZE", REG_MMIO, 0x4968, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4969, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_POSITION", REG_MMIO, 0x496a, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_HOT_SPOT", REG_MMIO, 0x496b, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_COLOR1", REG_MMIO, 0x496c, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_COLOR2", REG_MMIO, 0x496d, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_UPDATE", REG_MMIO, 0x496e, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_CONTROL", REG_MMIO, 0x496f, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_SURFACE_ADDRESS", REG_MMIO, 0x4970, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_SIZE", REG_MMIO, 0x4971, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4972, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_POSITION", REG_MMIO, 0x4973, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_HOT_SPOT", REG_MMIO, 0x4974, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_COLOR1", REG_MMIO, 0x4975, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_COLOR2", REG_MMIO, 0x4976, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_UPDATE", REG_MMIO, 0x4977, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_RW_MODE", REG_MMIO, 0x4978, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_RW_INDEX", REG_MMIO, 0x4979, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_SEQ_COLOR", REG_MMIO, 0x497a, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_PWL_DATA", REG_MMIO, 0x497b, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_30_COLOR", REG_MMIO, 0x497c, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x497d, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x497e, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_AUTOFILL", REG_MMIO, 0x497f, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_CONTROL", REG_MMIO, 0x4980, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4981, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4982, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4983, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4984, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4985, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4986, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_CONTROL", REG_MMIO, 0x4987, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_MASK", REG_MMIO, 0x4988, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_CURRENT", REG_MMIO, 0x4989, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_LAST", REG_MMIO, 0x498b, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG", REG_MMIO, 0x498d, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x498e, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_GSL_CONTROL", REG_MMIO, 0x4990, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4991, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4992, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4993, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4994, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4995, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4996, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4997, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG2", REG_MMIO, 0x4998, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4999, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_STEREO_CONTROL", REG_MMIO, 0x499a, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR2_STEREO_CONTROL", REG_MMIO, 0x499b, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x499c, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x499d, NULL, 0, 0, 0 },
	{ "mmDCP5_HW_ROTATION", REG_MMIO, 0x499e, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x499f, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CONTROL", REG_MMIO, 0x49a0, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_INDEX", REG_MMIO, 0x49a1, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_DATA", REG_MMIO, 0x49a2, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x49a3, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x49a4, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x49a5, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x49a6, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x49a7, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x49a8, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x49a9, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x49aa, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x49ab, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x49ac, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x49ad, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x49ae, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x49af, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x49b0, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x49b1, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x49b2, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x49b3, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x49b4, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x49b5, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x49b6, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x49b7, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x49b8, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x49b9, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x49ba, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x49bb, NULL, 0, 0, 0 },
	{ "mmDCP5_ALPHA_CONTROL", REG_MMIO, 0x49bc, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x49bd, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x49be, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x49bf, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DATA_FORMAT", REG_MMIO, 0x49c0, NULL, 0, 0, 0 },
	{ "mmLB5_LB_MEMORY_CTRL", REG_MMIO, 0x49c1, NULL, 0, 0, 0 },
	{ "mmLB5_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x49c2, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DESKTOP_HEIGHT", REG_MMIO, 0x49c3, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE_START_END", REG_MMIO, 0x49c4, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE2_START_END", REG_MMIO, 0x49c5, NULL, 0, 0, 0 },
	{ "mmLB5_LB_V_COUNTER", REG_MMIO, 0x49c6, NULL, 0, 0, 0 },
	{ "mmLB5_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x49c7, NULL, 0, 0, 0 },
	{ "mmLB5_LB_INTERRUPT_MASK", REG_MMIO, 0x49c8, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE_STATUS", REG_MMIO, 0x49c9, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE2_STATUS", REG_MMIO, 0x49ca, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VBLANK_STATUS", REG_MMIO, 0x49cb, NULL, 0, 0, 0 },
	{ "mmLB5_LB_SYNC_RESET_SEL", REG_MMIO, 0x49cc, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x49cd, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x49ce, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x49cf, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x49d0, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x49d1, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x49d2, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x49d3, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x49d4, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x49d5, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x49d6, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x49d7, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x49d8, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x49d9, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_STATUS", REG_MMIO, 0x49da, NULL, 0, 0, 0 },
	{ "mmLB5_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x49dc, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_MODE", REG_MMIO, 0x49e0, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x49e1, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x49e2, NULL, 0, 0, 0 },
	{ "mmLB5_DC_MVP_LB_CONTROL", REG_MMIO, 0x49e3, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG", REG_MMIO, 0x49e4, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG2", REG_MMIO, 0x49e5, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG3", REG_MMIO, 0x49e6, NULL, 0, 0, 0 },
	{ "mmLB5_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x49fe, NULL, 0, 0, 0 },
	{ "mmLB5_LB_TEST_DEBUG_DATA", REG_MMIO, 0x49ff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_K", REG_SMC, 0x4a, &ixDP_AUX4_DEBUG_K[0], sizeof(ixDP_AUX4_DEBUG_K)/sizeof(ixDP_AUX4_DEBUG_K[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_CNTL", REG_MMIO, 0x4a24, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_STATE", REG_MMIO, 0x4a25, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4a26, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL", REG_MMIO, 0x4a27, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_LOW", REG_MMIO, 0x4a28, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_HI", REG_MMIO, 0x4a29, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_LOW", REG_MMIO, 0x4a2a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x4a2b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x4a2c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4a30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4a31, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4a32, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4a33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4a34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4a35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4a36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4a37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4a38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4a39, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_REPEATER_PROGRAM", REG_MMIO, 0x4a3a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_HW_DEBUG_A", REG_MMIO, 0x4a3b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_HW_DEBUG_B", REG_MMIO, 0x4a3c, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4a40, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4a41, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE", REG_MMIO, 0x4a42, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TAP_CONTROL", REG_MMIO, 0x4a43, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_CONTROL", REG_MMIO, 0x4a44, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_BYPASS_CONTROL", REG_MMIO, 0x4a45, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4a46, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4a47, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4a48, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4a49, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x4a4a, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x4a4b, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x4a4c, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT", REG_MMIO, 0x4a4d, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x4a4e, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_ROUND_OFFSET", REG_MMIO, 0x4a4f, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_UPDATE", REG_MMIO, 0x4a51, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4a53, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_ALU_CONTROL", REG_MMIO, 0x4a54, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4a55, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_START", REG_MMIO, 0x4a5c, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_SIZE", REG_MMIO, 0x4a5d, NULL, 0, 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x4a5e, NULL, 0, 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x4a5f, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4a60, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4a61, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4a62, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4a63, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_DEBUG2", REG_MMIO, 0x4a69, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_DEBUG", REG_MMIO, 0x4a6a, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x4a6b, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x4a6c, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_CONTROL", REG_MMIO, 0x4a6d, NULL, 0, 0, 0 },
	{ "mmBLND5_SM_CONTROL2", REG_MMIO, 0x4a6e, NULL, 0, 0, 0 },
	{ "mmBLND5_PTI_CONTROL", REG_MMIO, 0x4a6f, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_UPDATE", REG_MMIO, 0x4a70, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4a71, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4a73, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_DEBUG", REG_MMIO, 0x4a74, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4a75, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4a76, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4a77, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4a78, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4a79, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_WINDOW", REG_MMIO, 0x4a7a, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_CONTROL", REG_MMIO, 0x4a7b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x4a7c, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x4a7d, NULL, 0, 0, 0 },
	{ "mmCRTC5_DCFE_DBG_SEL", REG_MMIO, 0x4a7e, NULL, 0, 0, 0 },
	{ "mmCRTC5_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x4a7f, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_TOTAL", REG_MMIO, 0x4a80, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_START_END", REG_MMIO, 0x4a81, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A", REG_MMIO, 0x4a82, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4a83, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B", REG_MMIO, 0x4a84, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4a85, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VBI_END", REG_MMIO, 0x4a86, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL", REG_MMIO, 0x4a87, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4a88, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4a89, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x4a8a, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x4a8b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x4a8c, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_BLANK_START_END", REG_MMIO, 0x4a8d, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A", REG_MMIO, 0x4a8e, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x4a8f, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B", REG_MMIO, 0x4a90, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4a91, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4a92, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4a93, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_CNTL", REG_MMIO, 0x4a94, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4a95, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_CNTL", REG_MMIO, 0x4a96, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4a97, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4a98, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FLOW_CONTROL", REG_MMIO, 0x4a99, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x4a9b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CONTROL", REG_MMIO, 0x4a9c, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_CONTROL", REG_MMIO, 0x4a9d, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x4a9e, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_STATUS", REG_MMIO, 0x4a9f, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x4aa0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x4aa1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x4aa2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS", REG_MMIO, 0x4aa3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_POSITION", REG_MMIO, 0x4aa4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x4aa5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x4aa6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x4aa7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x4aa8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_CONTROL", REG_MMIO, 0x4aa9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_RESET", REG_MMIO, 0x4aaa, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x4aab, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x4aac, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_STATUS", REG_MMIO, 0x4aad, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_CONTROL", REG_MMIO, 0x4aae, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x4aaf, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x4ab0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x4ab1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x4ab2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_START_LINE_CONTROL", REG_MMIO, 0x4ab3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x4ab4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_UPDATE_LOCK", REG_MMIO, 0x4ab5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x4ab6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x4ab7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x4aba, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x4abb, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x4abc, NULL, 0, 0, 0 },
	{ "mmCRTC5_MASTER_UPDATE_LOCK", REG_MMIO, 0x4abd, NULL, 0, 0, 0 },
	{ "mmCRTC5_MASTER_UPDATE_MODE", REG_MMIO, 0x4abe, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x4abf, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x4ac0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_STATUS", REG_MMIO, 0x4ac1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_EN", REG_MMIO, 0x4ac2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x4ac3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x4ac4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x4ac6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x4ac7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x4ac8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x4ac9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x4aca, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x4acb, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR", REG_MMIO, 0x4acc, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x4acd, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x4ace, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x4acf, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x4ad0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x4ad1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x4ad2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x4ad3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC_CNTL", REG_MMIO, 0x4ad4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x4ad5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x4ad6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x4ad7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x4ad8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_DATA_RG", REG_MMIO, 0x4ad9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_DATA_B", REG_MMIO, 0x4ada, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x4adb, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x4adc, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x4add, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x4ade, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_DATA_RG", REG_MMIO, 0x4adf, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_DATA_B", REG_MMIO, 0x4ae0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x4ae1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x4ae2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x4ae3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x4ae4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x4ae5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x4ae6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x4ae7, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x4ae8, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x4ae9, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x4aea, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x4aeb, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x4aec, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x4aed, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CONTROL", REG_MMIO, 0x4aee, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x4aef, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_FORCE_DATA_0_1", REG_MMIO, 0x4af0, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_FORCE_DATA_2_3", REG_MMIO, 0x4af1, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x4af2, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x4af3, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x4af4, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x4af5, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x4af6, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x4af7, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x4af8, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_CNTL", REG_MMIO, 0x4af9, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_CNTL", REG_MMIO, 0x4afa, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x4afb, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x4afc, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x4afd, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x4afe, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DEBUG_CNTL", REG_MMIO, 0x4aff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_L", REG_SMC, 0x4b, &ixDP_AUX4_DEBUG_L[0], sizeof(ixDP_AUX4_DEBUG_L)/sizeof(ixDP_AUX4_DEBUG_L[0]), 0, 0 },
	{ "mmDIG5_DIG_FE_CNTL", REG_MMIO, 0x4b00, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4b01, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4b02, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_CLOCK_PATTERN", REG_MMIO, 0x4b03, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_TEST_PATTERN", REG_MMIO, 0x4b04, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4b05, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4b08, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4b09, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FIFO_STATUS", REG_MMIO, 0x4b0a, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_CONTROL", REG_MMIO, 0x4b0c, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_STATUS", REG_MMIO, 0x4b0d, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4b0e, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4b0f, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4b10, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4b11, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4b12, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4b13, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4b14, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GC", REG_MMIO, 0x4b16, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4b17, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_0", REG_MMIO, 0x4b18, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_1", REG_MMIO, 0x4b19, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_2", REG_MMIO, 0x4b1a, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_3", REG_MMIO, 0x4b1b, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_4", REG_MMIO, 0x4b1c, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_0", REG_MMIO, 0x4b1d, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_1", REG_MMIO, 0x4b1e, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_2", REG_MMIO, 0x4b1f, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_3", REG_MMIO, 0x4b20, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO0", REG_MMIO, 0x4b21, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO1", REG_MMIO, 0x4b22, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO2", REG_MMIO, 0x4b23, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO3", REG_MMIO, 0x4b24, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO0", REG_MMIO, 0x4b25, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO1", REG_MMIO, 0x4b26, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_HDR", REG_MMIO, 0x4b27, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_0", REG_MMIO, 0x4b28, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_1", REG_MMIO, 0x4b29, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_2", REG_MMIO, 0x4b2a, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_3", REG_MMIO, 0x4b2b, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_4", REG_MMIO, 0x4b2c, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_5", REG_MMIO, 0x4b2d, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_6", REG_MMIO, 0x4b2e, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_7", REG_MMIO, 0x4b2f, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4b30, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_0", REG_MMIO, 0x4b37, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_1", REG_MMIO, 0x4b38, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_0", REG_MMIO, 0x4b39, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_1", REG_MMIO, 0x4b3a, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_0", REG_MMIO, 0x4b3b, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_1", REG_MMIO, 0x4b3c, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_0", REG_MMIO, 0x4b3d, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_1", REG_MMIO, 0x4b3e, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO0", REG_MMIO, 0x4b3f, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO1", REG_MMIO, 0x4b40, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_0", REG_MMIO, 0x4b41, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_1", REG_MMIO, 0x4b42, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4b43, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4b44, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4b45, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4b46, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4b47, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_2", REG_MMIO, 0x4b48, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4b49, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_STATUS", REG_MMIO, 0x4b4a, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4b4b, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4b4c, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4b4d, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4b4f, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_BE_CNTL", REG_MMIO, 0x4b50, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_BE_EN_CNTL", REG_MMIO, 0x4b51, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4b52, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CNTL", REG_MMIO, 0x4b7c, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CONTROL_CHAR", REG_MMIO, 0x4b7d, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4b7e, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4b7f, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4b80, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4b81, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_DEBUG", REG_MMIO, 0x4b82, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL_BITS", REG_MMIO, 0x4b83, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4b84, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4b86, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4b87, NULL, 0, 0, 0 },
	{ "mmDIG5_LVDS_DATA_CNTL", REG_MMIO, 0x4b8c, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_LANE_ENABLE", REG_MMIO, 0x4b8d, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_CNTL", REG_MMIO, 0x4ba0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING1", REG_MMIO, 0x4ba1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING2", REG_MMIO, 0x4ba2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING3", REG_MMIO, 0x4ba3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING4", REG_MMIO, 0x4ba4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N", REG_MMIO, 0x4ba5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4ba6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M", REG_MMIO, 0x4ba7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4ba8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_TIMESTAMP", REG_MMIO, 0x4ba9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4baa, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_CNTL1", REG_MMIO, 0x4bab, NULL, 0, 0, 0 },
	{ "mmDP5_DP_LINK_CNTL", REG_MMIO, 0x4bc0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_PIXEL_FORMAT", REG_MMIO, 0x4bc1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_CONFIG", REG_MMIO, 0x4bc2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_STREAM_CNTL", REG_MMIO, 0x4bc3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_STEER_FIFO", REG_MMIO, 0x4bc4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_MISC", REG_MMIO, 0x4bc5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4bc6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4bc7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4bc8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_TIMING", REG_MMIO, 0x4bc9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_N", REG_MMIO, 0x4bca, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_M", REG_MMIO, 0x4bcb, NULL, 0, 0, 0 },
	{ "mmDP5_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4bcc, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_MSA_VBID", REG_MMIO, 0x4bcd, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4bce, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4bcf, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CNTL", REG_MMIO, 0x4bd0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4bd1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM0", REG_MMIO, 0x4bd2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4bd3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4bd4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4bd5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_EN", REG_MMIO, 0x4bd6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4bd7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4bd8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_COLORIMETRY", REG_MMIO, 0x4bda, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_MISC_CNTL", REG_MMIO, 0x4bdb, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM2", REG_MMIO, 0x4bdf, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM1", REG_MMIO, 0x4be0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_RATE_CNTL", REG_MMIO, 0x4be1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4be3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT0", REG_MMIO, 0x4be4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT1", REG_MMIO, 0x4be5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT2", REG_MMIO, 0x4be6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4be7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_LINK_TIMING", REG_MMIO, 0x4be8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4be9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4bea, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4beb, NULL, 0, 0, 0 },
	{ "mmDP5_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4bfc, NULL, 0, 0, 0 },
	{ "mmDP5_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4bfd, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_M", REG_SMC, 0x4c, &ixDP_AUX4_DEBUG_M[0], sizeof(ixDP_AUX4_DEBUG_M)/sizeof(ixDP_AUX4_DEBUG_M[0]), 0, 0 },
	{ "mmSI_ENABLE", REG_MMIO, 0x4c00, &mmSI_ENABLE[0], sizeof(mmSI_ENABLE)/sizeof(mmSI_ENABLE[0]), 0, 0 },
	{ "mmSI_EC_CONFIG", REG_MMIO, 0x4c01, &mmSI_EC_CONFIG[0], sizeof(mmSI_EC_CONFIG)/sizeof(mmSI_EC_CONFIG[0]), 0, 0 },
	{ "mmCNV_MODE", REG_MMIO, 0x4c02, &mmCNV_MODE[0], sizeof(mmCNV_MODE)/sizeof(mmCNV_MODE[0]), 0, 0 },
	{ "mmCNV_WINDOW_START", REG_MMIO, 0x4c03, &mmCNV_WINDOW_START[0], sizeof(mmCNV_WINDOW_START)/sizeof(mmCNV_WINDOW_START[0]), 0, 0 },
	{ "mmCNV_WINDOW_SIZE", REG_MMIO, 0x4c04, &mmCNV_WINDOW_SIZE[0], sizeof(mmCNV_WINDOW_SIZE)/sizeof(mmCNV_WINDOW_SIZE[0]), 0, 0 },
	{ "mmCNV_UPDATE", REG_MMIO, 0x4c05, &mmCNV_UPDATE[0], sizeof(mmCNV_UPDATE)/sizeof(mmCNV_UPDATE[0]), 0, 0 },
	{ "mmCNV_SOURCE_SIZE", REG_MMIO, 0x4c06, &mmCNV_SOURCE_SIZE[0], sizeof(mmCNV_SOURCE_SIZE)/sizeof(mmCNV_SOURCE_SIZE[0]), 0, 0 },
	{ "mmCNV_CSC_CONTROL", REG_MMIO, 0x4c07, &mmCNV_CSC_CONTROL[0], sizeof(mmCNV_CSC_CONTROL)/sizeof(mmCNV_CSC_CONTROL[0]), 0, 0 },
	{ "mmCNV_CSC_C11_C12", REG_MMIO, 0x4c08, &mmCNV_CSC_C11_C12[0], sizeof(mmCNV_CSC_C11_C12)/sizeof(mmCNV_CSC_C11_C12[0]), 0, 0 },
	{ "mmCNV_CSC_C13_C14", REG_MMIO, 0x4c09, &mmCNV_CSC_C13_C14[0], sizeof(mmCNV_CSC_C13_C14)/sizeof(mmCNV_CSC_C13_C14[0]), 0, 0 },
	{ "mmCNV_CSC_C21_C22", REG_MMIO, 0x4c0a, &mmCNV_CSC_C21_C22[0], sizeof(mmCNV_CSC_C21_C22)/sizeof(mmCNV_CSC_C21_C22[0]), 0, 0 },
	{ "mmCNV_CSC_C23_C24", REG_MMIO, 0x4c0b, &mmCNV_CSC_C23_C24[0], sizeof(mmCNV_CSC_C23_C24)/sizeof(mmCNV_CSC_C23_C24[0]), 0, 0 },
	{ "mmCNV_CSC_C31_C32", REG_MMIO, 0x4c0c, &mmCNV_CSC_C31_C32[0], sizeof(mmCNV_CSC_C31_C32)/sizeof(mmCNV_CSC_C31_C32[0]), 0, 0 },
	{ "mmCNV_CSC_C33_C34", REG_MMIO, 0x4c0d, &mmCNV_CSC_C33_C34[0], sizeof(mmCNV_CSC_C33_C34)/sizeof(mmCNV_CSC_C33_C34[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_R", REG_MMIO, 0x4c0e, &mmCNV_CSC_ROUND_OFFSET_R[0], sizeof(mmCNV_CSC_ROUND_OFFSET_R)/sizeof(mmCNV_CSC_ROUND_OFFSET_R[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_G", REG_MMIO, 0x4c0f, &mmCNV_CSC_ROUND_OFFSET_G[0], sizeof(mmCNV_CSC_ROUND_OFFSET_G)/sizeof(mmCNV_CSC_ROUND_OFFSET_G[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_B", REG_MMIO, 0x4c10, &mmCNV_CSC_ROUND_OFFSET_B[0], sizeof(mmCNV_CSC_ROUND_OFFSET_B)/sizeof(mmCNV_CSC_ROUND_OFFSET_B[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_R", REG_MMIO, 0x4c11, &mmCNV_CSC_CLAMP_R[0], sizeof(mmCNV_CSC_CLAMP_R)/sizeof(mmCNV_CSC_CLAMP_R[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_G", REG_MMIO, 0x4c12, &mmCNV_CSC_CLAMP_G[0], sizeof(mmCNV_CSC_CLAMP_G)/sizeof(mmCNV_CSC_CLAMP_G[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_B", REG_MMIO, 0x4c13, &mmCNV_CSC_CLAMP_B[0], sizeof(mmCNV_CSC_CLAMP_B)/sizeof(mmCNV_CSC_CLAMP_B[0]), 0, 0 },
	{ "mmCNV_TEST_CNTL", REG_MMIO, 0x4c14, &mmCNV_TEST_CNTL[0], sizeof(mmCNV_TEST_CNTL)/sizeof(mmCNV_TEST_CNTL[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_RED", REG_MMIO, 0x4c15, &mmCNV_TEST_CRC_RED[0], sizeof(mmCNV_TEST_CRC_RED)/sizeof(mmCNV_TEST_CRC_RED[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_GREEN", REG_MMIO, 0x4c16, &mmCNV_TEST_CRC_GREEN[0], sizeof(mmCNV_TEST_CRC_GREEN)/sizeof(mmCNV_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_BLUE", REG_MMIO, 0x4c17, &mmCNV_TEST_CRC_BLUE[0], sizeof(mmCNV_TEST_CRC_BLUE)/sizeof(mmCNV_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmSI_DEBUG_CTRL", REG_MMIO, 0x4c18, &mmSI_DEBUG_CTRL[0], sizeof(mmSI_DEBUG_CTRL)/sizeof(mmSI_DEBUG_CTRL[0]), 0, 0 },
	{ "mmCNV_TEST_DEBUG_INDEX", REG_MMIO, 0x4c19, &mmCNV_TEST_DEBUG_INDEX[0], sizeof(mmCNV_TEST_DEBUG_INDEX)/sizeof(mmCNV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCNV_TEST_DEBUG_DATA", REG_MMIO, 0x4c1a, &mmCNV_TEST_DEBUG_DATA[0], sizeof(mmCNV_TEST_DEBUG_DATA)/sizeof(mmCNV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmSI_DBG_MODE", REG_MMIO, 0x4c1b, &mmSI_DBG_MODE[0], sizeof(mmSI_DBG_MODE)/sizeof(mmSI_DBG_MODE[0]), 0, 0 },
	{ "mmSI_HARD_DEBUG", REG_MMIO, 0x4c1c, &mmSI_HARD_DEBUG[0], sizeof(mmSI_HARD_DEBUG)/sizeof(mmSI_HARD_DEBUG[0]), 0, 0 },
	{ "mmSISCL_COEF_RAM_SELECT", REG_MMIO, 0x4c20, &mmSISCL_COEF_RAM_SELECT[0], sizeof(mmSISCL_COEF_RAM_SELECT)/sizeof(mmSISCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSISCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4c21, &mmSISCL_COEF_RAM_TAP_DATA[0], sizeof(mmSISCL_COEF_RAM_TAP_DATA)/sizeof(mmSISCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSISCL_MODE", REG_MMIO, 0x4c22, &mmSISCL_MODE[0], sizeof(mmSISCL_MODE)/sizeof(mmSISCL_MODE[0]), 0, 0 },
	{ "mmSISCL_TAP_CONTROL", REG_MMIO, 0x4c23, &mmSISCL_TAP_CONTROL[0], sizeof(mmSISCL_TAP_CONTROL)/sizeof(mmSISCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSISCL_DEST_SIZE", REG_MMIO, 0x4c24, &mmSISCL_DEST_SIZE[0], sizeof(mmSISCL_DEST_SIZE)/sizeof(mmSISCL_DEST_SIZE[0]), 0, 0 },
	{ "mmSISCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4c25, &mmSISCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSISCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSISCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSISCL_HORZ_FILTER_INIT_Y_RGB", REG_MMIO, 0x4c26, &mmSISCL_HORZ_FILTER_INIT_Y_RGB[0], sizeof(mmSISCL_HORZ_FILTER_INIT_Y_RGB)/sizeof(mmSISCL_HORZ_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmSISCL_HORZ_FILTER_INIT_CBCR", REG_MMIO, 0x4c27, &mmSISCL_HORZ_FILTER_INIT_CBCR[0], sizeof(mmSISCL_HORZ_FILTER_INIT_CBCR)/sizeof(mmSISCL_HORZ_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmSISCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x4c28, &mmSISCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSISCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSISCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSISCL_VERT_FILTER_INIT_Y_RGB", REG_MMIO, 0x4c29, &mmSISCL_VERT_FILTER_INIT_Y_RGB[0], sizeof(mmSISCL_VERT_FILTER_INIT_Y_RGB)/sizeof(mmSISCL_VERT_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmSISCL_VERT_FILTER_INIT_CBCR", REG_MMIO, 0x4c2a, &mmSISCL_VERT_FILTER_INIT_CBCR[0], sizeof(mmSISCL_VERT_FILTER_INIT_CBCR)/sizeof(mmSISCL_VERT_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmSISCL_ROUND_OFFSET", REG_MMIO, 0x4c2b, &mmSISCL_ROUND_OFFSET[0], sizeof(mmSISCL_ROUND_OFFSET)/sizeof(mmSISCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSISCL_CLAMP", REG_MMIO, 0x4c2c, &mmSISCL_CLAMP[0], sizeof(mmSISCL_CLAMP)/sizeof(mmSISCL_CLAMP[0]), 0, 0 },
	{ "mmSISCL_OVERFLOW_STATUS", REG_MMIO, 0x4c2d, &mmSISCL_OVERFLOW_STATUS[0], sizeof(mmSISCL_OVERFLOW_STATUS)/sizeof(mmSISCL_OVERFLOW_STATUS[0]), 0, 0 },
	{ "mmSISCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4c2e, &mmSISCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSISCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSISCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSISCL_OUTSIDE_PIX_STRATEGY", REG_MMIO, 0x4c2f, &mmSISCL_OUTSIDE_PIX_STRATEGY[0], sizeof(mmSISCL_OUTSIDE_PIX_STRATEGY)/sizeof(mmSISCL_OUTSIDE_PIX_STRATEGY[0]), 0, 0 },
	{ "mmSISCL_TEST_CNTL", REG_MMIO, 0x4c30, &mmSISCL_TEST_CNTL[0], sizeof(mmSISCL_TEST_CNTL)/sizeof(mmSISCL_TEST_CNTL[0]), 0, 0 },
	{ "mmSISCL_TEST_CRC_RED", REG_MMIO, 0x4c31, &mmSISCL_TEST_CRC_RED[0], sizeof(mmSISCL_TEST_CRC_RED)/sizeof(mmSISCL_TEST_CRC_RED[0]), 0, 0 },
	{ "mmSISCL_TEST_CRC_GREEN", REG_MMIO, 0x4c32, &mmSISCL_TEST_CRC_GREEN[0], sizeof(mmSISCL_TEST_CRC_GREEN)/sizeof(mmSISCL_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmSISCL_TEST_CRC_BLUE", REG_MMIO, 0x4c33, &mmSISCL_TEST_CRC_BLUE[0], sizeof(mmSISCL_TEST_CRC_BLUE)/sizeof(mmSISCL_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmSISCL_TEST_DEBUG_INDEX", REG_MMIO, 0x4c34, &mmSISCL_TEST_DEBUG_INDEX[0], sizeof(mmSISCL_TEST_DEBUG_INDEX)/sizeof(mmSISCL_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmSISCL_TEST_DEBUG_DATA", REG_MMIO, 0x4c35, &mmSISCL_TEST_DEBUG_DATA[0], sizeof(mmSISCL_TEST_DEBUG_DATA)/sizeof(mmSISCL_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmSISCL_BACKPRESSURE_CNT_EN", REG_MMIO, 0x4c36, &mmSISCL_BACKPRESSURE_CNT_EN[0], sizeof(mmSISCL_BACKPRESSURE_CNT_EN)/sizeof(mmSISCL_BACKPRESSURE_CNT_EN[0]), 0, 0 },
	{ "mmSISCL_MCIF_BACKPRESSURE_CNT", REG_MMIO, 0x4c37, &mmSISCL_MCIF_BACKPRESSURE_CNT[0], sizeof(mmSISCL_MCIF_BACKPRESSURE_CNT)/sizeof(mmSISCL_MCIF_BACKPRESSURE_CNT[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_CNTL", REG_MMIO, 0x4c40, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_STATE", REG_MMIO, 0x4c41, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4c42, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL", REG_MMIO, 0x4c43, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_LOW", REG_MMIO, 0x4c44, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_HI", REG_MMIO, 0x4c45, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_LOW", REG_MMIO, 0x4c46, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x4c47, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x4c48, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_N", REG_SMC, 0x4d, &ixDP_AUX4_DEBUG_N[0], sizeof(ixDP_AUX4_DEBUG_N)/sizeof(ixDP_AUX4_DEBUG_N[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_CNTL", REG_MMIO, 0x4d14, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_STATE", REG_MMIO, 0x4d15, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4d16, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL", REG_MMIO, 0x4d17, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_LOW", REG_MMIO, 0x4d18, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_HI", REG_MMIO, 0x4d19, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_LOW", REG_MMIO, 0x4d1a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x4d1b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x4d1c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL1", REG_MMIO, 0x4df0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL2", REG_MMIO, 0x4df1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL3", REG_MMIO, 0x4df2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL4", REG_MMIO, 0x4df3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_POWER_CONTROL", REG_MMIO, 0x4df4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_PLL_FBDIV", REG_MMIO, 0x4df5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x4df6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x4df7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x4df8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x4df9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x4dfa, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x4dfb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x4dfc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_LINK_CNTL", REG_MMIO, 0x4dfd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x4dfe, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x4dff, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_O", REG_SMC, 0x4e, &ixDP_AUX4_DEBUG_O[0], sizeof(ixDP_AUX4_DEBUG_O)/sizeof(ixDP_AUX4_DEBUG_O[0]), 0, 0 },
	{ "mmDIG6_DIG_FE_CNTL", REG_MMIO, 0x4e00, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4e01, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4e02, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_CLOCK_PATTERN", REG_MMIO, 0x4e03, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_TEST_PATTERN", REG_MMIO, 0x4e04, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4e05, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4e08, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4e09, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_FIFO_STATUS", REG_MMIO, 0x4e0a, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_CONTROL", REG_MMIO, 0x4e0c, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_STATUS", REG_MMIO, 0x4e0d, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4e0e, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4e0f, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4e10, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4e11, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4e12, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4e13, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4e14, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GC", REG_MMIO, 0x4e16, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4e17, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_0", REG_MMIO, 0x4e18, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_1", REG_MMIO, 0x4e19, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_2", REG_MMIO, 0x4e1a, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_3", REG_MMIO, 0x4e1b, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_4", REG_MMIO, 0x4e1c, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_0", REG_MMIO, 0x4e1d, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_1", REG_MMIO, 0x4e1e, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_2", REG_MMIO, 0x4e1f, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_3", REG_MMIO, 0x4e20, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO0", REG_MMIO, 0x4e21, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO1", REG_MMIO, 0x4e22, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO2", REG_MMIO, 0x4e23, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO3", REG_MMIO, 0x4e24, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO0", REG_MMIO, 0x4e25, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO1", REG_MMIO, 0x4e26, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_HDR", REG_MMIO, 0x4e27, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_0", REG_MMIO, 0x4e28, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_1", REG_MMIO, 0x4e29, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_2", REG_MMIO, 0x4e2a, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_3", REG_MMIO, 0x4e2b, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_4", REG_MMIO, 0x4e2c, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_5", REG_MMIO, 0x4e2d, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_6", REG_MMIO, 0x4e2e, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_7", REG_MMIO, 0x4e2f, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4e30, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_0", REG_MMIO, 0x4e37, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_1", REG_MMIO, 0x4e38, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_0", REG_MMIO, 0x4e39, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_1", REG_MMIO, 0x4e3a, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_0", REG_MMIO, 0x4e3b, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_1", REG_MMIO, 0x4e3c, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_0", REG_MMIO, 0x4e3d, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_1", REG_MMIO, 0x4e3e, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO0", REG_MMIO, 0x4e3f, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO1", REG_MMIO, 0x4e40, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_60958_0", REG_MMIO, 0x4e41, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_60958_1", REG_MMIO, 0x4e42, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4e43, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4e44, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4e45, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4e46, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4e47, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_60958_2", REG_MMIO, 0x4e48, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4e49, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_STATUS", REG_MMIO, 0x4e4a, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4e4b, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4e4c, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4e4d, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4e4f, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_BE_CNTL", REG_MMIO, 0x4e50, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_BE_EN_CNTL", REG_MMIO, 0x4e51, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4e52, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CNTL", REG_MMIO, 0x4e7c, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CONTROL_CHAR", REG_MMIO, 0x4e7d, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4e7e, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4e7f, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4e80, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4e81, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_DEBUG", REG_MMIO, 0x4e82, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CTL_BITS", REG_MMIO, 0x4e83, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4e84, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4e86, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4e87, NULL, 0, 0, 0 },
	{ "mmDIG6_LVDS_DATA_CNTL", REG_MMIO, 0x4e8c, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_LANE_ENABLE", REG_MMIO, 0x4e8d, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_CNTL", REG_MMIO, 0x4ea0, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING1", REG_MMIO, 0x4ea1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING2", REG_MMIO, 0x4ea2, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING3", REG_MMIO, 0x4ea3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING4", REG_MMIO, 0x4ea4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N", REG_MMIO, 0x4ea5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4ea6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M", REG_MMIO, 0x4ea7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4ea8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_TIMESTAMP", REG_MMIO, 0x4ea9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4eaa, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_CNTL1", REG_MMIO, 0x4eab, NULL, 0, 0, 0 },
	{ "mmDP6_DP_LINK_CNTL", REG_MMIO, 0x4ec0, NULL, 0, 0, 0 },
	{ "mmDP6_DP_PIXEL_FORMAT", REG_MMIO, 0x4ec1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_CONFIG", REG_MMIO, 0x4ec2, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_STREAM_CNTL", REG_MMIO, 0x4ec3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_STEER_FIFO", REG_MMIO, 0x4ec4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_MISC", REG_MMIO, 0x4ec5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4ec6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4ec7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4ec8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_TIMING", REG_MMIO, 0x4ec9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_N", REG_MMIO, 0x4eca, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_M", REG_MMIO, 0x4ecb, NULL, 0, 0, 0 },
	{ "mmDP6_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4ecc, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_MSA_VBID", REG_MMIO, 0x4ecd, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4ece, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4ecf, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CNTL", REG_MMIO, 0x4ed0, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4ed1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SYM0", REG_MMIO, 0x4ed2, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4ed3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4ed4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4ed5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_EN", REG_MMIO, 0x4ed6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4ed7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4ed8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_COLORIMETRY", REG_MMIO, 0x4eda, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_MISC_CNTL", REG_MMIO, 0x4edb, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SYM2", REG_MMIO, 0x4edf, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SYM1", REG_MMIO, 0x4ee0, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_RATE_CNTL", REG_MMIO, 0x4ee1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4ee3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT0", REG_MMIO, 0x4ee4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT1", REG_MMIO, 0x4ee5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT2", REG_MMIO, 0x4ee6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4ee7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_LINK_TIMING", REG_MMIO, 0x4ee8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4ee9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4eea, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4eeb, NULL, 0, 0, 0 },
	{ "mmDP6_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4efc, NULL, 0, 0, 0 },
	{ "mmDP6_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4efd, NULL, 0, 0, 0 },
	{ "ixDP_AUX4_DEBUG_P", REG_SMC, 0x4f, &ixDP_AUX4_DEBUG_P[0], sizeof(ixDP_AUX4_DEBUG_P)/sizeof(ixDP_AUX4_DEBUG_P[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x5, &ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL5", REG_SMC, 0x5, &ixAZALIA_CRC0_CHANNEL5[0], sizeof(ixAZALIA_CRC0_CHANNEL5)/sizeof(ixAZALIA_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_STREAM_DEBUG", REG_SMC, 0x5, &ixAZALIA_STREAM_DEBUG[0], sizeof(ixAZALIA_STREAM_DEBUG)/sizeof(ixAZALIA_STREAM_DEBUG[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR4", REG_SMC, 0x5, &ixAUDIO_DESCRIPTOR4[0], sizeof(ixAUDIO_DESCRIPTOR4)/sizeof(ixAUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixDCIO_DEBUG5", REG_SMC, 0x5, &ixDCIO_DEBUG5[0], sizeof(ixDCIO_DEBUG5)/sizeof(ixDCIO_DEBUG5[0]), 0, 0 },
	{ "ixATTR05", REG_SMC, 0x5, &ixATTR05[0], sizeof(ixATTR05)/sizeof(ixATTR05[0]), 0, 0 },
	{ "ixCRT05", REG_SMC, 0x5, &ixCRT05[0], sizeof(ixCRT05)/sizeof(ixCRT05[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x54, &ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x55, &ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x56, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x57, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x58, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x59, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x5a, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x5b, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x5c, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x5d, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x5e, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x5f, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x6, &ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_PAYLOAD_CAPABILITY", REG_MMIO, 0x6, &mmOUTPUT_STREAM_PAYLOAD_CAPABILITY[0], sizeof(mmOUTPUT_STREAM_PAYLOAD_CAPABILITY)/sizeof(mmOUTPUT_STREAM_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL6", REG_SMC, 0x6, &ixAZALIA_CRC0_CHANNEL6[0], sizeof(ixAZALIA_CRC0_CHANNEL6)/sizeof(ixAZALIA_CRC0_CHANNEL6[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR5", REG_SMC, 0x6, &ixAUDIO_DESCRIPTOR5[0], sizeof(ixAUDIO_DESCRIPTOR5)/sizeof(ixAUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixDCIO_DEBUG6", REG_SMC, 0x6, &ixDCIO_DEBUG6[0], sizeof(ixDCIO_DEBUG6)/sizeof(ixDCIO_DEBUG6[0]), 0, 0 },
	{ "ixATTR06", REG_SMC, 0x6, &ixATTR06[0], sizeof(ixATTR06)/sizeof(ixATTR06[0]), 0, 0 },
	{ "ixCRT06", REG_SMC, 0x6, &ixCRT06[0], sizeof(ixCRT06)/sizeof(ixCRT06[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x60, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x61, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x62, &ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x63, &ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x7, &ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL7", REG_SMC, 0x7, &ixAZALIA_CRC0_CHANNEL7[0], sizeof(ixAZALIA_CRC0_CHANNEL7)/sizeof(ixAZALIA_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR6", REG_SMC, 0x7, &ixAUDIO_DESCRIPTOR6[0], sizeof(ixAUDIO_DESCRIPTOR6)/sizeof(ixAUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixDCIO_DEBUG7", REG_SMC, 0x7, &ixDCIO_DEBUG7[0], sizeof(ixDCIO_DEBUG7)/sizeof(ixDCIO_DEBUG7[0]), 0, 0 },
	{ "ixATTR07", REG_SMC, 0x7, &ixATTR07[0], sizeof(ixATTR07)/sizeof(ixATTR07[0]), 0, 0 },
	{ "ixCRT07", REG_SMC, 0x7, &ixCRT07[0], sizeof(ixCRT07)/sizeof(ixCRT07[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_A", REG_SMC, 0x70, &ixDP_AUX5_DEBUG_A[0], sizeof(ixDP_AUX5_DEBUG_A)/sizeof(ixDP_AUX5_DEBUG_A[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_B", REG_SMC, 0x71, &ixDP_AUX5_DEBUG_B[0], sizeof(ixDP_AUX5_DEBUG_B)/sizeof(ixDP_AUX5_DEBUG_B[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_C", REG_SMC, 0x72, &ixDP_AUX5_DEBUG_C[0], sizeof(ixDP_AUX5_DEBUG_C)/sizeof(ixDP_AUX5_DEBUG_C[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_D", REG_SMC, 0x73, &ixDP_AUX5_DEBUG_D[0], sizeof(ixDP_AUX5_DEBUG_D)/sizeof(ixDP_AUX5_DEBUG_D[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_E", REG_SMC, 0x74, &ixDP_AUX5_DEBUG_E[0], sizeof(ixDP_AUX5_DEBUG_E)/sizeof(ixDP_AUX5_DEBUG_E[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_F", REG_SMC, 0x75, &ixDP_AUX5_DEBUG_F[0], sizeof(ixDP_AUX5_DEBUG_F)/sizeof(ixDP_AUX5_DEBUG_F[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_G", REG_SMC, 0x76, &ixDP_AUX5_DEBUG_G[0], sizeof(ixDP_AUX5_DEBUG_G)/sizeof(ixDP_AUX5_DEBUG_G[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_H", REG_SMC, 0x77, &ixDP_AUX5_DEBUG_H[0], sizeof(ixDP_AUX5_DEBUG_H)/sizeof(ixDP_AUX5_DEBUG_H[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_I", REG_SMC, 0x78, &ixDP_AUX5_DEBUG_I[0], sizeof(ixDP_AUX5_DEBUG_I)/sizeof(ixDP_AUX5_DEBUG_I[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_J", REG_SMC, 0x79, &ixDP_AUX5_DEBUG_J[0], sizeof(ixDP_AUX5_DEBUG_J)/sizeof(ixDP_AUX5_DEBUG_J[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_K", REG_SMC, 0x7a, &ixDP_AUX5_DEBUG_K[0], sizeof(ixDP_AUX5_DEBUG_K)/sizeof(ixDP_AUX5_DEBUG_K[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_L", REG_SMC, 0x7b, &ixDP_AUX5_DEBUG_L[0], sizeof(ixDP_AUX5_DEBUG_L)/sizeof(ixDP_AUX5_DEBUG_L[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_M", REG_SMC, 0x7c, &ixDP_AUX5_DEBUG_M[0], sizeof(ixDP_AUX5_DEBUG_M)/sizeof(ixDP_AUX5_DEBUG_M[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_N", REG_SMC, 0x7d, &ixDP_AUX5_DEBUG_N[0], sizeof(ixDP_AUX5_DEBUG_N)/sizeof(ixDP_AUX5_DEBUG_N[0]), 0, 0 },
	{ "ixVGADCC_DBG_DCCIF_C", REG_SMC, 0x7e, &ixVGADCC_DBG_DCCIF_C[0], sizeof(ixVGADCC_DBG_DCCIF_C)/sizeof(ixVGADCC_DBG_DCCIF_C[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_O", REG_SMC, 0x7f, &ixDP_AUX5_DEBUG_O[0], sizeof(ixDP_AUX5_DEBUG_O)/sizeof(ixDP_AUX5_DEBUG_O[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x8, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "mmINTERRUPT_CONTROL", REG_MMIO, 0x8, &mmINTERRUPT_CONTROL[0], sizeof(mmINTERRUPT_CONTROL)/sizeof(mmINTERRUPT_CONTROL[0]), 0, 0 },
	{ "ixDCIO_DEBUG8", REG_SMC, 0x8, &ixDCIO_DEBUG8[0], sizeof(ixDCIO_DEBUG8)/sizeof(ixDCIO_DEBUG8[0]), 0, 0 },
	{ "ixATTR08", REG_SMC, 0x8, &ixATTR08[0], sizeof(ixATTR08)/sizeof(ixATTR08[0]), 0, 0 },
	{ "ixCRT08", REG_SMC, 0x8, &ixCRT08[0], sizeof(ixCRT08)/sizeof(ixCRT08[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_A", REG_SMC, 0x80, &ixDP_AUX6_DEBUG_A[0], sizeof(ixDP_AUX6_DEBUG_A)/sizeof(ixDP_AUX6_DEBUG_A[0]), 0, 0 },
	{ "mmWALL_CLOCK_COUNTER_ALIAS", REG_MMIO, 0x80c, &mmWALL_CLOCK_COUNTER_ALIAS[0], sizeof(mmWALL_CLOCK_COUNTER_ALIAS)/sizeof(mmWALL_CLOCK_COUNTER_ALIAS[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_B", REG_SMC, 0x81, &ixDP_AUX6_DEBUG_B[0], sizeof(ixDP_AUX6_DEBUG_B)/sizeof(ixDP_AUX6_DEBUG_B[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_C", REG_SMC, 0x82, &ixDP_AUX6_DEBUG_C[0], sizeof(ixDP_AUX6_DEBUG_C)/sizeof(ixDP_AUX6_DEBUG_C[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x821, &mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_D", REG_SMC, 0x83, &ixDP_AUX6_DEBUG_D[0], sizeof(ixDP_AUX6_DEBUG_D)/sizeof(ixDP_AUX6_DEBUG_D[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_E", REG_SMC, 0x84, &ixDP_AUX6_DEBUG_E[0], sizeof(ixDP_AUX6_DEBUG_E)/sizeof(ixDP_AUX6_DEBUG_E[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_F", REG_SMC, 0x85, &ixDP_AUX6_DEBUG_F[0], sizeof(ixDP_AUX6_DEBUG_F)/sizeof(ixDP_AUX6_DEBUG_F[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_G", REG_SMC, 0x86, &ixDP_AUX6_DEBUG_G[0], sizeof(ixDP_AUX6_DEBUG_G)/sizeof(ixDP_AUX6_DEBUG_G[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_H", REG_SMC, 0x87, &ixDP_AUX6_DEBUG_H[0], sizeof(ixDP_AUX6_DEBUG_H)/sizeof(ixDP_AUX6_DEBUG_H[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_I", REG_SMC, 0x88, &ixDP_AUX6_DEBUG_I[0], sizeof(ixDP_AUX6_DEBUG_I)/sizeof(ixDP_AUX6_DEBUG_I[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_J", REG_SMC, 0x89, &ixDP_AUX6_DEBUG_J[0], sizeof(ixDP_AUX6_DEBUG_J)/sizeof(ixDP_AUX6_DEBUG_J[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_K", REG_SMC, 0x8a, &ixDP_AUX6_DEBUG_K[0], sizeof(ixDP_AUX6_DEBUG_K)/sizeof(ixDP_AUX6_DEBUG_K[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_L", REG_SMC, 0x8b, &ixDP_AUX6_DEBUG_L[0], sizeof(ixDP_AUX6_DEBUG_L)/sizeof(ixDP_AUX6_DEBUG_L[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_M", REG_SMC, 0x8c, &ixDP_AUX6_DEBUG_M[0], sizeof(ixDP_AUX6_DEBUG_M)/sizeof(ixDP_AUX6_DEBUG_M[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_N", REG_SMC, 0x8d, &ixDP_AUX6_DEBUG_N[0], sizeof(ixDP_AUX6_DEBUG_N)/sizeof(ixDP_AUX6_DEBUG_N[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_O", REG_SMC, 0x8f, &ixDP_AUX6_DEBUG_O[0], sizeof(ixDP_AUX6_DEBUG_O)/sizeof(ixDP_AUX6_DEBUG_O[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x9, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixIDDCCIF02_DBG_DCCIF_C", REG_SMC, 0x9, &ixIDDCCIF02_DBG_DCCIF_C[0], sizeof(ixIDDCCIF02_DBG_DCCIF_C)/sizeof(ixIDDCCIF02_DBG_DCCIF_C[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR8", REG_SMC, 0x9, &ixAUDIO_DESCRIPTOR8[0], sizeof(ixAUDIO_DESCRIPTOR8)/sizeof(ixAUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "mmINTERRUPT_STATUS", REG_MMIO, 0x9, &mmINTERRUPT_STATUS[0], sizeof(mmINTERRUPT_STATUS)/sizeof(mmINTERRUPT_STATUS[0]), 0, 0 },
	{ "ixDCIO_DEBUG9", REG_SMC, 0x9, &ixDCIO_DEBUG9[0], sizeof(ixDCIO_DEBUG9)/sizeof(ixDCIO_DEBUG9[0]), 0, 0 },
	{ "ixATTR09", REG_SMC, 0x9, &ixATTR09[0], sizeof(ixATTR09)/sizeof(ixATTR09[0]), 0, 0 },
	{ "ixCRT09", REG_SMC, 0x9, &ixCRT09[0], sizeof(ixCRT09)/sizeof(ixCRT09[0]), 0, 0 },
	{ "ixDP_AUX1_DEBUG_Q", REG_SMC, 0x90, &ixDP_AUX1_DEBUG_Q[0], sizeof(ixDP_AUX1_DEBUG_Q)/sizeof(ixDP_AUX1_DEBUG_Q[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_Q", REG_SMC, 0x91, &ixDP_AUX2_DEBUG_Q[0], sizeof(ixDP_AUX2_DEBUG_Q)/sizeof(ixDP_AUX2_DEBUG_Q[0]), 0, 0 },
	{ "ixDP_AUX3_DEBUG_Q", REG_SMC, 0x92, &ixDP_AUX3_DEBUG_Q[0], sizeof(ixDP_AUX3_DEBUG_Q)/sizeof(ixDP_AUX3_DEBUG_Q[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_Q", REG_SMC, 0x93, &ixDP_AUX4_DEBUG_Q[0], sizeof(ixDP_AUX4_DEBUG_Q)/sizeof(ixDP_AUX4_DEBUG_Q[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_P", REG_SMC, 0x94, &ixDP_AUX5_DEBUG_P[0], sizeof(ixDP_AUX5_DEBUG_P)/sizeof(ixDP_AUX5_DEBUG_P[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_Q", REG_SMC, 0x95, &ixDP_AUX5_DEBUG_Q[0], sizeof(ixDP_AUX5_DEBUG_Q)/sizeof(ixDP_AUX5_DEBUG_Q[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_P", REG_SMC, 0x96, &ixDP_AUX6_DEBUG_P[0], sizeof(ixDP_AUX6_DEBUG_P)/sizeof(ixDP_AUX6_DEBUG_P[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_Q", REG_SMC, 0x97, &ixDP_AUX6_DEBUG_Q[0], sizeof(ixDP_AUX6_DEBUG_Q)/sizeof(ixDP_AUX6_DEBUG_Q[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG", REG_SMC, 0xa, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG[0]), 0, 0 },
	{ "ixDMIF_DEBUG02_CORE1", REG_SMC, 0xa, &ixDMIF_DEBUG02_CORE1[0], sizeof(ixDMIF_DEBUG02_CORE1)/sizeof(ixDMIF_DEBUG02_CORE1[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR9", REG_SMC, 0xa, &ixAUDIO_DESCRIPTOR9[0], sizeof(ixAUDIO_DESCRIPTOR9)/sizeof(ixAUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixDCIO_DEBUGA", REG_SMC, 0xa, &ixDCIO_DEBUGA[0], sizeof(ixDCIO_DEBUGA)/sizeof(ixDCIO_DEBUGA[0]), 0, 0 },
	{ "ixATTR0A", REG_SMC, 0xa, &ixATTR0A[0], sizeof(ixATTR0A)/sizeof(ixATTR0A[0]), 0, 0 },
	{ "ixCRT0A", REG_SMC, 0xa, &ixCRT0A[0], sizeof(ixCRT0A)/sizeof(ixCRT0A[0]), 0, 0 },
	{ "ixIDDCCIF04_DBG_DCCIF_E", REG_SMC, 0xb, &ixIDDCCIF04_DBG_DCCIF_E[0], sizeof(ixIDDCCIF04_DBG_DCCIF_E)/sizeof(ixIDDCCIF04_DBG_DCCIF_E[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR10", REG_SMC, 0xb, &ixAUDIO_DESCRIPTOR10[0], sizeof(ixAUDIO_DESCRIPTOR10)/sizeof(ixAUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION6", REG_SMC, 0xb, &ixSINK_DESCRIPTION6[0], sizeof(ixSINK_DESCRIPTION6)/sizeof(ixSINK_DESCRIPTION6[0]), 0, 0 },
	{ "ixDCIO_DEBUGB", REG_SMC, 0xb, &ixDCIO_DEBUGB[0], sizeof(ixDCIO_DEBUGB)/sizeof(ixDCIO_DEBUGB[0]), 0, 0 },
	{ "ixATTR0B", REG_SMC, 0xb, &ixATTR0B[0], sizeof(ixATTR0B)/sizeof(ixATTR0B[0]), 0, 0 },
	{ "ixCRT0B", REG_SMC, 0xb, &ixCRT0B[0], sizeof(ixCRT0B)/sizeof(ixCRT0B[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0xc, &ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixIDDCCIF05_DBG_DCCIF_F", REG_SMC, 0xc, &ixIDDCCIF05_DBG_DCCIF_F[0], sizeof(ixIDDCCIF05_DBG_DCCIF_F)/sizeof(ixIDDCCIF05_DBG_DCCIF_F[0]), 0, 0 },
	{ "mmWALL_CLOCK_COUNTER", REG_MMIO, 0xc, &mmWALL_CLOCK_COUNTER[0], sizeof(mmWALL_CLOCK_COUNTER)/sizeof(mmWALL_CLOCK_COUNTER[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION7", REG_SMC, 0xc, &ixSINK_DESCRIPTION7[0], sizeof(ixSINK_DESCRIPTION7)/sizeof(ixSINK_DESCRIPTION7[0]), 0, 0 },
	{ "ixMVP_DEBUG_12", REG_SMC, 0xc, &ixMVP_DEBUG_12[0], sizeof(ixMVP_DEBUG_12)/sizeof(ixMVP_DEBUG_12[0]), 0, 0 },
	{ "ixDCIO_DEBUGC", REG_SMC, 0xc, &ixDCIO_DEBUGC[0], sizeof(ixDCIO_DEBUGC)/sizeof(ixDCIO_DEBUGC[0]), 0, 0 },
	{ "ixATTR0C", REG_SMC, 0xc, &ixATTR0C[0], sizeof(ixATTR0C)/sizeof(ixATTR0C[0]), 0, 0 },
	{ "ixCRT0C", REG_SMC, 0xc, &ixCRT0C[0], sizeof(ixCRT0C)/sizeof(ixCRT0C[0]), 0, 0 },
	{ "mmVGA_RENDER_CONTROL", REG_MMIO, 0xc0, &mmVGA_RENDER_CONTROL[0], sizeof(mmVGA_RENDER_CONTROL)/sizeof(mmVGA_RENDER_CONTROL[0]), 0, 0 },
	{ "mmVGA_SEQUENCER_RESET_CONTROL", REG_MMIO, 0xc1, &mmVGA_SEQUENCER_RESET_CONTROL[0], sizeof(mmVGA_SEQUENCER_RESET_CONTROL)/sizeof(mmVGA_SEQUENCER_RESET_CONTROL[0]), 0, 0 },
	{ "mmVGA_MODE_CONTROL", REG_MMIO, 0xc2, &mmVGA_MODE_CONTROL[0], sizeof(mmVGA_MODE_CONTROL)/sizeof(mmVGA_MODE_CONTROL[0]), 0, 0 },
	{ "mmVGA_SURFACE_PITCH_SELECT", REG_MMIO, 0xc3, &mmVGA_SURFACE_PITCH_SELECT[0], sizeof(mmVGA_SURFACE_PITCH_SELECT)/sizeof(mmVGA_SURFACE_PITCH_SELECT[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS", REG_MMIO, 0xc4, &mmVGA_MEMORY_BASE_ADDRESS[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS)/sizeof(mmVGA_MEMORY_BASE_ADDRESS[0]), 0, 0 },
	{ "mmVGA_TEST_DEBUG_INDEX", REG_MMIO, 0xc5, &mmVGA_TEST_DEBUG_INDEX[0], sizeof(mmVGA_TEST_DEBUG_INDEX)/sizeof(mmVGA_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmVGA_DISPBUF1_SURFACE_ADDR", REG_MMIO, 0xc6, &mmVGA_DISPBUF1_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF1_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF1_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_TEST_DEBUG_DATA", REG_MMIO, 0xc7, &mmVGA_TEST_DEBUG_DATA[0], sizeof(mmVGA_TEST_DEBUG_DATA)/sizeof(mmVGA_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmVGA_DISPBUF2_SURFACE_ADDR", REG_MMIO, 0xc8, &mmVGA_DISPBUF2_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF2_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF2_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS_HIGH", REG_MMIO, 0xc9, &mmVGA_MEMORY_BASE_ADDRESS_HIGH[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH)/sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmVGA_HDP_CONTROL", REG_MMIO, 0xca, &mmVGA_HDP_CONTROL[0], sizeof(mmVGA_HDP_CONTROL)/sizeof(mmVGA_HDP_CONTROL[0]), 0, 0 },
	{ "mmVGA_CACHE_CONTROL", REG_MMIO, 0xcb, &mmVGA_CACHE_CONTROL[0], sizeof(mmVGA_CACHE_CONTROL)/sizeof(mmVGA_CACHE_CONTROL[0]), 0, 0 },
	{ "mmD1VGA_CONTROL", REG_MMIO, 0xcc, &mmD1VGA_CONTROL[0], sizeof(mmD1VGA_CONTROL)/sizeof(mmD1VGA_CONTROL[0]), 0, 0 },
	{ "mmD2VGA_CONTROL", REG_MMIO, 0xce, &mmD2VGA_CONTROL[0], sizeof(mmD2VGA_CONTROL)/sizeof(mmD2VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_HW_DEBUG", REG_MMIO, 0xcf, &mmVGA_HW_DEBUG[0], sizeof(mmVGA_HW_DEBUG)/sizeof(mmVGA_HW_DEBUG[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0xd, &ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR12", REG_SMC, 0xd, &ixAUDIO_DESCRIPTOR12[0], sizeof(ixAUDIO_DESCRIPTOR12)/sizeof(ixAUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION8", REG_SMC, 0xd, &ixSINK_DESCRIPTION8[0], sizeof(ixSINK_DESCRIPTION8)/sizeof(ixSINK_DESCRIPTION8[0]), 0, 0 },
	{ "ixMVP_DEBUG_13", REG_SMC, 0xd, &ixMVP_DEBUG_13[0], sizeof(ixMVP_DEBUG_13)/sizeof(ixMVP_DEBUG_13[0]), 0, 0 },
	{ "ixDCIO_DEBUGD", REG_SMC, 0xd, &ixDCIO_DEBUGD[0], sizeof(ixDCIO_DEBUGD)/sizeof(ixDCIO_DEBUGD[0]), 0, 0 },
	{ "ixATTR0D", REG_SMC, 0xd, &ixATTR0D[0], sizeof(ixATTR0D)/sizeof(ixATTR0D[0]), 0, 0 },
	{ "ixCRT0D", REG_SMC, 0xd, &ixCRT0D[0], sizeof(ixCRT0D)/sizeof(ixCRT0D[0]), 0, 0 },
	{ "mmVGA_STATUS", REG_MMIO, 0xd0, &mmVGA_STATUS[0], sizeof(mmVGA_STATUS)/sizeof(mmVGA_STATUS[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_CONTROL", REG_MMIO, 0xd1, &mmVGA_INTERRUPT_CONTROL[0], sizeof(mmVGA_INTERRUPT_CONTROL)/sizeof(mmVGA_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS_CLEAR", REG_MMIO, 0xd2, &mmVGA_STATUS_CLEAR[0], sizeof(mmVGA_STATUS_CLEAR)/sizeof(mmVGA_STATUS_CLEAR[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_STATUS", REG_MMIO, 0xd3, &mmVGA_INTERRUPT_STATUS[0], sizeof(mmVGA_INTERRUPT_STATUS)/sizeof(mmVGA_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmVGA_MAIN_CONTROL", REG_MMIO, 0xd4, &mmVGA_MAIN_CONTROL[0], sizeof(mmVGA_MAIN_CONTROL)/sizeof(mmVGA_MAIN_CONTROL[0]), 0, 0 },
	{ "mmVGA_TEST_CONTROL", REG_MMIO, 0xd5, &mmVGA_TEST_CONTROL[0], sizeof(mmVGA_TEST_CONTROL)/sizeof(mmVGA_TEST_CONTROL[0]), 0, 0 },
	{ "mmVGA_DEBUG_READBACK_INDEX", REG_MMIO, 0xd6, &mmVGA_DEBUG_READBACK_INDEX[0], sizeof(mmVGA_DEBUG_READBACK_INDEX)/sizeof(mmVGA_DEBUG_READBACK_INDEX[0]), 0, 0 },
	{ "mmVGA_DEBUG_READBACK_DATA", REG_MMIO, 0xd7, &mmVGA_DEBUG_READBACK_DATA[0], sizeof(mmVGA_DEBUG_READBACK_DATA)/sizeof(mmVGA_DEBUG_READBACK_DATA[0]), 0, 0 },
	{ "mmVGA25_PPLL_REF_DIV", REG_MMIO, 0xd8, &mmVGA25_PPLL_REF_DIV[0], sizeof(mmVGA25_PPLL_REF_DIV)/sizeof(mmVGA25_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmVGA28_PPLL_REF_DIV", REG_MMIO, 0xd9, &mmVGA28_PPLL_REF_DIV[0], sizeof(mmVGA28_PPLL_REF_DIV)/sizeof(mmVGA28_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmVGA41_PPLL_REF_DIV", REG_MMIO, 0xda, &mmVGA41_PPLL_REF_DIV[0], sizeof(mmVGA41_PPLL_REF_DIV)/sizeof(mmVGA41_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmVGA25_PPLL_FB_DIV", REG_MMIO, 0xdc, &mmVGA25_PPLL_FB_DIV[0], sizeof(mmVGA25_PPLL_FB_DIV)/sizeof(mmVGA25_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmVGA28_PPLL_FB_DIV", REG_MMIO, 0xdd, &mmVGA28_PPLL_FB_DIV[0], sizeof(mmVGA28_PPLL_FB_DIV)/sizeof(mmVGA28_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmVGA41_PPLL_FB_DIV", REG_MMIO, 0xde, &mmVGA41_PPLL_FB_DIV[0], sizeof(mmVGA41_PPLL_FB_DIV)/sizeof(mmVGA41_PPLL_FB_DIV[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0xe, &ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "mmSTREAM_SYNCHRONIZATION", REG_MMIO, 0xe, &mmSTREAM_SYNCHRONIZATION[0], sizeof(mmSTREAM_SYNCHRONIZATION)/sizeof(mmSTREAM_SYNCHRONIZATION[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR13", REG_SMC, 0xe, &ixAUDIO_DESCRIPTOR13[0], sizeof(ixAUDIO_DESCRIPTOR13)/sizeof(ixAUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION9", REG_SMC, 0xe, &ixSINK_DESCRIPTION9[0], sizeof(ixSINK_DESCRIPTION9)/sizeof(ixSINK_DESCRIPTION9[0]), 0, 0 },
	{ "ixMVP_DEBUG_14", REG_SMC, 0xe, &ixMVP_DEBUG_14[0], sizeof(ixMVP_DEBUG_14)/sizeof(ixMVP_DEBUG_14[0]), 0, 0 },
	{ "ixDCIO_DEBUGE", REG_SMC, 0xe, &ixDCIO_DEBUGE[0], sizeof(ixDCIO_DEBUGE)/sizeof(ixDCIO_DEBUGE[0]), 0, 0 },
	{ "ixATTR0E", REG_SMC, 0xe, &ixATTR0E[0], sizeof(ixATTR0E)/sizeof(ixATTR0E[0]), 0, 0 },
	{ "ixCRT0E", REG_SMC, 0xe, &ixCRT0E[0], sizeof(ixCRT0E)/sizeof(ixCRT0E[0]), 0, 0 },
	{ "mmVGA25_PPLL_POST_DIV", REG_MMIO, 0xe0, &mmVGA25_PPLL_POST_DIV[0], sizeof(mmVGA25_PPLL_POST_DIV)/sizeof(mmVGA25_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmVGA28_PPLL_POST_DIV", REG_MMIO, 0xe1, &mmVGA28_PPLL_POST_DIV[0], sizeof(mmVGA28_PPLL_POST_DIV)/sizeof(mmVGA28_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmVGA41_PPLL_POST_DIV", REG_MMIO, 0xe2, &mmVGA41_PPLL_POST_DIV[0], sizeof(mmVGA41_PPLL_POST_DIV)/sizeof(mmVGA41_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmVGA25_PPLL_ANALOG", REG_MMIO, 0xe4, &mmVGA25_PPLL_ANALOG[0], sizeof(mmVGA25_PPLL_ANALOG)/sizeof(mmVGA25_PPLL_ANALOG[0]), 0, 0 },
	{ "mmVGA28_PPLL_ANALOG", REG_MMIO, 0xe5, &mmVGA28_PPLL_ANALOG[0], sizeof(mmVGA28_PPLL_ANALOG)/sizeof(mmVGA28_PPLL_ANALOG[0]), 0, 0 },
	{ "mmVGA41_PPLL_ANALOG", REG_MMIO, 0xe6, &mmVGA41_PPLL_ANALOG[0], sizeof(mmVGA41_PPLL_ANALOG)/sizeof(mmVGA41_PPLL_ANALOG[0]), 0, 0 },
	{ "mmVGA0_CRTC8_DATA", REG_MMIO, 0xed, NULL, 0, 0, 0 },
	{ "mmVGA0_CRTC8_IDX", REG_MMIO, 0xed, NULL, 0, 0, 0 },
	{ "mmCRTC8_DATA", REG_MMIO, 0xed, &mmCRTC8_DATA[0], sizeof(mmCRTC8_DATA)/sizeof(mmCRTC8_DATA[0]), 0, 0 },
	{ "mmCRTC8_IDX", REG_MMIO, 0xed, &mmCRTC8_IDX[0], sizeof(mmCRTC8_IDX)/sizeof(mmCRTC8_IDX[0]), 0, 0 },
	{ "mmVGA0_GENFC_WT", REG_MMIO, 0xee, NULL, 0, 0, 0 },
	{ "mmVGA0_GENS1", REG_MMIO, 0xee, NULL, 0, 0, 0 },
	{ "mmGENFC_WT", REG_MMIO, 0xee, &mmGENFC_WT[0], sizeof(mmGENFC_WT)/sizeof(mmGENFC_WT[0]), 0, 0 },
	{ "mmGENS1", REG_MMIO, 0xee, &mmGENS1[0], sizeof(mmGENS1)/sizeof(mmGENS1[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION10", REG_SMC, 0xf, &ixSINK_DESCRIPTION10[0], sizeof(ixSINK_DESCRIPTION10)/sizeof(ixSINK_DESCRIPTION10[0]), 0, 0 },
	{ "ixMVP_DEBUG_15", REG_SMC, 0xf, &ixMVP_DEBUG_15[0], sizeof(ixMVP_DEBUG_15)/sizeof(ixMVP_DEBUG_15[0]), 0, 0 },
	{ "ixDCIO_DEBUGF", REG_SMC, 0xf, &ixDCIO_DEBUGF[0], sizeof(ixDCIO_DEBUGF)/sizeof(ixDCIO_DEBUGF[0]), 0, 0 },
	{ "ixATTR0F", REG_SMC, 0xf, &ixATTR0F[0], sizeof(ixATTR0F)/sizeof(ixATTR0F[0]), 0, 0 },
	{ "ixCRT0F", REG_SMC, 0xf, &ixCRT0F[0], sizeof(ixCRT0F)/sizeof(ixCRT0F[0]), 0, 0 },
	{ "mmGENMO_WT", REG_MMIO, 0xf0, &mmGENMO_WT[0], sizeof(mmGENMO_WT)/sizeof(mmGENMO_WT[0]), 0, 0 },
	{ "mmGENENB", REG_MMIO, 0xf0, &mmGENENB[0], sizeof(mmGENENB)/sizeof(mmGENENB[0]), 0, 0 },
	{ "mmGENS0", REG_MMIO, 0xf0, &mmGENS0[0], sizeof(mmGENS0)/sizeof(mmGENS0[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_SMC, 0xf00, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID", REG_SMC, 0xf02, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0xf04, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "mmDAC_R_INDEX", REG_MMIO, 0xf1, &mmDAC_R_INDEX[0], sizeof(mmDAC_R_INDEX)/sizeof(mmDAC_R_INDEX[0]), 0, 0 },
	{ "mmSEQ8_DATA", REG_MMIO, 0xf1, &mmSEQ8_DATA[0], sizeof(mmSEQ8_DATA)/sizeof(mmSEQ8_DATA[0]), 0, 0 },
	{ "mmDAC_MASK", REG_MMIO, 0xf1, &mmDAC_MASK[0], sizeof(mmDAC_MASK)/sizeof(mmDAC_MASK[0]), 0, 0 },
	{ "mmDAC_W_INDEX", REG_MMIO, 0xf2, &mmDAC_W_INDEX[0], sizeof(mmDAC_W_INDEX)/sizeof(mmDAC_W_INDEX[0]), 0, 0 },
	{ "mmGENFC_RD", REG_MMIO, 0xf2, &mmGENFC_RD[0], sizeof(mmGENFC_RD)/sizeof(mmGENFC_RD[0]), 0, 0 },
	{ "mmGRPH8_DATA", REG_MMIO, 0xf3, &mmGRPH8_DATA[0], sizeof(mmGRPH8_DATA)/sizeof(mmGRPH8_DATA[0]), 0, 0 },
	{ "mmGRPH8_IDX", REG_MMIO, 0xf3, &mmGRPH8_IDX[0], sizeof(mmGRPH8_IDX)/sizeof(mmGRPH8_IDX[0]), 0, 0 },
	{ "mmGENMO_RD", REG_MMIO, 0xf3, &mmGENMO_RD[0], sizeof(mmGENMO_RD)/sizeof(mmGENMO_RD[0]), 0, 0 },
	{ "mmVGA1_CRTC8_DATA", REG_MMIO, 0xf5, NULL, 0, 0, 0 },
	{ "mmVGA1_CRTC8_IDX", REG_MMIO, 0xf5, NULL, 0, 0, 0 },
	{ "mmVGA1_GENFC_WT", REG_MMIO, 0xf6, NULL, 0, 0, 0 },
	{ "mmVGA1_GENS1", REG_MMIO, 0xf6, NULL, 0, 0, 0 },
	{ "mmD3VGA_CONTROL", REG_MMIO, 0xf8, &mmD3VGA_CONTROL[0], sizeof(mmD3VGA_CONTROL)/sizeof(mmD3VGA_CONTROL[0]), 0, 0 },
	{ "mmD4VGA_CONTROL", REG_MMIO, 0xf9, &mmD4VGA_CONTROL[0], sizeof(mmD4VGA_CONTROL)/sizeof(mmD4VGA_CONTROL[0]), 0, 0 },
	{ "mmD5VGA_CONTROL", REG_MMIO, 0xfa, &mmD5VGA_CONTROL[0], sizeof(mmD5VGA_CONTROL)/sizeof(mmD5VGA_CONTROL[0]), 0, 0 },
	{ "mmD6VGA_CONTROL", REG_MMIO, 0xfb, &mmD6VGA_CONTROL[0], sizeof(mmD6VGA_CONTROL)/sizeof(mmD6VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_SOURCE_SELECT", REG_MMIO, 0xfc, &mmVGA_SOURCE_SELECT[0], sizeof(mmVGA_SOURCE_SELECT)/sizeof(mmVGA_SOURCE_SELECT[0]), 0, 0 },
