import main
import livegen
import getreg
import sys

def NAME(op):
	if( op == '+'):
		return "add"
	elif(op == '-'):
		return "sub"
	elif(op == '*'):
		return "mult"
	elif (op == '/' or op == '%'):
		return "div"
	elif (op == '&'):
		return "and"
	elif (op == '|'):
		return "or"
	elif (op == '^'):
		return "xor"
	elif (op == "<="):
		return "ble"
	elif (op == ">="):
		return "bge"
	elif (op == ">"):
		return "bgt"
	elif (op == "<"):
		return "blt"
	elif (op == "=="):
		return "beq"
	elif (op == "!="):
		return "bne"

def MOVE(reg,y):                    # Load the value of variable contained in y to reg
	if len(main.ad[y])==0:
		print "\t" + "lw " + reg + ", " + y
	elif (reg!= main.ad[y][0]):
			print "\t" + "move " + reg + ", " + main.ad[y][0] 


def VOP(op,regz,regx):
	if(op in ['mult', 'div']):
		print "\t" + op + " " + regx + ', ' + regz
	else:
		print "\t" + op + " " + regx + ', ' + regx + ', ' + regz

def COP(op,z,reg):                  # value(reg) = value(reg) op int(z)
	print "\t" + "li $a0," + z
	if(op in ['mult', 'div']):
		print "\t" + op + " " + reg + ', $a0'
	else:
		print "\t" + op + " " + reg + ', ' + reg + ', $a0'

def UPDATE(x,reg):
	getreg.memclear(x)
	getreg.rd_del(x)
	getreg.rd_add(reg,x)

def LOADADDR(y, reg):
	print "\t" + "la " + reg +", " + y


def XequalY(x,y):
	if(y.isdigit()):
				reg = getreg.find_reg(lno)
				print "\t" + "li " + reg + ", " + y
				UPDATE(x,reg)
	else:       
				if y in main.map_ptr:
					main.map_ptr[x] = main.map_ptr[y]
					getreg.rd_del(x)
					getreg.memclear(x)
				else:
					if x in main.map_ptr:
						del main.map_ptr[x]
					reg = getreg.get_regx(x,y,lno)
					MOVE(reg,y)
					UPDATE(x,reg)
main.testfile=sys.argv[1]
livegen.gen_live()
getreg.init_reg()
print "\t" + ".data"

lines = open(main.testfile,"r").readlines()
identifiers = {}
arrays = {}

for line in lines:
	line = line.split()
	if line[1] in ['+','-','/','*','%','&','|','^', ">>" , "<<"]:
		if line[2] not in identifiers:
			identifiers[line[2]]=1
	elif line[1]=='=':
		if('[' not in line and '&' not in line and '*' not in line):
			if line[2] not in identifiers:
				identifiers[line[2]]=1
		elif line[-1]==']':
			if line[2] not in identifiers:
				identifiers[line[2]]=1
		elif line[2] == '*':
			if line[3] not in identifiers:
				identifiers[line[3]]=1
		elif line[3] in ['&','*'] :
			if line[2] not in identifiers:
				identifiers[line[2]]=1

	if line[1]=="=s":
			print line[2] + ":\t.asciiz " +  " ".join(line[3:])
	
	elif line[1]== 'Array':
		if line[2] not in arrays:
			arrays[line[2]] = line[3]

for identifier in identifiers:
	if identifier not in arrays:
		if identifiers[identifier] == 1:
			print identifier + ":\t.word\t0"
			main.ad[identifier] = []

for array in arrays:
	print array + ":\t.space\t" + arrays[array]

print "\n"

print "\t" + ".text"
print "main:"
for line in lines:
	line = line.split()
	lno = int(line[0])
	# print lno
	op = line[1]
	if main.block_get[lno] != main.block_get[lno-1]:
		print "\nBLOCK" + str(main.block_get[lno]) + ":"
	if (op == '='):
		if('[' not in line and '&' not in line and '*' not in line):            # x = y
			x = line[2]
			y = line[3]
			XequalY(x,y)
		elif '[' in line:                 # x[i] = y or x = y[i]
			if( line[-1] == ']'):            # x = y[i]
				x = line[-5]
				y = line[-4] 
				i = line[-2]
				reg = getreg.get_regx(x,y, lno)
				LOADADDR(y, reg)                              ##
				if(i.isdigit()): 
					print "\t" + "addi " + reg + ', ' + str(4*int(i))
				else:
					MOVE('$a0',i)
					print "\t" +"li $a1, 4"
					print "\t" +"mult $a0, $a1"
					print "\t" +"mflo $a0"
					print "\t" +"add " + reg + ' , ' + reg + ", $a0" 
				print "\t" +"lw " + reg + ", 0(" + reg + ')'
				UPDATE(x,reg)
			else:
				x = line[2]                            # x[i] = y
				y = line[6]
				i = line[4]
				reg = getreg.get_regx(x,y,lno)
				LOADADDR(x,reg)
				if(i.isdigit()): 
					print "\t" + "addi " + reg + ', ' + str(4*int(i))
				else:
					MOVE('$a0',i)
					print "\t" + "li $a1, 4"
					print "\t" + " mult $a0, $a1"
					print "\t" + "mflo $a0"
					print "\t" + "add " + reg + ' , ' + reg + ", $a0" 
				if(y.isdigit()):
					print "\t" + "li $a0, " + y
				else:
					MOVE('$a0',y)
				print "\t" + "sw $a0, 0(" + reg + ')'
		elif('&' in line):        # = x & y
			x = line[2]
			y = line[4]
			main.map_ptr[x] = y
			getreg.rd_del(x)
			getreg.memclear(x)
		elif("*" in line):        # = * x y      or = x * y
			if(line[2] == '*'):
				x = line[3]
				y = line[4]
				z = main.map_ptr[x]
				XequalY(z,y)
			else:
				x = line[2]
				y = line[4]
				z = main.map_ptr[y]
				XequalY(x,z)



	elif (op in ['+','-','/','*','%','&','|','^','>>','<<']):           # x = y op z  where x & y are variables and z can or cannot be
			x = line[2]
			y = line[3]
			z = line[4]
			if(z.isdigit()):
				reg = getreg.get_regx(x,y,lno)
				MOVE(reg,y)
				if (op in ['+','-','/','*','%','&','|','^']):
					COP(NAME(op), z, reg)
				elif( op == '>>'):
					COP('srl', z, reg)
				elif (op == '<<'):
					COP('sll', z, reg)
				UPDATE(x,reg)
			else:
				(reg,regz) = getreg.get_reg(x,y,z,lno)
				MOVE(reg,y)
				MOVE(regz,z)
				if (op in ['+','-','/','*','%','&','|','^']):
					VOP(NAME(op), regz, reg)
				elif( op == '>>'):
					VOP('srl', regz, reg)
				elif (op == '<<'):
					VOP('sll', regz, reg)
				UPDATE(x,reg)
				UPDATE(z,regz)
			if(op == '*' or op =='/'):
				print "\t" + "mflo " + reg 
			elif(op =='%'):
				print "\t" + "mfhi " + reg 
			

	elif op == '~':
		x = line[2]
		y = line[3]
		reg = getreg.get_regx(x,y,lno)
		MOVE(reg,y);
		print "\t" + "li $a0, -1"
		print "\t" + "xor " + reg + ' , ' + reg + ", $a0"
		UPDATE(x,reg)
		

	elif op == "goto":
		branch = int(line[2])
		print "\t" + "b " + "BLOCK" + str(main.block_get[branch])

	elif op == "ifgoto":
		x = line[-2]
		y = line[-1]
		relop = line[-3]
		branch = int(line[2])

		if(y.isdigit()):
			(reg,state) = getreg.check_reg(x,lno)
			if(state == -1):
				print "\t" + "lw " + reg + ", " + x
				getreg.rd_del(x)
				getreg.rd_add(reg,x)
			print "\t" + NAME(relop) + " " + reg + ", " + y + ", " + "BLOCK" + str(main.block_get[branch])
		else:
			(regx,state) = getreg.check_reg(x,lno)
			if(state == -1):
				print "\t" + "lw " + regx + ", " + x
				getreg.rd_del(x)
				getreg.rd_add(regx,x)
			(regy,state) = getreg.check_reg(y,lno)
			if(state == -1):
				print "\t" + "lw " + regy + ", " + y
				getreg.rd_del(y)
				getreg.rd_add(regy,y)
			print "\t" + NAME(relop) + " " + regx + ", " + regy + ", " + "BLOCK" + str(main.block_get[branch])
				
	elif op == 'label':
		x = line[2]
		print "\t" + x + ": "
		print "\t" + "addi $sp, $sp, -4"
		print "\t" + "sw $ra, 0($sp)"
	elif op == 'ret':
		if(len(line) > 2):                # value returning function
			x = line[2]
			if(x.isdigit()):
				print "\t" + "li $v0, " + x
			else:
				MOVE('$v0',x)
		print "\t" + "lw $ra, 0($sp)"
		print "\t" + "addi $sp, $sp, 4"
		print "\t" + "jr $ra"
 	elif op == 'call':
 	 	x = line[2]          # x contains the function name
 	 	print "\t" + "jal " + x
 	 	if(len(line)>3):     #value returning function
 	 		y = line[3]
 	 		reg = getreg.find_reg(lno)
			print "\t" + "addi " + reg + ", $v0, 0" 
			UPDATE(y,reg)
	elif op == 'print':
		x = line[2]
		if (x == 'newline'):
			print "\t" + "addi $a0, $0, 0xA" 
			print "\t" + "addi $v0, $0, 0xB" 
			print "\t" + "syscall"
		else:
			if x not in identifiers:
				print "\t" + "li $v0, 4"
			else:
				print "\t" + "li $v0, 1"
			if (x.isdigit()):
				print "\t" + "li $a0, " + x
			elif x in main.map_ptr:
				#print "ffoo"
				print "\t" + "la $a0, " + main.map_ptr[x]
			else:
				#print "foo"
				if x not in identifiers:
					print "\t" + "la $a0, " + x
				else:
	 				(reg,state) = getreg.check_reg(x,lno)
					if(state == -1):
						print "\t" + "lw " + reg + ", " + x
						getreg.rd_del(x)
						getreg.rd_add(reg,x)
					print "\t" + "move $a0, " + reg
			print "\t" + "syscall"
	elif ( op == 'scan'):
		x = line[2]
		reg = getreg.find_reg(lno)
		print "\t" + "li $v0, 5\n" + "\t" + "syscall"
		print "\t" + "move " + reg + ", $v0"
		UPDATE(x,reg)
	elif ( op == 'exit'):
		print "\t" + "li $v0, 10\n" + "\t" + "syscall"
	
	for x in line:
		getreg.update_dead(x,lno)
print "\n"	

# state -1 => new register is returned && x is in memory and not register
# state 1  => x ka register