{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II " "Info: Running Quartus II Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 19:27:42 2015 " "Info: Processing started: Sun Apr 05 19:27:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NS3_HWrev2_8 -c HW2_8 --analyze_file=C:\\Projects\\Altera\\NS3_HWrev3_0____11_12_13\\LA_Sync.v " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NS3_HWrev2_8 -c HW2_8 --analyze_file=C:\\Projects\\Altera\\NS3_HWrev3_0____11_12_13\\LA_Sync.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction la_sync.v(17) " "Error (10170): Verilog HDL syntax error at la_sync.v(17) near text \")\";  expecting a direction" {  } { { "la_sync.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/la_sync.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "la_sync.v(29) " "Warning (10268): Verilog HDL information at la_sync.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "la_sync.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/la_sync.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LA_Sync la_sync.v(6) " "Error (10112): Ignored design unit \"LA_Sync\" at la_sync.v(6) due to previous errors" {  } { { "la_sync.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/la_sync.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 0 s Quartus II " "Error: Quartus II Analyze Current File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Error: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 05 19:27:43 2015 " "Error: Processing ended: Sun Apr 05 19:27:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
