_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  172|  71.1k|        {
  173|  71.1k|            PHI_ASSERT(index < 3u);
  174|       |
  175|  71.1k|            switch (index.unsafe())
  176|  71.1k|            {
  177|  27.8k|                case 0:
  ------------------
  |  Branch (177:17): [True: 27.8k, False: 43.3k]
  ------------------
  178|  27.8k|                    return m_Arg1Type;
  179|       |
  180|  22.1k|                case 1:
  ------------------
  |  Branch (180:17): [True: 22.1k, False: 49.0k]
  ------------------
  181|  22.1k|                    return m_Arg2Type;
  182|       |
  183|  21.1k|                case 2:
  ------------------
  |  Branch (183:17): [True: 21.1k, False: 50.0k]
  ------------------
  184|  21.1k|                    return m_Arg3Type;
  185|       |
  186|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  187|      0|                default:
  ------------------
  |  Branch (187:17): [True: 0, False: 71.1k]
  ------------------
  188|      0|                    PHI_ASSERT_NOT_REACHED();
  189|      0|                    return m_Arg1Type;
  190|  71.1k|#endif
  191|  71.1k|            }
  192|  71.1k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  198|  18.5k|        {
  199|  18.5k|            phi::u8 number_of_argument_required = static_cast<phi::uint8_t>(0u);
  200|       |
  201|       |            // Count the number of argument we need
  202|  18.5k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 17.0k, False: 1.48k]
  ------------------
  203|  17.0k|            {
  204|  17.0k|                number_of_argument_required += static_cast<phi::uint8_t>(1u);
  205|  17.0k|            }
  206|  18.5k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 12.9k, False: 5.63k]
  ------------------
  207|  12.9k|            {
  208|  12.9k|                number_of_argument_required += static_cast<phi::uint8_t>(1u);
  209|  12.9k|            }
  210|  18.5k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (210:17): [True: 8.22k, False: 10.3k]
  ------------------
  211|  8.22k|            {
  212|  8.22k|                number_of_argument_required += static_cast<phi::uint8_t>(1u);
  213|  8.22k|            }
  214|       |
  215|  18.5k|            return number_of_argument_required;
  216|  18.5k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  219|  5.14M|        {
  220|  5.14M|            return m_RegisterAccessType;
  221|  5.14M|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  224|  18.5k|        {
  225|  18.5k|            return m_Executor;
  226|  18.5k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|  15.4M|    {
   38|  15.4M|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|  15.4M|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|  15.4M|                                         static_cast<underlying_t>(rhs));
   42|  15.4M|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|  15.4M|    {
   55|  15.4M|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|  15.4M|        return static_cast<underlying_t>(type & test) != 0;
   58|  15.4M|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
  205|  21.6k|    {
  206|  21.6k|        switch (value)
  207|  21.6k|        {
  208|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  209|      0|    case OpCode::name:                                                                             \
  210|      0|        return #name;
  211|       |
  212|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|    838|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    838|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 838, False: 20.7k]
  |  |  |  |  ------------------
  |  |  |  |  210|    838|        return #name;
  |  |  ------------------
  |  |   16|    838|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    672|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 672, False: 20.9k]
  |  |  |  |  ------------------
  |  |  |  |  210|    672|        return #name;
  |  |  ------------------
  |  |   17|    672|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    245|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 245, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    245|        return #name;
  |  |  ------------------
  |  |   18|    245|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    239|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 239, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    239|        return #name;
  |  |  ------------------
  |  |   19|    239|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    211|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 211, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    211|        return #name;
  |  |  ------------------
  |  |   20|    216|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    216|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 216, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    216|        return #name;
  |  |  ------------------
  |  |   21|    216|                                                                                                   \
  |  |   22|    216|    /* Sub */                                                                                      \
  |  |   23|    249|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    249|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 249, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    249|        return #name;
  |  |  ------------------
  |  |   24|    249|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 90, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     90|        return #name;
  |  |  ------------------
  |  |   25|    301|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    301|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 301, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    301|        return #name;
  |  |  ------------------
  |  |   26|    301|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 91, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     91|        return #name;
  |  |  ------------------
  |  |   27|    228|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    228|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 228, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    228|        return #name;
  |  |  ------------------
  |  |   28|    228|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    218|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 218, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    218|        return #name;
  |  |  ------------------
  |  |   29|    218|                                                                                                   \
  |  |   30|    218|    /* Multiplication */                                                                           \
  |  |   31|    347|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    347|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 347, False: 21.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    347|        return #name;
  |  |  ------------------
  |  |   32|    347|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    101|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 101, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    101|        return #name;
  |  |  ------------------
  |  |   33|    234|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    234|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 234, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    234|        return #name;
  |  |  ------------------
  |  |   34|    234|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  209|    118|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 118, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    118|        return #name;
  |  |  ------------------
  |  |   35|    227|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    227|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 227, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    227|        return #name;
  |  |  ------------------
  |  |   36|    227|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    100|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 100, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    100|        return #name;
  |  |  ------------------
  |  |   37|    100|                                                                                                   \
  |  |   38|    100|    /* Division */                                                                                 \
  |  |   39|    100|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 83, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     83|        return #name;
  |  |  ------------------
  |  |   40|     83|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |   41|     79|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |   42|    195|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    195|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 195, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    195|        return #name;
  |  |  ------------------
  |  |   43|    195|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |   44|     67|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |   45|     67|                                                                                                   \
  |  |   46|     67|    /* Shift left (logical) */                                                                     \
  |  |   47|    253|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    253|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 253, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    253|        return #name;
  |  |  ------------------
  |  |   48|    253|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    208|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 208, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    208|        return #name;
  |  |  ------------------
  |  |   49|    208|                                                                                                   \
  |  |   50|    208|    /* Shift right (logical) */                                                                    \
  |  |   51|    245|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    245|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 245, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    245|        return #name;
  |  |  ------------------
  |  |   52|    400|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    400|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 400, False: 21.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    400|        return #name;
  |  |  ------------------
  |  |   53|    400|                                                                                                   \
  |  |   54|    400|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|    400|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    261|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 261, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    261|        return #name;
  |  |  ------------------
  |  |   56|    261|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 83, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     83|        return #name;
  |  |  ------------------
  |  |   57|     83|                                                                                                   \
  |  |   58|     83|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    112|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    112|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 112, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    112|        return #name;
  |  |  ------------------
  |  |   60|    112|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 91, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     91|        return #name;
  |  |  ------------------
  |  |   61|     91|                                                                                                   \
  |  |   62|     91|    /* Logic */                                                                                    \
  |  |   63|     91|                                                                                                   \
  |  |   64|     91|    /* And */                                                                                      \
  |  |   65|     91|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 80, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     80|        return #name;
  |  |  ------------------
  |  |   66|    329|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    329|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 329, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    329|        return #name;
  |  |  ------------------
  |  |   67|    329|                                                                                                   \
  |  |   68|    329|    /* Or */                                                                                       \
  |  |   69|    329|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    205|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 205, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    205|        return #name;
  |  |  ------------------
  |  |   70|    205|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 80, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     80|        return #name;
  |  |  ------------------
  |  |   71|     80|                                                                                                   \
  |  |   72|     80|    /* XOR */                                                                                      \
  |  |   73|    100|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    100|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 100, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    100|        return #name;
  |  |  ------------------
  |  |   74|    391|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    391|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 391, False: 21.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    391|        return #name;
  |  |  ------------------
  |  |   75|    391|                                                                                                   \
  |  |   76|    391|    /* Set conditionals */                                                                         \
  |  |   77|    391|                                                                                                   \
  |  |   78|    391|    /* Less than */                                                                                \
  |  |   79|    391|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |   80|    220|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    220|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 220, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    220|        return #name;
  |  |  ------------------
  |  |   81|    220|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |   82|     96|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|     96|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 96, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     96|        return #name;
  |  |  ------------------
  |  |   83|     96|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |   84|    111|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    111|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 111, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    111|        return #name;
  |  |  ------------------
  |  |   85|    111|                                                                                                   \
  |  |   86|    111|    /* Greater than */                                                                             \
  |  |   87|    207|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    207|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 207, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    207|        return #name;
  |  |  ------------------
  |  |   88|    207|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 83, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     83|        return #name;
  |  |  ------------------
  |  |   89|    207|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    207|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 207, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    207|        return #name;
  |  |  ------------------
  |  |   90|    207|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 80, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     80|        return #name;
  |  |  ------------------
  |  |   91|    355|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    355|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 355, False: 21.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    355|        return #name;
  |  |  ------------------
  |  |   92|    447|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    447|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 447, False: 21.1k]
  |  |  |  |  ------------------
  |  |  |  |  210|    447|        return #name;
  |  |  ------------------
  |  |   93|    447|                                                                                                   \
  |  |   94|    447|    /* Less than or equal */                                                                       \
  |  |   95|    447|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |   96|    208|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    208|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 208, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    208|        return #name;
  |  |  ------------------
  |  |   97|    208|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |   98|    212|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    212|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 212, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    212|        return #name;
  |  |  ------------------
  |  |   99|    218|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    218|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 218, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    218|        return #name;
  |  |  ------------------
  |  |  100|    220|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    220|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 220, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    220|        return #name;
  |  |  ------------------
  |  |  101|    220|                                                                                                   \
  |  |  102|    220|    /* Greater than or equal */                                                                    \
  |  |  103|    220|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    214|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 214, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    214|        return #name;
  |  |  ------------------
  |  |  104|    438|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    438|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 438, False: 21.1k]
  |  |  |  |  ------------------
  |  |  |  |  210|    438|        return #name;
  |  |  ------------------
  |  |  105|    438|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    108|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 108, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    108|        return #name;
  |  |  ------------------
  |  |  106|    224|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    224|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 224, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    224|        return #name;
  |  |  ------------------
  |  |  107|    224|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     81|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 81, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     81|        return #name;
  |  |  ------------------
  |  |  108|     95|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     95|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 95, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     95|        return #name;
  |  |  ------------------
  |  |  109|     95|                                                                                                   \
  |  |  110|     95|    /* Equal */                                                                                    \
  |  |  111|     95|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     87|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 87, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     87|        return #name;
  |  |  ------------------
  |  |  112|     87|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 83, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     83|        return #name;
  |  |  ------------------
  |  |  113|    314|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    314|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 314, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    314|        return #name;
  |  |  ------------------
  |  |  114|    314|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    257|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 257, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    257|        return #name;
  |  |  ------------------
  |  |  115|    346|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    346|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 346, False: 21.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    346|        return #name;
  |  |  ------------------
  |  |  116|    346|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 86, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     86|        return #name;
  |  |  ------------------
  |  |  117|     86|                                                                                                   \
  |  |  118|     86|    /* Not equal */                                                                                \
  |  |  119|    211|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    211|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 211, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    211|        return #name;
  |  |  ------------------
  |  |  120|    211|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     84|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 84, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     84|        return #name;
  |  |  ------------------
  |  |  121|     89|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     89|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 89, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     89|        return #name;
  |  |  ------------------
  |  |  122|    123|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    123|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 123, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    123|        return #name;
  |  |  ------------------
  |  |  123|    123|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     92|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 92, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     92|        return #name;
  |  |  ------------------
  |  |  124|     92|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |  125|     82|                                                                                                   \
  |  |  126|     82|    /* Conditional branching */                                                                    \
  |  |  127|    102|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 102, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    102|        return #name;
  |  |  ------------------
  |  |  128|    103|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    103|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 103, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    103|        return #name;
  |  |  ------------------
  |  |  129|    103|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 91, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     91|        return #name;
  |  |  ------------------
  |  |  130|    692|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    692|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 692, False: 20.9k]
  |  |  |  |  ------------------
  |  |  |  |  210|    692|        return #name;
  |  |  ------------------
  |  |  131|    692|                                                                                                   \
  |  |  132|    692|    /* Unconditional branching */                                                                  \
  |  |  133|    692|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  209|     35|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 35, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     35|        return #name;
  |  |  ------------------
  |  |  134|    115|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    115|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 115, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    115|        return #name;
  |  |  ------------------
  |  |  135|    217|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    217|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 217, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    217|        return #name;
  |  |  ------------------
  |  |  136|    560|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    560|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 560, False: 21.0k]
  |  |  |  |  ------------------
  |  |  |  |  210|    560|        return #name;
  |  |  ------------------
  |  |  137|    560|                                                                                                   \
  |  |  138|    560|    /* Loading data */                                                                             \
  |  |  139|    560|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    219|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 219, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    219|        return #name;
  |  |  ------------------
  |  |  140|    219|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  141|     67|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  142|     78|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     78|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 78, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     78|        return #name;
  |  |  ------------------
  |  |  143|    284|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    284|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 284, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    284|        return #name;
  |  |  ------------------
  |  |  144|    326|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    326|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 326, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    326|        return #name;
  |  |  ------------------
  |  |  145|    326|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  146|     67|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  147|     67|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  148|     67|                                                                                                   \
  |  |  149|     67|    /* Storing data */                                                                             \
  |  |  150|    206|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    206|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 206, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    206|        return #name;
  |  |  ------------------
  |  |  151|    206|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     71|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 71, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     71|        return #name;
  |  |  ------------------
  |  |  152|     71|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     66|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 66, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     66|        return #name;
  |  |  ------------------
  |  |  153|    194|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    194|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 194, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    194|        return #name;
  |  |  ------------------
  |  |  154|    194|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     66|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 66, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     66|        return #name;
  |  |  ------------------
  |  |  155|    272|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    272|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 272, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    272|        return #name;
  |  |  ------------------
  |  |  156|    402|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    402|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 402, False: 21.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    402|        return #name;
  |  |  ------------------
  |  |  157|    402|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  158|     67|                                                                                                   \
  |  |  159|     67|    /* Moving data */                                                                              \
  |  |  160|    219|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    219|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 219, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    219|        return #name;
  |  |  ------------------
  |  |  161|    219|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     84|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 84, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     84|        return #name;
  |  |  ------------------
  |  |  162|    240|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  209|    240|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 240, False: 21.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    240|        return #name;
  |  |  ------------------
  |  |  163|    240|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  209|    212|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 212, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    212|        return #name;
  |  |  ------------------
  |  |  164|    212|                                                                                                   \
  |  |  165|    212|    /* Converting data */                                                                          \
  |  |  166|    212|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |  167|     93|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     93|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 93, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     93|        return #name;
  |  |  ------------------
  |  |  168|     93|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 85, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     85|        return #name;
  |  |  ------------------
  |  |  169|     85|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     84|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 84, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     84|        return #name;
  |  |  ------------------
  |  |  170|     89|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     89|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 89, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     89|        return #name;
  |  |  ------------------
  |  |  171|     98|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     98|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 98, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     98|        return #name;
  |  |  ------------------
  |  |  172|     98|                                                                                                   \
  |  |  173|     98|    /* Other */                                                                                    \
  |  |  174|     98|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     75|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 75, False: 21.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|     75|        return #name;
  |  |  ------------------
  |  |  175|    205|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    205|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 205, False: 21.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    205|        return #name;
  |  |  ------------------
  |  |  176|  1.36k|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  209|  1.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 1.36k, False: 20.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|  1.36k|        return #name;
  |  |  ------------------
  ------------------
  213|       |
  214|      0|#undef DLX_ENUM_OPCODE_IMPL
  215|       |
  216|      0|            default:
  ------------------
  |  Branch (216:13): [True: 0, False: 21.6k]
  ------------------
  217|      0|                PHI_ASSERT_NOT_REACHED();
  218|  21.6k|        }
  219|  21.6k|    }

_ZN3dlx20IsReservedIdentifierEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   30|  7.36k|    {
   31|  7.36k|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (31:13): [True: 127, False: 7.23k]
  ------------------
   32|    127|        {
   33|    127|            return true;
   34|    127|        }
   35|       |
   36|  7.23k|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (36:13): [True: 71, False: 7.16k]
  ------------------
   37|     71|        {
   38|     71|            return true;
   39|     71|        }
   40|       |
   41|  7.16k|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (41:13): [True: 723, False: 6.44k]
  ------------------
   42|    723|        {
   43|    723|            return true;
   44|    723|        }
   45|       |
   46|  6.44k|        if (IsFPSR(token))
  ------------------
  |  Branch (46:13): [True: 0, False: 6.44k]
  ------------------
   47|      0|        {
   48|      0|            return true;
   49|      0|        }
   50|       |
   51|  6.44k|        return false;
   52|  6.44k|    }
_ZN3dlx17IsValidIdentifierEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   55|  6.44k|    {
   56|  6.44k|        if (token.is_empty())
  ------------------
  |  Branch (56:13): [True: 0, False: 6.44k]
  ------------------
   57|      0|        {
   58|      0|            return false;
   59|      0|        }
   60|       |
   61|  6.44k|        const char first_char = token.at(0u);
   62|       |
   63|  6.44k|        if (token.length() == 1u)
  ------------------
  |  Branch (63:13): [True: 1.44k, False: 4.99k]
  ------------------
   64|  1.44k|        {
   65|  1.44k|            return phi::is_alpha(first_char);
   66|  1.44k|        }
   67|       |
   68|  4.99k|        phi::boolean just_under_scores = (first_char == '_');
   69|  4.99k|        if (!phi::is_alpha(first_char) && (first_char != '_'))
  ------------------
  |  Branch (69:13): [True: 1.60k, False: 3.38k]
  |  Branch (69:13): [True: 1.44k, False: 3.55k]
  |  Branch (69:43): [True: 1.44k, False: 164]
  ------------------
   70|  1.44k|        {
   71|  1.44k|            return false;
   72|  1.44k|        }
   73|       |
   74|  20.6k|        for (phi::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (74:37): [True: 18.3k, False: 2.32k]
  ------------------
   75|  18.3k|        {
   76|  18.3k|            const char c{token.at(index)};
   77|       |
   78|  18.3k|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (78:17): [True: 8.03k, False: 10.2k]
  ------------------
   79|  8.03k|            {
   80|  8.03k|                just_under_scores = false;
   81|  8.03k|            }
   82|  10.2k|            else if (c == '_')
  ------------------
  |  Branch (82:22): [True: 9.04k, False: 1.22k]
  ------------------
   83|  9.04k|            {
   84|  9.04k|                continue;
   85|  9.04k|            }
   86|  1.22k|            else
   87|  1.22k|            {
   88|  1.22k|                return false;
   89|  1.22k|            }
   90|  18.3k|        }
   91|       |
   92|  2.32k|        return !just_under_scores;
   93|  3.55k|    }
_ZN3dlx11ParseNumberEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   98|  70.2k|    {
   99|  70.2k|        if (token.is_empty())
  ------------------
  |  Branch (99:13): [True: 0, False: 70.2k]
  ------------------
  100|      0|        {
  101|      0|            return {};
  102|      0|        }
  103|       |
  104|  70.2k|        if (token.length() == 1u)
  ------------------
  |  Branch (104:13): [True: 7.42k, False: 62.8k]
  ------------------
  105|  7.42k|        {
  106|  7.42k|            if (phi::is_digit(token.at(0u)))
  ------------------
  |  Branch (106:17): [True: 2.21k, False: 5.20k]
  ------------------
  107|  2.21k|            {
  108|  2.21k|                return static_cast<phi::int16_t>(token.at(0u) - '0');
  109|  2.21k|            }
  110|       |
  111|  5.20k|            return {};
  112|  7.42k|        }
  113|       |
  114|       |        // Disallow trailing separators
  115|  62.8k|        if (token.at(token.length() - 1u) == '\'')
  ------------------
  |  Branch (115:13): [True: 80, False: 62.7k]
  ------------------
  116|     80|        {
  117|     80|            return {};
  118|     80|        }
  119|       |
  120|  62.7k|        phi::int32_t number{0};
  121|  62.7k|        phi::boolean is_negative{false};
  122|  62.7k|        phi::boolean starts_with_zero{false};
  123|  62.7k|        phi::boolean parsing_binary{false};
  124|  62.7k|        phi::boolean parsing_octal{false};
  125|  62.7k|        phi::boolean parsing_hexadecimal{false};
  126|  62.7k|        phi::boolean parsed_something{false};
  127|  62.7k|        phi::boolean parsed_separator{false};
  128|       |
  129|       |        // TODO: Move x'th character checks out of the for loop
  130|       |
  131|  69.5k|        for (phi::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (131:37): [True: 68.6k, False: 930]
  ------------------
  132|  68.6k|        {
  133|  68.6k|            const char c{token.at(index)};
  134|       |
  135|       |            // First character
  136|  68.6k|            if (index == 0u)
  ------------------
  |  Branch (136:17): [True: 62.7k, False: 5.90k]
  ------------------
  137|  62.7k|            {
  138|  62.7k|                if (c == '+')
  ------------------
  |  Branch (138:21): [True: 66, False: 62.6k]
  ------------------
  139|     66|                {
  140|     66|                    continue;
  141|     66|                }
  142|       |
  143|  62.6k|                if (c == '-')
  ------------------
  |  Branch (143:21): [True: 240, False: 62.4k]
  ------------------
  144|    240|                {
  145|    240|                    is_negative = true;
  146|    240|                    continue;
  147|    240|                }
  148|       |
  149|  62.4k|                if (c == '0')
  ------------------
  |  Branch (149:21): [True: 2.26k, False: 60.1k]
  ------------------
  150|  2.26k|                {
  151|  2.26k|                    starts_with_zero = true;
  152|  2.26k|                    continue;
  153|  2.26k|                }
  154|       |
  155|  60.1k|                if (c == '\'')
  ------------------
  |  Branch (155:21): [True: 66, False: 60.1k]
  ------------------
  156|     66|                {
  157|     66|                    return {};
  158|     66|                }
  159|  60.1k|            }
  160|       |
  161|       |            // Second character
  162|  66.0k|            if (index == 1u)
  ------------------
  |  Branch (162:17): [True: 2.88k, False: 63.1k]
  ------------------
  163|  2.88k|            {
  164|  2.88k|                if (starts_with_zero)
  ------------------
  |  Branch (164:21): [True: 2.26k, False: 620]
  ------------------
  165|  2.26k|                {
  166|       |                    // Binary
  167|  2.26k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (167:25): [True: 337, False: 1.92k]
  |  Branch (167:37): [True: 201, False: 1.72k]
  ------------------
  168|    538|                    {
  169|    538|                        parsing_binary = true;
  170|    538|                        continue;
  171|    538|                    }
  172|       |
  173|       |                    // Hexadecimal
  174|  1.72k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (174:25): [True: 569, False: 1.15k]
  |  Branch (174:37): [True: 71, False: 1.08k]
  ------------------
  175|    640|                    {
  176|    640|                        parsing_hexadecimal = true;
  177|    640|                        continue;
  178|    640|                    }
  179|       |
  180|       |                    // Octal
  181|  1.08k|                    parsing_octal = true;
  182|  1.08k|                }
  183|  2.88k|            }
  184|       |
  185|       |            // Handle separators
  186|  64.8k|            if (c == '\'')
  ------------------
  |  Branch (186:17): [True: 138, False: 64.7k]
  ------------------
  187|    138|            {
  188|    138|                if (parsed_separator)
  ------------------
  |  Branch (188:21): [True: 66, False: 72]
  ------------------
  189|     66|                {
  190|     66|                    return {};
  191|     66|                }
  192|       |
  193|     72|                parsed_separator = true;
  194|     72|                continue;
  195|    138|            }
  196|       |
  197|       |            // Check for over/underflow
  198|  64.7k|            if (is_negative && (-number < std::numeric_limits<phi::int16_t>::min()))
  ------------------
  |  Branch (198:17): [True: 250, False: 64.4k]
  |  Branch (198:32): [True: 0, False: 250]
  ------------------
  199|      0|            {
  200|       |                // Would underflow
  201|      0|                return {};
  202|      0|            }
  203|  64.7k|            if (!is_negative && (number > std::numeric_limits<phi::int16_t>::max()))
  ------------------
  |  Branch (203:17): [True: 64.4k, False: 250]
  |  Branch (203:17): [True: 0, False: 64.7k]
  |  Branch (203:33): [True: 0, False: 64.4k]
  ------------------
  204|      0|            {
  205|       |                // Would overflow
  206|      0|                return {};
  207|      0|            }
  208|       |
  209|  64.7k|            parsed_separator = false;
  210|  64.7k|            parsed_something = true;
  211|       |
  212|  64.7k|            if (parsing_binary)
  ------------------
  |  Branch (212:17): [True: 689, False: 64.0k]
  ------------------
  213|    689|            {
  214|    689|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (214:21): [True: 211, False: 478]
  ------------------
  215|    211|                {
  216|    211|                    return {};
  217|    211|                }
  218|       |
  219|    478|                number <<= 1;
  220|    478|                number |= (c - '0');
  221|    478|            }
  222|  64.0k|            else if (parsing_octal)
  ------------------
  |  Branch (222:22): [True: 1.85k, False: 62.1k]
  ------------------
  223|  1.85k|            {
  224|  1.85k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (224:21): [True: 1.06k, False: 788]
  ------------------
  225|  1.06k|                {
  226|  1.06k|                    return {};
  227|  1.06k|                }
  228|       |
  229|    788|                number <<= 3;
  230|    788|                number |= (c - '0');
  231|    788|            }
  232|  62.1k|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (232:22): [True: 1.02k, False: 61.1k]
  ------------------
  233|  1.02k|            {
  234|  1.02k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (234:21): [True: 363, False: 663]
  ------------------
  235|    363|                {
  236|    363|                    return {};
  237|    363|                }
  238|       |
  239|    663|                number <<= 4;
  240|    663|                number |= phi::hex_digit_value(c).unsafe();
  241|    663|            }
  242|  61.1k|            else
  243|  61.1k|            {
  244|  61.1k|                if (!phi::is_digit(c))
  ------------------
  |  Branch (244:21): [True: 59.9k, False: 1.15k]
  ------------------
  245|  59.9k|                {
  246|  59.9k|                    return {};
  247|  59.9k|                }
  248|       |
  249|       |                // Disallow leading zeros
  250|  1.15k|                if (number == 0 && c == '0')
  ------------------
  |  Branch (250:21): [True: 452, False: 699]
  |  Branch (250:36): [True: 66, False: 386]
  ------------------
  251|     66|                {
  252|     66|                    return {};
  253|     66|                }
  254|       |
  255|  1.08k|                number *= 10;
  256|  1.08k|                number += (c - '0');
  257|  1.08k|            }
  258|  64.7k|        }
  259|       |
  260|    930|        if (parsed_something)
  ------------------
  |  Branch (260:13): [True: 822, False: 108]
  ------------------
  261|    822|        {
  262|       |            // Check for over/underflow
  263|    822|            if (is_negative && (-number < std::numeric_limits<phi::int16_t>::min()))
  ------------------
  |  Branch (263:17): [True: 66, False: 756]
  |  Branch (263:32): [True: 0, False: 66]
  ------------------
  264|      0|            {
  265|       |                // Would underflow
  266|      0|                return {};
  267|      0|            }
  268|    822|            if (!is_negative && (number > std::numeric_limits<phi::int16_t>::max()))
  ------------------
  |  Branch (268:17): [True: 756, False: 66]
  |  Branch (268:17): [True: 0, False: 822]
  |  Branch (268:33): [True: 0, False: 756]
  ------------------
  269|      0|            {
  270|       |                // Would overflow
  271|      0|                return {};
  272|      0|            }
  273|       |
  274|    822|            if (is_negative)
  ------------------
  |  Branch (274:17): [True: 66, False: 756]
  ------------------
  275|     66|            {
  276|     66|                return static_cast<phi::int16_t>(-number);
  277|     66|            }
  278|       |
  279|    756|            return static_cast<phi::int16_t>(number);
  280|    822|        }
  281|       |
  282|    108|        return {};
  283|    930|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
   96|  9.04k|    {
   97|  9.04k|        switch (value)
   98|  9.04k|        {
   99|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
  100|      0|    case IntRegisterID::name:                                                                      \
  101|      0|        return #name;
  102|       |
  103|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  1.37k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |  100|  1.37k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 1.37k, False: 7.66k]
  |  |  |  |  ------------------
  |  |  |  |  101|  1.37k|        return #name;
  |  |  ------------------
  |  |   14|  3.51k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |  100|  3.51k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 3.51k, False: 5.53k]
  |  |  |  |  ------------------
  |  |  |  |  101|  3.51k|        return #name;
  |  |  ------------------
  |  |   15|  3.51k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |  100|     41|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 41, False: 9.00k]
  |  |  |  |  ------------------
  |  |  |  |  101|     41|        return #name;
  |  |  ------------------
  |  |   16|    862|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |  100|    862|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 862, False: 8.18k]
  |  |  |  |  ------------------
  |  |  |  |  101|    862|        return #name;
  |  |  ------------------
  |  |   17|    862|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |  100|    391|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 391, False: 8.65k]
  |  |  |  |  ------------------
  |  |  |  |  101|    391|        return #name;
  |  |  ------------------
  |  |   18|    391|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |  100|     38|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 38, False: 9.00k]
  |  |  |  |  ------------------
  |  |  |  |  101|     38|        return #name;
  |  |  ------------------
  |  |   19|     38|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |  100|     29|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 29, False: 9.01k]
  |  |  |  |  ------------------
  |  |  |  |  101|     29|        return #name;
  |  |  ------------------
  |  |   20|     29|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |  100|     20|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 20, False: 9.02k]
  |  |  |  |  ------------------
  |  |  |  |  101|     20|        return #name;
  |  |  ------------------
  |  |   21|     71|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |  100|     71|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 71, False: 8.97k]
  |  |  |  |  ------------------
  |  |  |  |  101|     71|        return #name;
  |  |  ------------------
  |  |   22|     71|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |  100|     55|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 55, False: 8.99k]
  |  |  |  |  ------------------
  |  |  |  |  101|     55|        return #name;
  |  |  ------------------
  |  |   23|     55|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |  100|     25|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 25, False: 9.02k]
  |  |  |  |  ------------------
  |  |  |  |  101|     25|        return #name;
  |  |  ------------------
  |  |   24|     61|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |  100|     61|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 61, False: 8.98k]
  |  |  |  |  ------------------
  |  |  |  |  101|     61|        return #name;
  |  |  ------------------
  |  |   25|     61|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |  100|     10|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 10, False: 9.03k]
  |  |  |  |  ------------------
  |  |  |  |  101|     10|        return #name;
  |  |  ------------------
  |  |   26|     53|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |  100|     53|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 53, False: 8.99k]
  |  |  |  |  ------------------
  |  |  |  |  101|     53|        return #name;
  |  |  ------------------
  |  |   27|     53|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |  100|      3|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 3, False: 9.04k]
  |  |  |  |  ------------------
  |  |  |  |  101|      3|        return #name;
  |  |  ------------------
  |  |   28|    112|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |  100|    112|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 112, False: 8.93k]
  |  |  |  |  ------------------
  |  |  |  |  101|    112|        return #name;
  |  |  ------------------
  |  |   29|    192|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |  100|    192|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 192, False: 8.85k]
  |  |  |  |  ------------------
  |  |  |  |  101|    192|        return #name;
  |  |  ------------------
  |  |   30|    192|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |  100|     30|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 30, False: 9.01k]
  |  |  |  |  ------------------
  |  |  |  |  101|     30|        return #name;
  |  |  ------------------
  |  |   31|     39|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |  100|     39|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 39, False: 9.00k]
  |  |  |  |  ------------------
  |  |  |  |  101|     39|        return #name;
  |  |  ------------------
  |  |   32|     39|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |  100|     11|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 11, False: 9.03k]
  |  |  |  |  ------------------
  |  |  |  |  101|     11|        return #name;
  |  |  ------------------
  |  |   33|    210|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |  100|    210|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 210, False: 8.83k]
  |  |  |  |  ------------------
  |  |  |  |  101|    210|        return #name;
  |  |  ------------------
  |  |   34|    528|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |  100|    528|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 528, False: 8.51k]
  |  |  |  |  ------------------
  |  |  |  |  101|    528|        return #name;
  |  |  ------------------
  |  |   35|    528|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |  100|      2|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 2, False: 9.04k]
  |  |  |  |  ------------------
  |  |  |  |  101|      2|        return #name;
  |  |  ------------------
  |  |   36|    102|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |  100|    102|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 102, False: 8.94k]
  |  |  |  |  ------------------
  |  |  |  |  101|    102|        return #name;
  |  |  ------------------
  |  |   37|    102|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |  100|     37|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 37, False: 9.00k]
  |  |  |  |  ------------------
  |  |  |  |  101|     37|        return #name;
  |  |  ------------------
  |  |   38|     37|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |  100|     15|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 15, False: 9.03k]
  |  |  |  |  ------------------
  |  |  |  |  101|     15|        return #name;
  |  |  ------------------
  |  |   39|    504|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |  100|    504|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 504, False: 8.54k]
  |  |  |  |  ------------------
  |  |  |  |  101|    504|        return #name;
  |  |  ------------------
  |  |   40|    504|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |  100|    179|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 179, False: 8.86k]
  |  |  |  |  ------------------
  |  |  |  |  101|    179|        return #name;
  |  |  ------------------
  |  |   41|    179|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |  100|     11|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 11, False: 9.03k]
  |  |  |  |  ------------------
  |  |  |  |  101|     11|        return #name;
  |  |  ------------------
  |  |   42|     11|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |  100|      7|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 7, False: 9.03k]
  |  |  |  |  ------------------
  |  |  |  |  101|      7|        return #name;
  |  |  ------------------
  |  |   43|    229|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |  100|    229|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 229, False: 8.81k]
  |  |  |  |  ------------------
  |  |  |  |  101|    229|        return #name;
  |  |  ------------------
  |  |   44|    288|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |  100|    288|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 288, False: 8.75k]
  |  |  |  |  ------------------
  |  |  |  |  101|    288|        return #name;
  |  |  ------------------
  ------------------
  104|       |
  105|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  106|       |
  107|      0|            default:
  ------------------
  |  Branch (107:13): [True: 0, False: 9.04k]
  ------------------
  108|      0|                PHI_ASSERT_NOT_REACHED();
  109|  9.04k|        }
  110|  9.04k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
  133|  2.91k|    {
  134|  2.91k|        switch (value)
  135|  2.91k|        {
  136|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  137|      0|    case FloatRegisterID::name:                                                                    \
  138|      0|        return #name;
  139|       |
  140|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|    116|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  137|    116|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 116, False: 2.80k]
  |  |  |  |  ------------------
  |  |  |  |  138|    116|        return #name;
  |  |  ------------------
  |  |   48|    116|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  137|    106|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 106, False: 2.81k]
  |  |  |  |  ------------------
  |  |  |  |  138|    106|        return #name;
  |  |  ------------------
  |  |   49|    106|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  137|     28|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 28, False: 2.88k]
  |  |  |  |  ------------------
  |  |  |  |  138|     28|        return #name;
  |  |  ------------------
  |  |   50|     28|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   51|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   52|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   53|     13|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  137|     13|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 13, False: 2.90k]
  |  |  |  |  ------------------
  |  |  |  |  138|     13|        return #name;
  |  |  ------------------
  |  |   54|     13|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   55|     95|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  137|     95|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 95, False: 2.82k]
  |  |  |  |  ------------------
  |  |  |  |  138|     95|        return #name;
  |  |  ------------------
  |  |   56|     95|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  137|     80|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 80, False: 2.83k]
  |  |  |  |  ------------------
  |  |  |  |  138|     80|        return #name;
  |  |  ------------------
  |  |   57|     80|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  137|      8|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 8, False: 2.90k]
  |  |  |  |  ------------------
  |  |  |  |  138|      8|        return #name;
  |  |  ------------------
  |  |   58|      8|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  137|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 1, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      1|        return #name;
  |  |  ------------------
  |  |   59|      2|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   60|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  137|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 4, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      4|        return #name;
  |  |  ------------------
  |  |   61|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  137|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 3, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      3|        return #name;
  |  |  ------------------
  |  |   62|      9|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  137|      9|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 9, False: 2.90k]
  |  |  |  |  ------------------
  |  |  |  |  138|      9|        return #name;
  |  |  ------------------
  |  |   63|    195|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  137|    195|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 195, False: 2.72k]
  |  |  |  |  ------------------
  |  |  |  |  138|    195|        return #name;
  |  |  ------------------
  |  |   64|    195|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  137|     83|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 83, False: 2.83k]
  |  |  |  |  ------------------
  |  |  |  |  138|     83|        return #name;
  |  |  ------------------
  |  |   65|     83|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  137|     58|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 58, False: 2.85k]
  |  |  |  |  ------------------
  |  |  |  |  138|     58|        return #name;
  |  |  ------------------
  |  |   66|     58|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   67|  1.54k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  137|  1.54k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 1.54k, False: 1.37k]
  |  |  |  |  ------------------
  |  |  |  |  138|  1.54k|        return #name;
  |  |  ------------------
  |  |   68|  1.54k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  137|     24|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 24, False: 2.89k]
  |  |  |  |  ------------------
  |  |  |  |  138|     24|        return #name;
  |  |  ------------------
  |  |   69|     24|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  137|      9|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 9, False: 2.90k]
  |  |  |  |  ------------------
  |  |  |  |  138|      9|        return #name;
  |  |  ------------------
  |  |   70|      9|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   71|     15|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  137|     15|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 15, False: 2.90k]
  |  |  |  |  ------------------
  |  |  |  |  138|     15|        return #name;
  |  |  ------------------
  |  |   72|     15|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  137|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 1, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      1|        return #name;
  |  |  ------------------
  |  |   73|    326|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  137|    326|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 326, False: 2.59k]
  |  |  |  |  ------------------
  |  |  |  |  138|    326|        return #name;
  |  |  ------------------
  |  |   74|    326|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   75|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  137|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 6, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      6|        return #name;
  |  |  ------------------
  |  |   76|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 2.91k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   77|     90|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  137|     90|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 90, False: 2.82k]
  |  |  |  |  ------------------
  |  |  |  |  138|     90|        return #name;
  |  |  ------------------
  |  |   78|     90|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  137|     72|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 72, False: 2.84k]
  |  |  |  |  ------------------
  |  |  |  |  138|     72|        return #name;
  |  |  ------------------
  ------------------
  141|       |
  142|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  143|       |
  144|      0|            default:
  ------------------
  |  Branch (144:13): [True: 0, False: 2.91k]
  ------------------
  145|      0|                PHI_ASSERT_NOT_REACHED();
  146|  2.91k|        }
  147|  2.91k|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|   409k|        {
   12|   409k|            m_Value = value;
   13|   409k|        }
_ZNK3dlx14StatusRegister3GetEv:
   16|   238k|        {
   17|   238k|            return m_Value;
   18|   238k|        }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|  1.26k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finalized);
   61|       |#endif
   62|       |
   63|  1.26k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 11.3k, False: 0]
  ------------------
   64|  11.3k|            {
   65|  11.3k|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 1.26k, False: 10.1k]
  ------------------
   66|  1.26k|                {
   67|  1.26k|                    return &token;
   68|  1.26k|                }
   69|  11.3k|            }
   70|       |
   71|      0|            return nullptr;
   72|  1.26k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEERNS4_7integerImEESC_EEEvDpOT_:
   24|  63.6k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finalized);
   27|       |#endif
   28|       |
   29|  63.6k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  63.6k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|  98.7k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finalized);
   27|       |#endif
   28|       |
   29|  98.7k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  98.7k|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEERNS5_7integerImEESD_EEEvDpOT_:
   24|  11.4k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finalized);
   27|       |#endif
   28|       |
   29|  11.4k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  11.4k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
    8|   488k|    {
    9|   488k|        m_Value = val;
   10|   488k|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   13|  1.77M|    {
   14|  1.77M|        return m_Value;
   15|  1.77M|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   16|  18.5k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   21|  10.6k|    {
   22|  10.6k|        PHI_ASSERT(argument_number < 3u);
   23|       |
   24|  10.6k|        switch (argument_number.unsafe())
   25|  10.6k|        {
   26|  4.67k|            case 0u:
  ------------------
  |  Branch (26:13): [True: 4.67k, False: 5.99k]
  ------------------
   27|  4.67k|                m_Arg1 = argument;
   28|  4.67k|                break;
   29|  3.55k|            case 1u:
  ------------------
  |  Branch (29:13): [True: 3.55k, False: 7.11k]
  ------------------
   30|  3.55k|                m_Arg2 = argument;
   31|  3.55k|                break;
   32|  2.44k|            case 2u:
  ------------------
  |  Branch (32:13): [True: 2.44k, False: 8.22k]
  ------------------
   33|  2.44k|                m_Arg3 = argument;
   34|  2.44k|                break;
   35|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   36|      0|            default:
  ------------------
  |  Branch (36:13): [True: 0, False: 10.6k]
  ------------------
   37|      0|                PHI_ASSERT_NOT_REACHED();
   38|  10.6k|#endif
   39|  10.6k|        }
   40|  10.6k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   79|  5.14M|    {
   80|  5.14M|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   81|  5.14M|    }
_ZNK3dlx11Instruction7GetInfoEv:
   84|  5.14M|    {
   85|  5.14M|        return m_Info;
   86|  5.14M|    }

_ZN3dlx19InstructionArgumentC2Ev:
   21|  66.3k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   24|  30.8M|    {
   25|  30.8M|        return m_Type;
   26|  30.8M|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   73|  6.48M|    {
   74|  6.48M|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   75|       |
   76|  6.48M|        return register_int;
   77|  6.48M|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   80|  1.43M|    {
   81|  1.43M|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   82|       |
   83|  1.43M|        return register_float;
   84|  1.43M|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   88|   863k|    {
   89|   863k|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   90|       |
   91|   863k|        return immediate_value;
   92|   863k|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  103|   431k|    {
  104|   431k|        PHI_ASSERT(m_Type == ArgumentType::Label);
  105|       |
  106|   431k|        return label;
  107|   431k|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  166|  6.74k|    {
  167|  6.74k|        InstructionArgument arg;
  168|  6.74k|        arg.m_Type                   = ArgumentType::IntRegister;
  169|  6.74k|        arg.register_int.register_id = id;
  170|  6.74k|        return arg;
  171|  6.74k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  174|  1.95k|    {
  175|  1.95k|        InstructionArgument arg;
  176|  1.95k|        arg.m_Type                     = ArgumentType::FloatRegister;
  177|  1.95k|        arg.register_float.register_id = id;
  178|  1.95k|        return arg;
  179|  1.95k|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  182|  1.26k|    {
  183|  1.26k|        InstructionArgument arg;
  184|  1.26k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  185|  1.26k|        arg.immediate_value.signed_value = value;
  186|  1.26k|        return arg;
  187|  1.26k|    }
_ZN3dlx33ConstructInstructionArgumentLabelEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  200|    696|    {
  201|    696|        InstructionArgument arg;
  202|    696|        arg.m_Type           = ArgumentType::Label;
  203|    696|        arg.label.label_name = label_name;
  204|    696|        return arg;
  205|    696|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  350|   236k|        {
  351|   236k|            const auto& dest_reg = arg1.AsRegisterInt();
  352|   236k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  353|   236k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  354|       |
  355|   236k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  356|   236k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  357|       |
  358|   236k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  359|   236k|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  363|  25.7k|        {
  364|  25.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  365|  25.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  366|  25.7k|            const auto& imm_value = arg3.AsImmediateValue();
  367|       |
  368|  25.7k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  369|       |
  370|  25.7k|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  371|  25.7k|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  375|  50.6k|        {
  376|  50.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  377|  50.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  378|  50.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  379|       |
  380|  50.6k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  381|  50.6k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  382|       |
  383|  50.6k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  384|  50.6k|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  388|  18.7k|        {
  389|  18.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  390|  18.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  391|  18.7k|            const auto& imm_value = arg3.AsImmediateValue();
  392|       |
  393|  18.7k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  394|       |
  395|  18.7k|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  396|  18.7k|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  400|  16.4k|        {
  401|  16.4k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  402|  16.4k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  403|  16.4k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  404|       |
  405|  16.4k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  406|  16.4k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  407|       |
  408|  16.4k|            const phi::f32 new_value = lhs_value + rhs_value;
  409|       |
  410|  16.4k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  411|  16.4k|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  415|  14.0k|        {
  416|  14.0k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  417|  14.0k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  418|  14.0k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  419|       |
  420|  14.0k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  421|  14.0k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  422|       |
  423|  14.0k|            const phi::f64 new_value = lhs_value + rhs_value;
  424|       |
  425|  14.0k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  426|  14.0k|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  430|  64.8k|        {
  431|  64.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  432|  64.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  433|  64.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  434|       |
  435|  64.8k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  436|  64.8k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  437|       |
  438|  64.8k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  439|  64.8k|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  443|  18.1k|        {
  444|  18.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  445|  18.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  446|  18.1k|            const auto& imm_value = arg3.AsImmediateValue();
  447|       |
  448|  18.1k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  449|       |
  450|  18.1k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  451|  18.1k|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  455|   125k|        {
  456|   125k|            const auto& dest_reg = arg1.AsRegisterInt();
  457|   125k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  458|   125k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  459|       |
  460|   125k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  461|   125k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  462|       |
  463|   125k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  464|   125k|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  468|  18.4k|        {
  469|  18.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  470|  18.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  471|  18.4k|            const auto& imm_value = arg3.AsImmediateValue();
  472|       |
  473|  18.4k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  474|       |
  475|  18.4k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  476|  18.4k|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  480|  22.7k|        {
  481|  22.7k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  482|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  483|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  484|       |
  485|  22.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  486|  22.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  487|       |
  488|  22.7k|            const phi::f32 new_value = lhs_value - rhs_value;
  489|       |
  490|  22.7k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  491|  22.7k|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  495|  12.5k|        {
  496|  12.5k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  497|  12.5k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  498|  12.5k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  499|       |
  500|  12.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  501|  12.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  502|       |
  503|  12.5k|            const phi::f64 new_value = lhs_value - rhs_value;
  504|       |
  505|  12.5k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  506|  12.5k|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  510|  65.7k|        {
  511|  65.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  512|  65.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  513|  65.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  514|       |
  515|  65.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  516|  65.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  517|       |
  518|  65.7k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  519|  65.7k|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  523|  38.8k|        {
  524|  38.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  525|  38.8k|            const auto& src_reg   = arg2.AsRegisterInt();
  526|  38.8k|            const auto& imm_value = arg3.AsImmediateValue();
  527|       |
  528|  38.8k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  529|       |
  530|  38.8k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  531|  38.8k|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  535|  32.9k|        {
  536|  32.9k|            const auto& dest_reg = arg1.AsRegisterInt();
  537|  32.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  538|  32.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  539|       |
  540|  32.9k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  541|  32.9k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  542|       |
  543|  32.9k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  544|  32.9k|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  548|  28.6k|        {
  549|  28.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  550|  28.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  551|  28.6k|            const auto& imm_value = arg3.AsImmediateValue();
  552|       |
  553|  28.6k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  554|       |
  555|  28.6k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  556|  28.6k|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  560|  16.0k|        {
  561|  16.0k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  562|  16.0k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  563|  16.0k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  564|       |
  565|  16.0k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  566|  16.0k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  567|       |
  568|  16.0k|            const phi::f32 new_value = lhs_value * rhs_value;
  569|       |
  570|  16.0k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  571|  16.0k|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  575|  17.0k|        {
  576|  17.0k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  577|  17.0k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  578|  17.0k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  579|       |
  580|  17.0k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  581|  17.0k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  582|       |
  583|  17.0k|            const phi::f64 new_value = lhs_value * rhs_value;
  584|       |
  585|  17.0k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  586|  17.0k|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  590|  7.71k|        {
  591|  7.71k|            const auto& dest_reg = arg1.AsRegisterInt();
  592|  7.71k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  593|  7.71k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  594|       |
  595|  7.71k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  596|  7.71k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  597|       |
  598|  7.71k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  599|  7.71k|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  603|      1|        {
  604|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  605|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  606|      1|            const auto& imm_value = arg3.AsImmediateValue();
  607|       |
  608|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  609|       |
  610|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  611|      1|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  615|  9.50k|        {
  616|  9.50k|            const auto& dest_reg = arg1.AsRegisterInt();
  617|  9.50k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  618|  9.50k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  619|       |
  620|  9.50k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  621|  9.50k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  622|       |
  623|  9.50k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  624|  9.50k|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  628|      1|        {
  629|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  630|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  631|      1|            const auto& imm_value = arg3.AsImmediateValue();
  632|       |
  633|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  634|       |
  635|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  636|      1|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  640|      1|        {
  641|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  642|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  643|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  644|       |
  645|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  646|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  647|       |
  648|      1|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (648:17): [True: 1, False: 0]
  ------------------
  649|      1|            {
  650|      1|                processor.Raise(Exception::DivideByZero);
  651|      1|                return;
  652|      1|            }
  653|       |
  654|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  655|       |
  656|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  657|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  661|      1|        {
  662|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  663|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  664|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  665|       |
  666|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  667|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  668|       |
  669|      1|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (669:17): [True: 1, False: 0]
  ------------------
  670|      1|            {
  671|      1|                processor.Raise(Exception::DivideByZero);
  672|      1|                return;
  673|      1|            }
  674|       |
  675|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  676|       |
  677|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  678|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  682|  58.3k|        {
  683|  58.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  684|  58.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  685|  58.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  686|       |
  687|  58.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  688|  58.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  689|       |
  690|  58.3k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  691|  58.3k|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  695|  22.7k|        {
  696|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  697|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  698|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
  699|       |
  700|  22.7k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  701|  22.7k|            phi::i32 shift_value = imm_value.signed_value;
  702|       |
  703|  22.7k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  704|  22.7k|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  708|  55.6k|        {
  709|  55.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  710|  55.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  711|  55.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  712|       |
  713|  55.6k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  714|  55.6k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  715|       |
  716|  55.6k|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  717|  55.6k|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  721|  19.9k|        {
  722|  19.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  723|  19.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  724|  19.9k|            const auto& imm_value = arg3.AsImmediateValue();
  725|       |
  726|  19.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  727|  19.9k|            phi::i32 shift_value = imm_value.signed_value;
  728|       |
  729|  19.9k|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  730|  19.9k|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  734|  66.7k|        {
  735|  66.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  736|  66.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  737|  66.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  738|       |
  739|  66.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  740|  66.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  741|       |
  742|  66.7k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  743|  66.7k|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  747|  25.2k|        {
  748|  25.2k|            const auto& dest_reg  = arg1.AsRegisterInt();
  749|  25.2k|            const auto& src_reg   = arg2.AsRegisterInt();
  750|  25.2k|            const auto& imm_value = arg3.AsImmediateValue();
  751|       |
  752|  25.2k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  753|  25.2k|            phi::i32 shift_value = imm_value.signed_value;
  754|       |
  755|  25.2k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  756|  25.2k|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  760|  58.1k|        {
  761|  58.1k|            const auto& dest_reg = arg1.AsRegisterInt();
  762|  58.1k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  763|  58.1k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  764|       |
  765|  58.1k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  766|  58.1k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  767|       |
  768|  58.1k|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  769|  58.1k|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  773|  25.0k|        {
  774|  25.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  775|  25.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  776|  25.0k|            const auto& imm_value = arg3.AsImmediateValue();
  777|       |
  778|  25.0k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  779|  25.0k|            phi::i32 shift_value = imm_value.signed_value;
  780|       |
  781|  25.0k|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  782|  25.0k|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  786|  22.7k|        {
  787|  22.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  788|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  789|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  790|       |
  791|  22.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  792|  22.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  793|  22.7k|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  794|       |
  795|  22.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  796|  22.7k|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  800|  46.4k|        {
  801|  46.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  802|  46.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  803|  46.4k|            const auto& imm_value = arg3.AsImmediateValue();
  804|       |
  805|  46.4k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  806|  46.4k|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  807|       |
  808|  46.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  809|  46.4k|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  813|  11.7k|        {
  814|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  815|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  816|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  817|       |
  818|  11.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  819|  11.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  820|  11.7k|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  821|       |
  822|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  823|  11.7k|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  827|  19.1k|        {
  828|  19.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  829|  19.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  830|  19.1k|            const auto& imm_value = arg3.AsImmediateValue();
  831|       |
  832|  19.1k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  833|  19.1k|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  834|       |
  835|  19.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  836|  19.1k|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  840|  20.8k|        {
  841|  20.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  842|  20.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  843|  20.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  844|       |
  845|  20.8k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  846|  20.8k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  847|  20.8k|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  848|       |
  849|  20.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  850|  20.8k|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  854|   134k|        {
  855|   134k|            const auto& dest_reg  = arg1.AsRegisterInt();
  856|   134k|            const auto& src_reg   = arg2.AsRegisterInt();
  857|   134k|            const auto& imm_value = arg3.AsImmediateValue();
  858|       |
  859|   134k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  860|   134k|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  861|       |
  862|   134k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  863|   134k|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  867|  11.7k|        {
  868|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  869|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  870|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  871|       |
  872|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  873|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  874|       |
  875|  11.7k|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (875:41): [True: 1, False: 11.7k]
  ------------------
  876|       |
  877|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  878|  11.7k|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  882|  24.9k|        {
  883|  24.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  884|  24.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  885|  24.9k|            const auto& imm_value = arg3.AsImmediateValue();
  886|       |
  887|  24.9k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  888|       |
  889|  24.9k|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (889:41): [True: 0, False: 24.9k]
  ------------------
  890|       |
  891|  24.9k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  892|  24.9k|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  896|  12.8k|        {
  897|  12.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  898|  12.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  899|  12.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  900|       |
  901|  12.8k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  902|  12.8k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  903|       |
  904|  12.8k|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (904:41): [True: 1.81k, False: 11.0k]
  ------------------
  905|       |
  906|  12.8k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  907|  12.8k|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  911|  30.7k|        {
  912|  30.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  913|  30.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  914|  30.7k|            const auto& imm_value = arg3.AsImmediateValue();
  915|       |
  916|  30.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  917|       |
  918|  30.7k|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (918:41): [True: 0, False: 30.7k]
  ------------------
  919|       |
  920|  30.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  921|  30.7k|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  925|  11.7k|        {
  926|  11.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  927|  11.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  928|       |
  929|  11.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  930|  11.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  931|       |
  932|  11.7k|            const phi::boolean new_value = (lhs_value < rhs_value);
  933|       |
  934|  11.7k|            processor.SetFPSRValue(new_value);
  935|  11.7k|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  939|  25.4k|        {
  940|  25.4k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  941|  25.4k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  942|       |
  943|  25.4k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  944|  25.4k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  945|       |
  946|  25.4k|            const phi::boolean new_value = (lhs_value < rhs_value);
  947|       |
  948|  25.4k|            processor.SetFPSRValue(new_value);
  949|  25.4k|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  953|  11.7k|        {
  954|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  955|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  956|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  957|       |
  958|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  959|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  960|       |
  961|  11.7k|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (961:41): [True: 0, False: 11.7k]
  ------------------
  962|       |
  963|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  964|  11.7k|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  968|  26.3k|        {
  969|  26.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
  970|  26.3k|            const auto& src_reg   = arg2.AsRegisterInt();
  971|  26.3k|            const auto& imm_value = arg3.AsImmediateValue();
  972|       |
  973|  26.3k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  974|       |
  975|  26.3k|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (975:41): [True: 0, False: 26.3k]
  ------------------
  976|       |
  977|  26.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  978|  26.3k|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  982|  16.6k|        {
  983|  16.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  984|  16.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  985|  16.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  986|       |
  987|  16.6k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  988|  16.6k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  989|       |
  990|  16.6k|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (990:41): [True: 0, False: 16.6k]
  ------------------
  991|       |
  992|  16.6k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  993|  16.6k|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  997|  18.8k|        {
  998|  18.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  999|  18.8k|            const auto& src_reg   = arg2.AsRegisterInt();
 1000|  18.8k|            const auto& imm_value = arg3.AsImmediateValue();
 1001|       |
 1002|  18.8k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1003|       |
 1004|  18.8k|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1004:41): [True: 0, False: 18.8k]
  ------------------
 1005|       |
 1006|  18.8k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1007|  18.8k|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1011|  64.3k|        {
 1012|  64.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1013|  64.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1014|       |
 1015|  64.3k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1016|  64.3k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1017|       |
 1018|  64.3k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1019|       |
 1020|  64.3k|            processor.SetFPSRValue(new_value);
 1021|  64.3k|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1025|   137k|        {
 1026|   137k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1027|   137k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1028|       |
 1029|   137k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1030|   137k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1031|       |
 1032|   137k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1033|       |
 1034|   137k|            processor.SetFPSRValue(new_value);
 1035|   137k|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1039|  11.7k|        {
 1040|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
 1041|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1042|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1043|       |
 1044|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1045|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1046|       |
 1047|  11.7k|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1047:41): [True: 11.7k, False: 1]
  ------------------
 1048|       |
 1049|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1050|  11.7k|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1054|  16.4k|        {
 1055|  16.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1056|  16.4k|            const auto& src_reg   = arg2.AsRegisterInt();
 1057|  16.4k|            const auto& imm_value = arg3.AsImmediateValue();
 1058|       |
 1059|  16.4k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1060|       |
 1061|  16.4k|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1061:41): [True: 16.4k, False: 0]
  ------------------
 1062|       |
 1063|  16.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1064|  16.4k|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1068|  16.4k|        {
 1069|  16.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1070|  16.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1071|  16.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1072|       |
 1073|  16.4k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1074|  16.4k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1075|       |
 1076|  16.4k|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1076:41): [True: 16.4k, False: 0]
  ------------------
 1077|       |
 1078|  16.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1079|  16.4k|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1083|  57.8k|        {
 1084|  57.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1085|  57.8k|            const auto& src_reg   = arg2.AsRegisterInt();
 1086|  57.8k|            const auto& imm_value = arg3.AsImmediateValue();
 1087|       |
 1088|  57.8k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1089|       |
 1090|  57.8k|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1090:41): [True: 46.1k, False: 11.6k]
  ------------------
 1091|       |
 1092|  57.8k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1093|  57.8k|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1097|  19.6k|        {
 1098|  19.6k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1099|  19.6k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1100|       |
 1101|  19.6k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1102|  19.6k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1103|       |
 1104|  19.6k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1105|       |
 1106|  19.6k|            processor.SetFPSRValue(new_value);
 1107|  19.6k|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1111|  16.8k|        {
 1112|  16.8k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1113|  16.8k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1114|       |
 1115|  16.8k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1116|  16.8k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1117|       |
 1118|  16.8k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1119|       |
 1120|  16.8k|            processor.SetFPSRValue(new_value);
 1121|  16.8k|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1125|  17.6k|        {
 1126|  17.6k|            const auto& dest_reg = arg1.AsRegisterInt();
 1127|  17.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1128|  17.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1129|       |
 1130|  17.6k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1131|  17.6k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1132|       |
 1133|  17.6k|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1133:41): [True: 15.4k, False: 2.20k]
  ------------------
 1134|       |
 1135|  17.6k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1136|  17.6k|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1140|   112k|        {
 1141|   112k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1142|   112k|            const auto& src_reg   = arg2.AsRegisterInt();
 1143|   112k|            const auto& imm_value = arg3.AsImmediateValue();
 1144|       |
 1145|   112k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1146|       |
 1147|   112k|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1147:41): [True: 110k, False: 2.08k]
  ------------------
 1148|       |
 1149|   112k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1150|   112k|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1154|  12.4k|        {
 1155|  12.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1156|  12.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1157|  12.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1158|       |
 1159|  12.4k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1160|  12.4k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1161|       |
 1162|  12.4k|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1162:41): [True: 12.4k, False: 0]
  ------------------
 1163|       |
 1164|  12.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1165|  12.4k|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1169|  26.6k|        {
 1170|  26.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1171|  26.6k|            const auto& src_reg   = arg2.AsRegisterInt();
 1172|  26.6k|            const auto& imm_value = arg3.AsImmediateValue();
 1173|       |
 1174|  26.6k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1175|       |
 1176|  26.6k|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1176:41): [True: 26.6k, False: 0]
  ------------------
 1177|       |
 1178|  26.6k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1179|  26.6k|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1183|  20.1k|        {
 1184|  20.1k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1185|  20.1k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1186|       |
 1187|  20.1k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1188|  20.1k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1189|       |
 1190|  20.1k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1191|       |
 1192|  20.1k|            processor.SetFPSRValue(new_value);
 1193|  20.1k|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1197|  25.7k|        {
 1198|  25.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1199|  25.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1200|       |
 1201|  25.7k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1202|  25.7k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1203|       |
 1204|  25.7k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1205|       |
 1206|  25.7k|            processor.SetFPSRValue(new_value);
 1207|  25.7k|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1211|  17.9k|        {
 1212|  17.9k|            const auto& dest_reg = arg1.AsRegisterInt();
 1213|  17.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1214|  17.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1215|       |
 1216|  17.9k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1217|  17.9k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1218|       |
 1219|  17.9k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1219:41): [True: 16.5k, False: 1.42k]
  ------------------
 1220|       |
 1221|  17.9k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1222|  17.9k|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1226|  21.1k|        {
 1227|  21.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1228|  21.1k|            const auto& src_reg   = arg2.AsRegisterInt();
 1229|  21.1k|            const auto& imm_value = arg3.AsImmediateValue();
 1230|       |
 1231|  21.1k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1232|       |
 1233|  21.1k|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1233:41): [True: 20.2k, False: 909]
  ------------------
 1234|       |
 1235|  21.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1236|  21.1k|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1240|  92.2k|        {
 1241|  92.2k|            const auto& dest_reg = arg1.AsRegisterInt();
 1242|  92.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1243|  92.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1244|       |
 1245|  92.2k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1246|  92.2k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1247|       |
 1248|  92.2k|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1248:41): [True: 82.0k, False: 10.2k]
  ------------------
 1249|       |
 1250|  92.2k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1251|  92.2k|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1255|  23.5k|        {
 1256|  23.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1257|  23.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1258|  23.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1259|       |
 1260|  23.5k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1261|       |
 1262|  23.5k|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1262:41): [True: 23.5k, False: 0]
  ------------------
 1263|       |
 1264|  23.5k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1265|  23.5k|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1269|  27.0k|        {
 1270|  27.0k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1271|  27.0k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1272|       |
 1273|  27.0k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1274|  27.0k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1275|       |
 1276|  27.0k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1277|       |
 1278|  27.0k|            processor.SetFPSRValue(new_value);
 1279|  27.0k|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1283|  18.6k|        {
 1284|  18.6k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1285|  18.6k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1286|       |
 1287|  18.6k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1288|  18.6k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1289|       |
 1290|  18.6k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1291|       |
 1292|  18.6k|            processor.SetFPSRValue(new_value);
 1293|  18.6k|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1297|  23.3k|        {
 1298|  23.3k|            const auto& dest_reg = arg1.AsRegisterInt();
 1299|  23.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1300|  23.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1301|       |
 1302|  23.3k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1303|  23.3k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1304|       |
 1305|  23.3k|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1305:41): [True: 8.33k, False: 14.9k]
  ------------------
 1306|       |
 1307|  23.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1308|  23.3k|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1312|  21.0k|        {
 1313|  21.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1314|  21.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1315|  21.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1316|       |
 1317|  21.0k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1318|       |
 1319|  21.0k|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1319:41): [True: 0, False: 21.0k]
  ------------------
 1320|       |
 1321|  21.0k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1322|  21.0k|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1326|  22.7k|        {
 1327|  22.7k|            const auto& dest_reg = arg1.AsRegisterInt();
 1328|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1329|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1330|       |
 1331|  22.7k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1332|  22.7k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1333|       |
 1334|  22.7k|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1334:41): [True: 3.33k, False: 19.4k]
  ------------------
 1335|       |
 1336|  22.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1337|  22.7k|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1341|  22.0k|        {
 1342|  22.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1343|  22.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1344|  22.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1345|       |
 1346|  22.0k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1347|       |
 1348|  22.0k|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1348:41): [True: 2.99k, False: 19.0k]
  ------------------
 1349|       |
 1350|  22.0k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1351|  22.0k|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1355|  23.9k|        {
 1356|  23.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1357|  23.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1358|       |
 1359|  23.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1360|  23.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1361|       |
 1362|  23.9k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1363|       |
 1364|  23.9k|            processor.SetFPSRValue(new_value);
 1365|  23.9k|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1369|  14.2k|        {
 1370|  14.2k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1371|  14.2k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1372|       |
 1373|  14.2k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1374|  14.2k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1375|       |
 1376|  14.2k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1377|       |
 1378|  14.2k|            processor.SetFPSRValue(new_value);
 1379|  14.2k|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1383|  58.9k|        {
 1384|  58.9k|            const auto& test_reg   = arg1.AsRegisterInt();
 1385|  58.9k|            const auto& jump_label = arg2.AsLabel();
 1386|       |
 1387|  58.9k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1388|       |
 1389|  58.9k|            if (test_value == 0)
  ------------------
  |  Branch (1389:17): [True: 36.1k, False: 22.8k]
  ------------------
 1390|  36.1k|            {
 1391|  36.1k|                JumpToLabel(processor, jump_label.label_name);
 1392|  36.1k|            }
 1393|  58.9k|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1397|  50.7k|        {
 1398|  50.7k|            const auto& test_reg   = arg1.AsRegisterInt();
 1399|  50.7k|            const auto& jump_label = arg2.AsLabel();
 1400|       |
 1401|  50.7k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1402|       |
 1403|  50.7k|            if (test_value != 0)
  ------------------
  |  Branch (1403:17): [True: 26.3k, False: 24.3k]
  ------------------
 1404|  26.3k|            {
 1405|  26.3k|                JumpToLabel(processor, jump_label.label_name);
 1406|  26.3k|            }
 1407|  50.7k|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1411|  39.4k|        {
 1412|  39.4k|            const auto& jump_label = arg1.AsLabel();
 1413|       |
 1414|  39.4k|            phi::boolean test_value = processor.GetFPSRValue();
 1415|       |
 1416|  39.4k|            if (test_value)
  ------------------
  |  Branch (1416:17): [True: 23.0k, False: 16.4k]
  ------------------
 1417|  23.0k|            {
 1418|  23.0k|                JumpToLabel(processor, jump_label.label_name);
 1419|  23.0k|            }
 1420|  39.4k|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1424|   199k|        {
 1425|   199k|            const auto& jump_label = arg1.AsLabel();
 1426|       |
 1427|   199k|            phi::boolean test_value = processor.GetFPSRValue();
 1428|       |
 1429|   199k|            if (!test_value)
  ------------------
  |  Branch (1429:17): [True: 173k, False: 25.7k]
  ------------------
 1430|   173k|            {
 1431|   173k|                JumpToLabel(processor, jump_label.label_name);
 1432|   173k|            }
 1433|   199k|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1437|  48.6k|        {
 1438|  48.6k|            const auto& jump_label = arg1.AsLabel();
 1439|       |
 1440|  48.6k|            JumpToLabel(processor, jump_label.label_name);
 1441|  48.6k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1445|   184k|        {
 1446|   184k|            const auto& jump_register = arg1.AsRegisterInt();
 1447|       |
 1448|   184k|            JumpToRegister(processor, jump_register.register_id);
 1449|   184k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1453|  34.4k|        {
 1454|  34.4k|            const auto& jump_label = arg1.AsLabel();
 1455|       |
 1456|  34.4k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1457|  34.4k|                                                  processor.GetNextProgramCounter());
 1458|       |
 1459|  34.4k|            JumpToLabel(processor, jump_label.label_name);
 1460|  34.4k|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1464|   990k|        {
 1465|   990k|            const auto& jump_register = arg1.AsRegisterInt();
 1466|       |
 1467|   990k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1468|   990k|                                                  processor.GetNextProgramCounter());
 1469|       |
 1470|   990k|            JumpToRegister(processor, jump_register.register_id);
 1471|   990k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1475|  19.7k|        {
 1476|  19.7k|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1477|  19.7k|            phi::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1478|       |
 1479|  19.7k|            imm_value = static_cast<phi::int32_t>((imm_value << 16) & 0xFFFF0000);
 1480|       |
 1481|  19.7k|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1482|  19.7k|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1486|      1|        {
 1487|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1488|       |
 1489|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1490|       |
 1491|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1491:17): [True: 0, False: 1]
  ------------------
 1492|      0|            {
 1493|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1494|      0|                return;
 1495|      0|            }
 1496|       |
 1497|      1|            phi::i32 address = optional_address.value();
 1498|       |
 1499|      1|            auto optional_value =
 1500|      1|                    processor.GetMemory().LoadByte(static_cast<phi::size_t>(address.unsafe()));
 1501|       |
 1502|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1502:17): [True: 1, False: 0]
  ------------------
 1503|      1|            {
 1504|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1505|      1|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1506|      1|                return;
 1507|      1|            }
 1508|       |
 1509|      0|            phi::i32 value = optional_value.value();
 1510|       |
 1511|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1512|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1516|      1|        {
 1517|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1518|       |
 1519|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1520|       |
 1521|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1521:17): [True: 0, False: 1]
  ------------------
 1522|      0|            {
 1523|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1524|      0|                return;
 1525|      0|            }
 1526|       |
 1527|      1|            phi::i32 address = optional_address.value();
 1528|       |
 1529|      1|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1530|      1|                    static_cast<phi::size_t>(address.unsafe()));
 1531|       |
 1532|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1532:17): [True: 1, False: 0]
  ------------------
 1533|      1|            {
 1534|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1535|      1|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1536|      1|                return;
 1537|      1|            }
 1538|       |
 1539|      0|            phi::u32 value = optional_value.value();
 1540|       |
 1541|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1542|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1546|      1|        {
 1547|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1548|       |
 1549|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1550|       |
 1551|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1551:17): [True: 0, False: 1]
  ------------------
 1552|      0|            {
 1553|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1554|      0|                return;
 1555|      0|            }
 1556|       |
 1557|      1|            phi::i32 address = optional_address.value();
 1558|       |
 1559|      1|            auto optional_value =
 1560|      1|                    processor.GetMemory().LoadHalfWord(static_cast<phi::size_t>(address.unsafe()));
 1561|       |
 1562|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1562:17): [True: 1, False: 0]
  ------------------
 1563|      1|            {
 1564|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1565|      1|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1566|      1|                return;
 1567|      1|            }
 1568|       |
 1569|      0|            phi::i32 value = optional_value.value();
 1570|       |
 1571|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1572|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1576|      3|        {
 1577|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1578|       |
 1579|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1580|       |
 1581|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1581:17): [True: 0, False: 3]
  ------------------
 1582|      0|            {
 1583|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1584|      0|                return;
 1585|      0|            }
 1586|       |
 1587|      3|            phi::i32 address = optional_address.value();
 1588|       |
 1589|      3|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1590|      3|                    static_cast<phi::size_t>(address.unsafe()));
 1591|       |
 1592|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1592:17): [True: 3, False: 0]
  ------------------
 1593|      3|            {
 1594|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1595|      3|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1596|      3|                return;
 1597|      3|            }
 1598|       |
 1599|      0|            phi::u32 value = optional_value.value();
 1600|       |
 1601|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1602|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1606|      1|        {
 1607|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1608|       |
 1609|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1610|       |
 1611|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1611:17): [True: 0, False: 1]
  ------------------
 1612|      0|            {
 1613|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1614|      0|                return;
 1615|      0|            }
 1616|       |
 1617|      1|            phi::i32 address = optional_address.value();
 1618|       |
 1619|      1|            auto optional_value =
 1620|      1|                    processor.GetMemory().LoadWord(static_cast<phi::size_t>(address.unsafe()));
 1621|       |
 1622|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1622:17): [True: 1, False: 0]
  ------------------
 1623|      1|            {
 1624|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1625|      1|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1626|      1|                return;
 1627|      1|            }
 1628|       |
 1629|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1630|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1634|      1|        {
 1635|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1636|       |
 1637|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1638|       |
 1639|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1639:17): [True: 0, False: 1]
  ------------------
 1640|      0|            {
 1641|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1642|      0|                return;
 1643|      0|            }
 1644|       |
 1645|      1|            phi::i32 address = optional_address.value();
 1646|       |
 1647|      1|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1648|      1|                    static_cast<phi::size_t>(address.unsafe()));
 1649|       |
 1650|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1650:17): [True: 1, False: 0]
  ------------------
 1651|      1|            {
 1652|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1653|      1|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1654|      1|                return;
 1655|      1|            }
 1656|       |
 1657|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1658|      0|        }
_ZN3dlx4impl2LFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1662|      1|        {
 1663|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1664|       |
 1665|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1666|       |
 1667|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1667:17): [True: 0, False: 1]
  ------------------
 1668|      0|            {
 1669|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1670|      0|                return;
 1671|      0|            }
 1672|       |
 1673|      1|            phi::i32 address = optional_address.value();
 1674|       |
 1675|      1|            auto optional_value =
 1676|      1|                    processor.GetMemory().LoadFloat(static_cast<phi::size_t>(address.unsafe()));
 1677|       |
 1678|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1678:17): [True: 1, False: 0]
  ------------------
 1679|      1|            {
 1680|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1681|      1|                DLX_ERROR("Failed to load float at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1682|      1|                return;
 1683|      1|            }
 1684|       |
 1685|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 1686|      0|        }
_ZN3dlx4impl2LDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1690|      1|        {
 1691|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1692|       |
 1693|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1694|       |
 1695|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1695:17): [True: 0, False: 1]
  ------------------
 1696|      0|            {
 1697|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1698|      0|                return;
 1699|      0|            }
 1700|       |
 1701|      1|            phi::i32 address = optional_address.value();
 1702|       |
 1703|      1|            auto optional_value =
 1704|      1|                    processor.GetMemory().LoadDouble(static_cast<phi::size_t>(address.unsafe()));
 1705|       |
 1706|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1706:17): [True: 1, False: 0]
  ------------------
 1707|      1|            {
 1708|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1709|      1|                DLX_ERROR("Failed to load double at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1710|      1|                return;
 1711|      1|            }
 1712|       |
 1713|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 1714|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1938|  26.1k|        {
 1939|  26.1k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1940|  26.1k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1941|       |
 1942|  26.1k|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1943|       |
 1944|  26.1k|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1945|  26.1k|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1949|  12.1k|        {
 1950|  12.1k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1951|  12.1k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1952|       |
 1953|  12.1k|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1954|       |
 1955|  12.1k|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1956|  12.1k|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1960|  10.2k|        {
 1961|  10.2k|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1962|  10.2k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1963|       |
 1964|  10.2k|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1965|       |
 1966|  10.2k|            const phi::int32_t moved_value = *reinterpret_cast<const phi::int32_t*>(&source_value);
 1967|       |
 1968|  10.2k|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1969|  10.2k|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1973|  19.7k|        {
 1974|  19.7k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1975|  19.7k|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1976|       |
 1977|  19.7k|            const phi::int32_t source_value =
 1978|  19.7k|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1979|       |
 1980|  19.7k|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1981|       |
 1982|  19.7k|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1983|  19.7k|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1987|  12.9k|        {
 1988|  12.9k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1989|  12.9k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1990|       |
 1991|  12.9k|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1992|       |
 1993|  12.9k|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 1994|  12.9k|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1998|  22.6k|        {
 1999|  22.6k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2000|  22.6k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2001|       |
 2002|  22.6k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2003|  22.6k|            const phi::int32_t converted_value_int = static_cast<phi::int32_t>(src_value);
 2004|  22.6k|            const float        converted_value_float =
 2005|  22.6k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2006|       |
 2007|  22.6k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2008|  22.6k|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2012|  12.3k|        {
 2013|  12.3k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2014|  12.3k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2015|       |
 2016|  12.3k|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2017|  12.3k|            const float  converted_value = static_cast<float>(src_value);
 2018|       |
 2019|  12.3k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2020|  12.3k|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2024|  16.5k|        {
 2025|  16.5k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2026|  16.5k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2027|       |
 2028|  16.5k|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2029|  16.5k|            const phi::int32_t converted_value_int = static_cast<phi::int32_t>(src_value);
 2030|  16.5k|            const float        converted_value_float =
 2031|  16.5k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2032|       |
 2033|  16.5k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2034|  16.5k|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2038|  20.2k|        {
 2039|  20.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2040|  20.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2041|       |
 2042|  20.2k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2043|  20.2k|            const phi::int32_t converted_value_int =
 2044|  20.2k|                    *reinterpret_cast<const phi::int32_t*>(&src_value);
 2045|  20.2k|            const float converted_value_float = static_cast<float>(converted_value_int);
 2046|       |
 2047|  20.2k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2048|  20.2k|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2052|  23.7k|        {
 2053|  23.7k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2054|  23.7k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2055|       |
 2056|  23.7k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2057|  23.7k|            const phi::int32_t converted_value_int =
 2058|  23.7k|                    *reinterpret_cast<const phi::int32_t*>(&src_value);
 2059|  23.7k|            const double converted_value_double = static_cast<double>(converted_value_int);
 2060|       |
 2061|  23.7k|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2062|  23.7k|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2066|      1|        {
 2067|      1|            processor.Raise(Exception::Trap);
 2068|      1|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2072|      8|        {
 2073|      8|            processor.Raise(Exception::Halt);
 2074|      8|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2078|   834k|        {
 2079|       |            /* Do nothing */
 2080|   834k|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  168|   262k|    {
  169|   262k|        phi::i64 res = phi::i64(lhs) + rhs;
  170|       |
  171|   262k|        SafeWriteInteger(processor, dest_reg, res);
  172|   262k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  123|   457k|    {
  124|   457k|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  125|   457k|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  126|       |
  127|       |        // Check for underflow
  128|   457k|        if (value < min)
  ------------------
  |  Branch (128:13): [True: 24.4k, False: 433k]
  ------------------
  129|  24.4k|        {
  130|  24.4k|            processor.Raise(Exception::Underflow);
  131|       |
  132|  24.4k|            value = max + (value % (min - 1));
  133|  24.4k|        }
  134|       |        // Check for overflow
  135|   433k|        else if (value > max)
  ------------------
  |  Branch (135:18): [True: 19.2k, False: 414k]
  ------------------
  136|  19.2k|        {
  137|  19.2k|            processor.Raise(Exception::Overflow);
  138|       |
  139|  19.2k|            value = min + (value % (max + 1));
  140|  19.2k|        }
  141|       |
  142|   457k|        PHI_ASSERT(value >= min);
  143|   457k|        PHI_ASSERT(value <= max);
  144|       |
  145|   457k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<phi::int32_t>(value.unsafe()));
  146|   457k|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  176|  69.4k|    {
  177|  69.4k|        phi::u64 res = phi::u64(lhs) + rhs;
  178|       |
  179|  69.4k|        SafeWriteInteger(processor, dest_reg, res);
  180|  69.4k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  150|   284k|    {
  151|   284k|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  152|       |
  153|       |        // Check for overflow
  154|   284k|        if (value > max)
  ------------------
  |  Branch (154:13): [True: 33.5k, False: 250k]
  ------------------
  155|  33.5k|        {
  156|  33.5k|            processor.Raise(Exception::Overflow);
  157|       |
  158|  33.5k|            value %= max + 1u;
  159|  33.5k|        }
  160|       |
  161|   284k|        PHI_ASSERT(value <= max);
  162|       |
  163|   284k|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<phi::uint32_t>(value.unsafe()));
  164|   284k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  184|  83.0k|    {
  185|  83.0k|        phi::i64 res = phi::i64(lhs) - rhs;
  186|       |
  187|  83.0k|        SafeWriteInteger(processor, dest_reg, res);
  188|  83.0k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  192|   143k|    {
  193|   143k|        constexpr phi::u32 max = phi::u32::limits_type::max();
  194|       |
  195|   143k|        if (lhs < rhs)
  ------------------
  |  Branch (195:13): [True: 48.1k, False: 95.3k]
  ------------------
  196|  48.1k|        {
  197|  48.1k|            processor.Raise(Exception::Underflow);
  198|       |
  199|  48.1k|            phi::u64 res = max - rhs + lhs + 1u;
  200|  48.1k|            SafeWriteInteger(processor, dest_reg, res);
  201|  48.1k|            return;
  202|  48.1k|        }
  203|       |
  204|  95.3k|        phi::u64 res = phi::u64(lhs) - rhs;
  205|       |
  206|  95.3k|        SafeWriteInteger(processor, dest_reg, res);
  207|  95.3k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  211|   104k|    {
  212|   104k|        phi::i64 res = phi::i64(lhs) * rhs;
  213|       |
  214|   104k|        SafeWriteInteger(processor, dest_reg, res);
  215|   104k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  219|  61.6k|    {
  220|  61.6k|        phi::u64 res = phi::u64(lhs) * rhs;
  221|       |
  222|  61.6k|        SafeWriteInteger(processor, dest_reg, res);
  223|  61.6k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  227|  7.71k|    {
  228|  7.71k|        if (rhs == 0)
  ------------------
  |  Branch (228:13): [True: 2, False: 7.71k]
  ------------------
  229|      2|        {
  230|      2|            processor.Raise(Exception::DivideByZero);
  231|      2|            return;
  232|      2|        }
  233|       |
  234|  7.71k|        phi::i64 res = phi::i64(lhs) / rhs;
  235|       |
  236|  7.71k|        SafeWriteInteger(processor, dest_reg, res);
  237|  7.71k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  241|  9.50k|    {
  242|  9.50k|        if (rhs == 0u)
  ------------------
  |  Branch (242:13): [True: 2, False: 9.50k]
  ------------------
  243|      2|        {
  244|      2|            processor.Raise(Exception::DivideByZero);
  245|      2|            return;
  246|      2|        }
  247|       |
  248|  9.50k|        phi::u64 res = phi::u64(lhs) / rhs;
  249|       |
  250|  9.50k|        SafeWriteInteger(processor, dest_reg, res);
  251|  9.50k|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  324|   173k|    {
  325|   173k|        if (shift > 31)
  ------------------
  |  Branch (325:13): [True: 8.89k, False: 164k]
  ------------------
  326|  8.89k|        {
  327|  8.89k|            processor.Raise(Exception::BadShift);
  328|       |
  329|       |            // Just set register to 0
  330|  8.89k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  331|  8.89k|            return;
  332|  8.89k|        }
  333|       |
  334|       |        // Negative shifts are undefined behavior
  335|   164k|        if (shift < 0)
  ------------------
  |  Branch (335:13): [True: 20.5k, False: 143k]
  ------------------
  336|  20.5k|        {
  337|  20.5k|            processor.Raise(Exception::BadShift);
  338|  20.5k|            return;
  339|  20.5k|        }
  340|       |
  341|   143k|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  342|       |
  343|   143k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  344|   143k|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  255|  75.6k|    {
  256|       |        // Prevent undefined behavior by shifting by more than 31
  257|  75.6k|        if (shift > 31)
  ------------------
  |  Branch (257:13): [True: 6.76k, False: 68.8k]
  ------------------
  258|  6.76k|        {
  259|  6.76k|            processor.Raise(Exception::BadShift);
  260|       |
  261|       |            // Just set register to 0
  262|  6.76k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  263|  6.76k|            return;
  264|  6.76k|        }
  265|       |
  266|       |        // Do nothing when shifting by zero to prevent undefined behavior
  267|  68.8k|        if (shift == 0)
  ------------------
  |  Branch (267:13): [True: 41.8k, False: 26.9k]
  ------------------
  268|  41.8k|        {
  269|  41.8k|            processor.IntRegisterSetSignedValue(dest_reg, base);
  270|  41.8k|            return;
  271|  41.8k|        }
  272|       |
  273|       |        // Negative shifts are undefiend behavior
  274|  26.9k|        if (shift < 0)
  ------------------
  |  Branch (274:13): [True: 5.07k, False: 21.9k]
  ------------------
  275|  5.07k|        {
  276|  5.07k|            processor.Raise(Exception::BadShift);
  277|  5.07k|            return;
  278|  5.07k|        }
  279|       |
  280|  21.9k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  281|       |
  282|  21.9k|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  283|       |
  284|  21.9k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  285|  21.9k|    }
InstructionImplementation.cpp:_ZN3dlxL16clear_top_n_bitsEii:
   28|  21.9k|    {
   29|  21.9k|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behavior");
   30|       |
   31|  21.9k|        return value & ~(-1 << (32 - n));
   32|  21.9k|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  289|  83.2k|    {
  290|       |        // Prevent undefined behavior by shifting by more than 31
  291|  83.2k|        if (shift > 31)
  ------------------
  |  Branch (291:13): [True: 8.63k, False: 74.6k]
  ------------------
  292|  8.63k|        {
  293|  8.63k|            processor.Raise(Exception::BadShift);
  294|       |
  295|       |            // Is negative ie. sign bit is set
  296|  8.63k|            if (base < 0)
  ------------------
  |  Branch (296:17): [True: 3.75k, False: 4.88k]
  ------------------
  297|  3.75k|            {
  298|       |                // Set every byte to 1
  299|  3.75k|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  300|  3.75k|            }
  301|  4.88k|            else
  302|  4.88k|            {
  303|       |                // Set every byte to 0
  304|  4.88k|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  305|  4.88k|            }
  306|  8.63k|            return;
  307|  8.63k|        }
  308|       |
  309|       |        // Negative shifts are undefined behavior
  310|  74.6k|        if (shift < 0)
  ------------------
  |  Branch (310:13): [True: 18.4k, False: 56.1k]
  ------------------
  311|  18.4k|        {
  312|  18.4k|            processor.Raise(Exception::BadShift);
  313|  18.4k|            return;
  314|  18.4k|        }
  315|       |
  316|  56.1k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  317|       |
  318|  56.1k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  319|  56.1k|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   37|   342k|    {
   38|       |        // Lookup the label
   39|   342k|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgram();
   40|   342k|        PHI_ASSERT(program != nullptr);
   41|   342k|        PHI_ASSERT(!label_name.is_empty(), "Can't jump to empty label");
   42|       |
   43|   342k|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (43:13): [True: 47, False: 342k]
  ------------------
   44|     47|        {
   45|     47|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     47|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   46|     47|            processor.Raise(Exception::UnknownLabel);
   47|     47|            return;
   48|     47|        }
   49|       |
   50|   342k|        const phi::uint32_t jump_point = program->m_JumpData.at(label_name);
   51|   342k|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   52|       |
   53|       |        // Set program counter
   54|   342k|        processor.SetNextProgramCounter(jump_point);
   55|   342k|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   58|  1.17M|    {
   59|  1.17M|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   60|       |
   61|  1.17M|        phi::u32 max_address =
   62|  1.17M|                static_cast<phi::uint32_t>(processor.GetCurrentProgram()->m_Instructions.size());
   63|  1.17M|        if (address >= max_address)
  ------------------
  |  Branch (63:13): [True: 10, False: 1.17M]
  ------------------
   64|     10|        {
   65|     10|            processor.Raise(Exception::AddressOutOfBounds);
   66|     10|            return;
   67|     10|        }
   68|       |
   69|  1.17M|        processor.SetNextProgramCounter(address.unsafe());
   70|  1.17M|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
   99|     10|    {
  100|     10|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (100:13): [True: 10, False: 0]
  ------------------
  101|     10|        {
  102|     10|            const auto& imm_value = argument.AsImmediateValue();
  103|       |
  104|     10|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (104:17): [True: 0, False: 10]
  ------------------
  105|      0|            {
  106|      0|                return {};
  107|      0|            }
  108|       |
  109|     10|            return imm_value.signed_value;
  110|     10|        }
  111|       |
  112|      0|        PHI_ASSERT(argument.GetType() == ArgumentType::AddressDisplacement);
  113|       |
  114|      0|        const auto& adr_displacement = argument.AsAddressDisplacement();
  115|      0|        return CalculateDisplacementAddress(processor, adr_displacement);
  116|     10|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  5.14M|    {
   12|  5.14M|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  5.14M|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  5.14M|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  5.14M|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  5.14M|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  5.14M|                   "Unexpected argument type for arg1");
   22|  5.14M|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  5.14M|                   "Unexpected argument type for arg2");
   24|  5.14M|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  5.14M|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  5.14M|        m_Executor(processor, arg1, arg2, arg3);
   29|  5.14M|    }

_ZN3dlx21LookUpInstructionInfoENS_6OpCodeE:
  449|  18.5k|    {
  450|  18.5k|        return instruction_table.at(static_cast<phi::size_t>(instruction));
  451|  18.5k|    }

_ZN3dlx11IntRegisterC2Ev:
   12|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   15|  1.14M|    {
   16|  1.14M|        m_ValueSigned = val;
   17|  1.14M|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   20|  1.51M|    {
   21|  1.51M|        m_ValueUnsigned = val;
   22|  1.51M|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   25|  2.25M|    {
   26|  2.25M|        return m_ValueSigned;
   27|  2.25M|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   30|  2.20M|    {
   31|  2.20M|        return m_ValueUnsigned;
   32|  2.20M|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   35|  3.01M|    {
   36|  3.01M|        return m_IsReadOnly;
   37|  3.01M|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   40|      1|    {
   41|      1|        m_IsReadOnly = read_only;
   42|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   12|      1|    {
   13|      1|        m_Values.resize(starting_size.unsafe());
   14|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   17|      1|    {
   18|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (18:13): [True: 1, False: 0]
  ------------------
   19|      1|        {
   20|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   21|      1|            return {};
   22|      1|        }
   23|       |
   24|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   25|       |
   26|      0|        return m_Values[raw_address].signed_value;
   27|      1|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   30|      1|    {
   31|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (31:13): [True: 1, False: 0]
  ------------------
   32|      1|        {
   33|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   34|      1|            return {};
   35|      1|        }
   36|       |
   37|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   38|      0|        return m_Values[raw_address].unsigned_value;
   39|      1|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   42|      1|    {
   43|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (43:13): [True: 1, False: 0]
  ------------------
   44|      1|        {
   45|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   46|      1|            return {};
   47|      1|        }
   48|       |
   49|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   50|       |
   51|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (51:13): [True: 0, False: 0]
  ------------------
   52|      0|        {
   53|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   54|      0|            return {};
   55|      0|        }
   56|       |
   57|      0|        return *reinterpret_cast<const phi::int16_t*>(&m_Values[raw_address].signed_value);
   58|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   61|      3|    {
   62|      3|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (62:13): [True: 3, False: 0]
  ------------------
   63|      3|        {
   64|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   65|      3|            return {};
   66|      3|        }
   67|       |
   68|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   69|       |
   70|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (70:13): [True: 0, False: 0]
  ------------------
   71|      0|        {
   72|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   73|      0|            return {};
   74|      0|        }
   75|       |
   76|      0|        return *reinterpret_cast<const phi::uint16_t*>(&m_Values[raw_address].unsigned_value);
   77|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   80|      1|    {
   81|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (81:13): [True: 1, False: 0]
  ------------------
   82|      1|        {
   83|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   84|      1|            return {};
   85|      1|        }
   86|       |
   87|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   88|       |
   89|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (89:13): [True: 0, False: 0]
  ------------------
   90|      0|        {
   91|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   92|      0|            return {};
   93|      0|        }
   94|       |
   95|      0|        return *reinterpret_cast<const phi::int32_t*>(&m_Values[raw_address].signed_value);
   96|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
   99|      1|    {
  100|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (100:13): [True: 1, False: 0]
  ------------------
  101|      1|        {
  102|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  103|      1|            return {};
  104|      1|        }
  105|       |
  106|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  107|       |
  108|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (108:13): [True: 0, False: 0]
  ------------------
  109|      0|        {
  110|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  111|      0|            return {};
  112|      0|        }
  113|       |
  114|      0|        return *reinterpret_cast<const phi::uint32_t*>(&m_Values[raw_address].unsigned_value);
  115|      0|    }
_ZNK3dlx11MemoryBlock9LoadFloatEN3phi7integerImEE:
  118|      1|    {
  119|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (119:13): [True: 1, False: 0]
  ------------------
  120|      1|        {
  121|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  122|      1|            return {};
  123|      1|        }
  124|       |
  125|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  126|       |
  127|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f32)))
  ------------------
  |  Branch (127:13): [True: 0, False: 0]
  ------------------
  128|      0|        {
  129|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  130|      0|            return {};
  131|      0|        }
  132|       |
  133|      0|        return *reinterpret_cast<const float*>(&m_Values[raw_address].signed_value);
  134|      0|    }
_ZNK3dlx11MemoryBlock10LoadDoubleEN3phi7integerImEE:
  137|      1|    {
  138|      1|        if (!IsAddressValid(address, 8u))
  ------------------
  |  Branch (138:13): [True: 1, False: 0]
  ------------------
  139|      1|        {
  140|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  141|      1|            return {};
  142|      1|        }
  143|       |
  144|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  145|       |
  146|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f64)))
  ------------------
  |  Branch (146:13): [True: 0, False: 0]
  ------------------
  147|      0|        {
  148|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  149|      0|            return {};
  150|      0|        }
  151|       |
  152|      0|        return *reinterpret_cast<const double*>(&m_Values[(raw_address)].signed_value);
  153|      0|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  264|     10|    {
  265|       |        // Cannot access anything before the starting address
  266|     10|        if (address < m_StartingAddress)
  ------------------
  |  Branch (266:13): [True: 10, False: 0]
  ------------------
  267|     10|        {
  268|     10|            return false;
  269|     10|        }
  270|       |
  271|       |        // Check if address + size will overflow
  272|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (272:13): [True: 0, False: 0]
  ------------------
  273|      0|                                             address.unsafe(), size.unsafe()))
  274|      0|        {
  275|      0|            return false;
  276|      0|        }
  277|       |
  278|       |        // Check if m_StartingAddress + m_Values.size() will overflow
  279|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (279:13): [True: 0, False: 0]
  ------------------
  280|      0|                                             m_StartingAddress.unsafe(), m_Values.size()))
  281|      0|        {
  282|      0|            return false;
  283|      0|        }
  284|       |
  285|       |        // Check if address is out of bounds
  286|      0|        if ((address + size) > (m_StartingAddress + m_Values.size()))
  ------------------
  |  Branch (286:13): [True: 0, False: 0]
  ------------------
  287|      0|        {
  288|      0|            return false;
  289|      0|        }
  290|       |
  291|       |        // Otherwise this is a valid address
  292|      0|        return true;
  293|      0|    }
_ZN3dlx11MemoryBlock5ClearEv:
  302|  4.08k|    {
  303|  4.08k|        for (auto& val : m_Values)
  ------------------
  |  Branch (303:24): [True: 4.08M, False: 4.08k]
  ------------------
  304|  4.08M|        {
  305|  4.08M|            val.signed_value = 0;
  306|  4.08M|        }
  307|  4.08k|    }

_ZN3dlx14StringToOpCodeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   21|  60.6k|    {
   22|  60.6k|        switch (token.length().unsafe())
   23|  60.6k|        {
   24|       |            // 1 character OpCodes
   25|  7.06k|            case 1: {
  ------------------
  |  Branch (25:13): [True: 7.06k, False: 53.5k]
  ------------------
   26|  7.06k|                const char c1 = token[0u];
   27|       |
   28|  7.06k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (28:21): [True: 3.24k, False: 3.81k]
  ------------------
   29|  3.24k|                {
   30|  3.24k|                    return OpCode::J;
   31|  3.24k|                }
   32|  3.81k|                break;
   33|  7.06k|            }
   34|       |
   35|       |            // 2 character OpCodes
   36|  8.80k|            case 2: {
  ------------------
  |  Branch (36:13): [True: 8.80k, False: 51.8k]
  ------------------
   37|  8.80k|                const char c1 = token[0u];
   38|  8.80k|                const char c2 = token[1u];
   39|       |
   40|  8.80k|                switch (c1)
  ------------------
  |  Branch (40:25): [True: 4.66k, False: 4.13k]
  ------------------
   41|  8.80k|                {
   42|    201|                    case 'J':
  ------------------
  |  Branch (42:21): [True: 201, False: 8.59k]
  ------------------
   43|    648|                    case 'j':
  ------------------
  |  Branch (43:21): [True: 447, False: 8.35k]
  ------------------
   44|    648|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (44:29): [True: 188, False: 460]
  ------------------
   45|    188|                        {
   46|    188|                            return OpCode::JR;
   47|    188|                        }
   48|    460|                        break;
   49|       |
   50|    794|                    case 'L':
  ------------------
  |  Branch (50:21): [True: 794, False: 8.00k]
  ------------------
   51|  1.16k|                    case 'l':
  ------------------
  |  Branch (51:21): [True: 375, False: 8.42k]
  ------------------
   52|  1.16k|                        switch (c2)
  ------------------
  |  Branch (52:33): [True: 68, False: 1.10k]
  ------------------
   53|  1.16k|                        {
   54|     67|                            case 'B':
  ------------------
  |  Branch (54:29): [True: 67, False: 1.10k]
  ------------------
   55|    144|                            case 'b':
  ------------------
  |  Branch (55:29): [True: 77, False: 1.09k]
  ------------------
   56|    144|                                return OpCode::LB;
   57|     67|                            case 'D':
  ------------------
  |  Branch (57:29): [True: 67, False: 1.10k]
  ------------------
   58|    133|                            case 'd':
  ------------------
  |  Branch (58:29): [True: 66, False: 1.10k]
  ------------------
   59|    133|                                return OpCode::LD;
   60|     67|                            case 'F':
  ------------------
  |  Branch (60:29): [True: 67, False: 1.10k]
  ------------------
   61|    295|                            case 'f':
  ------------------
  |  Branch (61:29): [True: 228, False: 941]
  ------------------
   62|    295|                                return OpCode::LF;
   63|     78|                            case 'H':
  ------------------
  |  Branch (63:29): [True: 78, False: 1.09k]
  ------------------
   64|    144|                            case 'h':
  ------------------
  |  Branch (64:29): [True: 66, False: 1.10k]
  ------------------
   65|    144|                                return OpCode::LH;
   66|    319|                            case 'W':
  ------------------
  |  Branch (66:29): [True: 319, False: 850]
  ------------------
   67|    385|                            case 'w':
  ------------------
  |  Branch (67:29): [True: 66, False: 1.10k]
  ------------------
   68|    385|                                return OpCode::LW;
   69|  1.16k|                        }
   70|     68|                        break;
   71|    205|                    case 'O':
  ------------------
  |  Branch (71:21): [True: 205, False: 8.59k]
  ------------------
   72|    779|                    case 'o':
  ------------------
  |  Branch (72:21): [True: 574, False: 8.22k]
  ------------------
   73|    779|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (73:29): [True: 279, False: 500]
  ------------------
   74|    279|                        {
   75|    279|                            return OpCode::OR;
   76|    279|                        }
   77|    500|                        break;
   78|    961|                    case 'S':
  ------------------
  |  Branch (78:21): [True: 961, False: 7.83k]
  ------------------
   79|  1.53k|                    case 's':
  ------------------
  |  Branch (79:21): [True: 575, False: 8.22k]
  ------------------
   80|  1.53k|                        switch (c2)
  ------------------
  |  Branch (80:33): [True: 94, False: 1.44k]
  ------------------
   81|  1.53k|                        {
   82|    206|                            case 'B':
  ------------------
  |  Branch (82:29): [True: 206, False: 1.33k]
  ------------------
   83|    274|                            case 'b':
  ------------------
  |  Branch (83:29): [True: 68, False: 1.46k]
  ------------------
   84|    274|                                return OpCode::SB;
   85|     67|                            case 'D':
  ------------------
  |  Branch (85:29): [True: 67, False: 1.46k]
  ------------------
   86|    388|                            case 'd':
  ------------------
  |  Branch (86:29): [True: 321, False: 1.21k]
  ------------------
   87|    388|                                return OpCode::SD;
   88|    402|                            case 'F':
  ------------------
  |  Branch (88:29): [True: 402, False: 1.13k]
  ------------------
   89|    468|                            case 'f':
  ------------------
  |  Branch (89:29): [True: 66, False: 1.47k]
  ------------------
   90|    468|                                return OpCode::SF;
   91|     66|                            case 'H':
  ------------------
  |  Branch (91:29): [True: 66, False: 1.47k]
  ------------------
   92|    178|                            case 'h':
  ------------------
  |  Branch (92:29): [True: 112, False: 1.42k]
  ------------------
   93|    178|                                return OpCode::SH;
   94|     68|                            case 'w':
  ------------------
  |  Branch (94:29): [True: 68, False: 1.46k]
  ------------------
   95|    134|                            case 'W':
  ------------------
  |  Branch (95:29): [True: 66, False: 1.47k]
  ------------------
   96|    134|                                return OpCode::SW;
   97|  1.53k|                        }
   98|     94|                        break;
   99|  8.80k|                }
  100|  5.79k|                break;
  101|  8.80k|            }
  102|       |
  103|       |            // 3 character OpCodes
  104|  17.2k|            case 3: {
  ------------------
  |  Branch (104:13): [True: 17.2k, False: 43.3k]
  ------------------
  105|  17.2k|                const char c1 = token[0u];
  106|  17.2k|                const char c2 = token[1u];
  107|  17.2k|                const char c3 = token[2u];
  108|       |
  109|  17.2k|                switch (c1)
  ------------------
  |  Branch (109:25): [True: 2.36k, False: 14.9k]
  ------------------
  110|  17.2k|                {
  111|  1.19k|                    case 'A':
  ------------------
  |  Branch (111:21): [True: 1.19k, False: 16.0k]
  ------------------
  112|  1.30k|                    case 'a':
  ------------------
  |  Branch (112:21): [True: 102, False: 17.1k]
  ------------------
  113|  1.30k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (113:29): [True: 944, False: 356]
  |  Branch (113:29): [True: 837, False: 463]
  |  Branch (113:45): [True: 837, False: 107]
  ------------------
  114|    837|                        {
  115|    837|                            return OpCode::ADD;
  116|    837|                        }
  117|    463|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (117:34): [True: 340, False: 123]
  |  Branch (117:34): [True: 146, False: 317]
  |  Branch (117:50): [True: 146, False: 194]
  ------------------
  118|    146|                        {
  119|    146|                            return OpCode::AND;
  120|    146|                        }
  121|    317|                        break;
  122|       |
  123|    317|                    case 'D':
  ------------------
  |  Branch (123:21): [True: 143, False: 17.1k]
  ------------------
  124|    283|                    case 'd':
  ------------------
  |  Branch (124:21): [True: 140, False: 17.1k]
  ------------------
  125|    283|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (125:29): [True: 217, False: 66]
  |  Branch (125:29): [True: 149, False: 134]
  |  Branch (125:45): [True: 149, False: 68]
  ------------------
  126|    149|                        {
  127|    149|                            return OpCode::DIV;
  128|    149|                        }
  129|    134|                        break;
  130|       |
  131|    492|                    case 'E':
  ------------------
  |  Branch (131:21): [True: 492, False: 16.7k]
  ------------------
  132|    569|                    case 'e':
  ------------------
  |  Branch (132:21): [True: 77, False: 17.1k]
  ------------------
  133|    569|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (133:29): [True: 503, False: 66]
  ------------------
  134|    503|                        {
  135|    503|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (135:33): [True: 152, False: 351]
  ------------------
  136|    152|                            {
  137|    152|                                return OpCode::EQD;
  138|    152|                            }
  139|    351|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (139:38): [True: 285, False: 66]
  ------------------
  140|    285|                            {
  141|    285|                                return OpCode::EQF;
  142|    285|                            }
  143|    503|                        }
  144|    132|                        break;
  145|       |
  146|    986|                    case 'G':
  ------------------
  |  Branch (146:21): [True: 986, False: 16.2k]
  ------------------
  147|  1.44k|                    case 'g':
  ------------------
  |  Branch (147:21): [True: 454, False: 16.8k]
  ------------------
  148|  1.44k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (148:29): [True: 374, False: 1.06k]
  ------------------
  149|    374|                        {
  150|    374|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (150:33): [True: 161, False: 213]
  ------------------
  151|    161|                            {
  152|    161|                                return OpCode::GED;
  153|    161|                            }
  154|    213|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (154:38): [True: 147, False: 66]
  ------------------
  155|    147|                            {
  156|    147|                                return OpCode::GEF;
  157|    147|                            }
  158|    374|                        }
  159|  1.06k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (159:34): [True: 1.00k, False: 66]
  ------------------
  160|  1.00k|                        {
  161|  1.00k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (161:33): [True: 513, False: 487]
  ------------------
  162|    513|                            {
  163|    513|                                return OpCode::GTD;
  164|    513|                            }
  165|    487|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (165:33): [True: 421, False: 66]
  ------------------
  166|    421|                            {
  167|    421|                                return OpCode::GTF;
  168|    421|                            }
  169|    487|                        }
  170|    198|                        break;
  171|       |
  172|    268|                    case 'J':
  ------------------
  |  Branch (172:21): [True: 268, False: 16.9k]
  ------------------
  173|    573|                    case 'j':
  ------------------
  |  Branch (173:21): [True: 305, False: 16.9k]
  ------------------
  174|    573|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (174:29): [True: 505, False: 68]
  |  Branch (174:29): [True: 309, False: 264]
  |  Branch (174:45): [True: 309, False: 196]
  ------------------
  175|    309|                        {
  176|    309|                            return OpCode::JAL;
  177|    309|                        }
  178|    264|                        break;
  179|       |
  180|  2.20k|                    case 'L':
  ------------------
  |  Branch (180:21): [True: 2.20k, False: 15.0k]
  ------------------
  181|  3.08k|                    case 'l':
  ------------------
  |  Branch (181:21): [True: 881, False: 16.3k]
  ------------------
  182|  3.08k|                        switch (c2)
  ------------------
  |  Branch (182:33): [True: 196, False: 2.88k]
  ------------------
  183|  3.08k|                        {
  184|     67|                            case 'B':
  ------------------
  |  Branch (184:29): [True: 67, False: 3.01k]
  ------------------
  185|    466|                            case 'b':
  ------------------
  |  Branch (185:29): [True: 399, False: 2.68k]
  ------------------
  186|    466|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (186:37): [True: 261, False: 205]
  ------------------
  187|    261|                                {
  188|    261|                                    return OpCode::LBU;
  189|    261|                                }
  190|    205|                                break;
  191|       |
  192|    439|                            case 'E':
  ------------------
  |  Branch (192:29): [True: 439, False: 2.64k]
  ------------------
  193|    766|                            case 'e':
  ------------------
  |  Branch (193:29): [True: 327, False: 2.75k]
  ------------------
  194|    766|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (194:37): [True: 286, False: 480]
  ------------------
  195|    286|                                {
  196|    286|                                    return OpCode::LED;
  197|    286|                                }
  198|    480|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (198:42): [True: 285, False: 195]
  ------------------
  199|    285|                                {
  200|    285|                                    return OpCode::LEF;
  201|    285|                                }
  202|    195|                                break;
  203|       |
  204|    488|                            case 'H':
  ------------------
  |  Branch (204:29): [True: 488, False: 2.59k]
  ------------------
  205|    814|                            case 'h':
  ------------------
  |  Branch (205:29): [True: 326, False: 2.75k]
  ------------------
  206|    814|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (206:37): [True: 285, False: 529]
  ------------------
  207|    285|                                {
  208|    285|                                    return OpCode::LHI;
  209|    285|                                }
  210|    529|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (210:42): [True: 335, False: 194]
  ------------------
  211|    335|                                {
  212|    335|                                    return OpCode::LHU;
  213|    335|                                }
  214|    194|                                break;
  215|       |
  216|    447|                            case 'T':
  ------------------
  |  Branch (216:29): [True: 447, False: 2.63k]
  ------------------
  217|    516|                            case 't':
  ------------------
  |  Branch (217:29): [True: 69, False: 3.01k]
  ------------------
  218|    516|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (218:37): [True: 305, False: 211]
  ------------------
  219|    305|                                {
  220|    305|                                    return OpCode::LTD;
  221|    305|                                }
  222|    211|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (222:42): [True: 145, False: 66]
  ------------------
  223|    145|                                {
  224|    145|                                    return OpCode::LTF;
  225|    145|                                }
  226|     66|                                break;
  227|       |
  228|     70|                            case 'W':
  ------------------
  |  Branch (228:29): [True: 70, False: 3.01k]
  ------------------
  229|    327|                            case 'w':
  ------------------
  |  Branch (229:29): [True: 257, False: 2.82k]
  ------------------
  230|    327|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (230:37): [True: 261, False: 66]
  ------------------
  231|    261|                                {
  232|    261|                                    return OpCode::LWU;
  233|    261|                                }
  234|     66|                                break;
  235|  3.08k|                        }
  236|    922|                        break;
  237|       |
  238|  2.01k|                    case 'N':
  ------------------
  |  Branch (238:21): [True: 2.01k, False: 15.2k]
  ------------------
  239|  2.22k|                    case 'n':
  ------------------
  |  Branch (239:21): [True: 208, False: 17.0k]
  ------------------
  240|  2.22k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (240:29): [True: 372, False: 1.85k]
  ------------------
  241|    372|                        {
  242|    372|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (242:33): [True: 148, False: 224]
  ------------------
  243|    148|                            {
  244|    148|                                return OpCode::NED;
  245|    148|                            }
  246|    224|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (246:38): [True: 158, False: 66]
  ------------------
  247|    158|                            {
  248|    158|                                return OpCode::NEF;
  249|    158|                            }
  250|    372|                        }
  251|  1.85k|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (251:34): [True: 1.78k, False: 68]
  |  Branch (251:34): [True: 1.58k, False: 262]
  |  Branch (251:50): [True: 1.58k, False: 194]
  ------------------
  252|  1.58k|                        {
  253|  1.58k|                            return OpCode::NOP;
  254|  1.58k|                        }
  255|       |
  256|    328|                        break;
  257|       |
  258|    328|                    case 'O':
  ------------------
  |  Branch (258:21): [True: 80, False: 17.1k]
  ------------------
  259|    678|                    case 'o':
  ------------------
  |  Branch (259:21): [True: 598, False: 16.6k]
  ------------------
  260|    678|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (260:29): [True: 468, False: 210]
  |  Branch (260:29): [True: 274, False: 404]
  |  Branch (260:45): [True: 274, False: 194]
  ------------------
  261|    274|                        {
  262|    274|                            return OpCode::ORI;
  263|    274|                        }
  264|    404|                        break;
  265|       |
  266|  3.79k|                    case 'S':
  ------------------
  |  Branch (266:21): [True: 3.79k, False: 13.4k]
  ------------------
  267|  4.51k|                    case 's':
  ------------------
  |  Branch (267:21): [True: 717, False: 16.5k]
  ------------------
  268|  4.51k|                        switch (c2)
  ------------------
  |  Branch (268:33): [True: 66, False: 4.44k]
  ------------------
  269|  4.51k|                        {
  270|     71|                            case 'B':
  ------------------
  |  Branch (270:29): [True: 71, False: 4.44k]
  ------------------
  271|    203|                            case 'b':
  ------------------
  |  Branch (271:29): [True: 132, False: 4.38k]
  ------------------
  272|    203|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (272:37): [True: 137, False: 66]
  ------------------
  273|    137|                                {
  274|    137|                                    return OpCode::SBU;
  275|    137|                                }
  276|     66|                                break;
  277|       |
  278|     87|                            case 'E':
  ------------------
  |  Branch (278:29): [True: 87, False: 4.42k]
  ------------------
  279|    347|                            case 'e':
  ------------------
  |  Branch (279:29): [True: 260, False: 4.25k]
  ------------------
  280|    347|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (280:37): [True: 153, False: 194]
  ------------------
  281|    153|                                {
  282|    153|                                    return OpCode::SEQ;
  283|    153|                                }
  284|    194|                                break;
  285|       |
  286|    483|                            case 'G':
  ------------------
  |  Branch (286:29): [True: 483, False: 4.02k]
  ------------------
  287|    745|                            case 'g':
  ------------------
  |  Branch (287:29): [True: 262, False: 4.25k]
  ------------------
  288|    745|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (288:37): [True: 278, False: 467]
  ------------------
  289|    278|                                {
  290|    278|                                    return OpCode::SGE;
  291|    278|                                }
  292|    467|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (292:42): [True: 273, False: 194]
  ------------------
  293|    273|                                {
  294|    273|                                    return OpCode::SGT;
  295|    273|                                }
  296|    194|                                break;
  297|       |
  298|    195|                            case 'H':
  ------------------
  |  Branch (298:29): [True: 195, False: 4.31k]
  ------------------
  299|    329|                            case 'h':
  ------------------
  |  Branch (299:29): [True: 134, False: 4.37k]
  ------------------
  300|    329|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (300:37): [True: 260, False: 69]
  ------------------
  301|    260|                                {
  302|    260|                                    return OpCode::SHU;
  303|    260|                                }
  304|     69|                                break;
  305|       |
  306|    745|                            case 'L':
  ------------------
  |  Branch (306:29): [True: 745, False: 3.76k]
  ------------------
  307|  1.06k|                            case 'l':
  ------------------
  |  Branch (307:29): [True: 319, False: 4.19k]
  ------------------
  308|  1.06k|                                switch (c3)
  ------------------
  |  Branch (308:41): [True: 66, False: 998]
  ------------------
  309|  1.06k|                                {
  310|    261|                                    case 'A':
  ------------------
  |  Branch (310:37): [True: 261, False: 803]
  ------------------
  311|    327|                                    case 'a':
  ------------------
  |  Branch (311:37): [True: 66, False: 998]
  ------------------
  312|    327|                                        return OpCode::SLA;
  313|       |
  314|     82|                                    case 'E':
  ------------------
  |  Branch (314:37): [True: 82, False: 982]
  ------------------
  315|    148|                                    case 'e':
  ------------------
  |  Branch (315:37): [True: 66, False: 998]
  ------------------
  316|    148|                                        return OpCode::SLE;
  317|       |
  318|    253|                                    case 'L':
  ------------------
  |  Branch (318:37): [True: 253, False: 811]
  ------------------
  319|    321|                                    case 'l':
  ------------------
  |  Branch (319:37): [True: 68, False: 996]
  ------------------
  320|    321|                                        return OpCode::SLL;
  321|       |
  322|     82|                                    case 'T':
  ------------------
  |  Branch (322:37): [True: 82, False: 982]
  ------------------
  323|    202|                                    case 't':
  ------------------
  |  Branch (323:37): [True: 120, False: 944]
  ------------------
  324|    202|                                        return OpCode::SLT;
  325|  1.06k|                                }
  326|     66|                                break;
  327|       |
  328|    211|                            case 'N':
  ------------------
  |  Branch (328:29): [True: 211, False: 4.30k]
  ------------------
  329|    343|                            case 'n':
  ------------------
  |  Branch (329:29): [True: 132, False: 4.38k]
  ------------------
  330|    343|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (330:37): [True: 277, False: 66]
  ------------------
  331|    277|                                {
  332|    277|                                    return OpCode::SNE;
  333|    277|                                }
  334|     66|                                break;
  335|       |
  336|    426|                            case 'R':
  ------------------
  |  Branch (336:29): [True: 426, False: 4.08k]
  ------------------
  337|    555|                            case 'r':
  ------------------
  |  Branch (337:29): [True: 129, False: 4.38k]
  ------------------
  338|    555|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (338:37): [True: 178, False: 377]
  ------------------
  339|    178|                                {
  340|    178|                                    return OpCode::SRA;
  341|    178|                                }
  342|    377|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (342:42): [True: 311, False: 66]
  ------------------
  343|    311|                                {
  344|    311|                                    return OpCode::SRL;
  345|    311|                                }
  346|     66|                                break;
  347|       |
  348|    307|                            case 'U':
  ------------------
  |  Branch (348:29): [True: 307, False: 4.20k]
  ------------------
  349|    515|                            case 'u':
  ------------------
  |  Branch (349:29): [True: 208, False: 4.30k]
  ------------------
  350|    515|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (350:37): [True: 321, False: 194]
  ------------------
  351|    321|                                {
  352|    321|                                    return OpCode::SUB;
  353|    321|                                }
  354|    194|                                break;
  355|       |
  356|    197|                            case 'W':
  ------------------
  |  Branch (356:29): [True: 197, False: 4.31k]
  ------------------
  357|    345|                            case 'w':
  ------------------
  |  Branch (357:29): [True: 148, False: 4.36k]
  ------------------
  358|    345|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (358:37): [True: 263, False: 82]
  ------------------
  359|    263|                                {
  360|    263|                                    return OpCode::SWU;
  361|    263|                                }
  362|     82|                                break;
  363|  4.51k|                        }
  364|       |
  365|  1.16k|                    case 'X':
  ------------------
  |  Branch (365:21): [True: 99, False: 17.1k]
  ------------------
  366|  1.30k|                    case 'x':
  ------------------
  |  Branch (366:21): [True: 142, False: 17.1k]
  ------------------
  367|  1.30k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (367:29): [True: 231, False: 1.07k]
  |  Branch (367:29): [True: 165, False: 1.13k]
  |  Branch (367:45): [True: 165, False: 66]
  ------------------
  368|    165|                        {
  369|    165|                            return OpCode::XOR;
  370|    165|                        }
  371|  1.13k|                        break;
  372|  17.2k|                }
  373|  6.19k|                break;
  374|  17.2k|            }
  375|       |
  376|       |            // 4 character OpCodes
  377|  18.9k|            case 4: {
  ------------------
  |  Branch (377:13): [True: 18.9k, False: 41.6k]
  ------------------
  378|  18.9k|                const char c1 = token[0u];
  379|  18.9k|                const char c2 = token[1u];
  380|  18.9k|                const char c3 = token[2u];
  381|  18.9k|                const char c4 = token[3u];
  382|       |
  383|  18.9k|                switch (c1)
  ------------------
  |  Branch (383:25): [True: 1.51k, False: 17.4k]
  ------------------
  384|  18.9k|                {
  385|  1.92k|                    case 'A':
  ------------------
  |  Branch (385:21): [True: 1.92k, False: 17.0k]
  ------------------
  386|  2.60k|                    case 'a':
  ------------------
  |  Branch (386:21): [True: 674, False: 18.2k]
  ------------------
  387|  2.60k|                        switch (c2)
  ------------------
  |  Branch (387:33): [True: 194, False: 2.40k]
  ------------------
  388|  2.60k|                        {
  389|  1.35k|                            case 'D':
  ------------------
  |  Branch (389:29): [True: 1.35k, False: 1.24k]
  ------------------
  390|  1.77k|                            case 'd':
  ------------------
  |  Branch (390:29): [True: 416, False: 2.18k]
  ------------------
  391|  1.77k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (391:37): [True: 1.70k, False: 66]
  ------------------
  392|  1.70k|                                {
  393|  1.70k|                                    switch (c4)
  ------------------
  |  Branch (393:45): [True: 194, False: 1.51k]
  ------------------
  394|  1.70k|                                    {
  395|    214|                                        case 'D':
  ------------------
  |  Branch (395:41): [True: 214, False: 1.49k]
  ------------------
  396|    280|                                        case 'd':
  ------------------
  |  Branch (396:41): [True: 66, False: 1.64k]
  ------------------
  397|    280|                                            return OpCode::ADDD;
  398|       |
  399|    211|                                        case 'F':
  ------------------
  |  Branch (399:41): [True: 211, False: 1.49k]
  ------------------
  400|    277|                                        case 'f':
  ------------------
  |  Branch (400:41): [True: 66, False: 1.64k]
  ------------------
  401|    277|                                            return OpCode::ADDF;
  402|       |
  403|    581|                                        case 'I':
  ------------------
  |  Branch (403:41): [True: 581, False: 1.12k]
  ------------------
  404|    647|                                        case 'i':
  ------------------
  |  Branch (404:41): [True: 66, False: 1.64k]
  ------------------
  405|    647|                                            return OpCode::ADDI;
  406|       |
  407|    242|                                        case 'U':
  ------------------
  |  Branch (407:41): [True: 242, False: 1.46k]
  ------------------
  408|    308|                                        case 'u':
  ------------------
  |  Branch (408:41): [True: 66, False: 1.64k]
  ------------------
  409|    308|                                            return OpCode::ADDU;
  410|  1.70k|                                    }
  411|  1.70k|                                }
  412|    260|                                break;
  413|       |
  414|    407|                            case 'N':
  ------------------
  |  Branch (414:29): [True: 407, False: 2.19k]
  ------------------
  415|    637|                            case 'n':
  ------------------
  |  Branch (415:29): [True: 230, False: 2.37k]
  ------------------
  416|    637|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (416:37): [True: 443, False: 194]
  |  Branch (416:37): [True: 377, False: 260]
  |  Branch (416:53): [True: 377, False: 66]
  ------------------
  417|    377|                                {
  418|    377|                                    return OpCode::ANDI;
  419|    377|                                }
  420|       |
  421|    260|                                break;
  422|  2.60k|                        }
  423|    714|                        break;
  424|       |
  425|    825|                    case 'B':
  ------------------
  |  Branch (425:21): [True: 825, False: 18.1k]
  ------------------
  426|  1.90k|                    case 'b':
  ------------------
  |  Branch (426:21): [True: 1.08k, False: 17.8k]
  ------------------
  427|  1.90k|                        switch (c2)
  ------------------
  |  Branch (427:33): [True: 66, False: 1.84k]
  ------------------
  428|  1.90k|                        {
  429|     89|                            case 'E':
  ------------------
  |  Branch (429:29): [True: 89, False: 1.81k]
  ------------------
  430|    287|                            case 'e':
  ------------------
  |  Branch (430:29): [True: 198, False: 1.70k]
  ------------------
  431|    287|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (431:37): [True: 221, False: 66]
  |  Branch (431:37): [True: 155, False: 132]
  |  Branch (431:53): [True: 155, False: 66]
  ------------------
  432|    155|                                {
  433|    155|                                    return OpCode::BEQZ;
  434|    155|                                }
  435|    132|                                break;
  436|       |
  437|    635|                            case 'F':
  ------------------
  |  Branch (437:29): [True: 635, False: 1.27k]
  ------------------
  438|  1.01k|                            case 'f':
  ------------------
  |  Branch (438:29): [True: 375, False: 1.53k]
  ------------------
  439|  1.01k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (439:37): [True: 944, False: 66]
  ------------------
  440|    944|                                {
  441|    944|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (441:41): [True: 593, False: 351]
  ------------------
  442|    593|                                    {
  443|    593|                                        return OpCode::BFPF;
  444|    593|                                    }
  445|    351|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (445:46): [True: 285, False: 66]
  ------------------
  446|    285|                                    {
  447|    285|                                        return OpCode::BFPT;
  448|    285|                                    }
  449|    944|                                }
  450|    132|                                break;
  451|       |
  452|    456|                            case 'N':
  ------------------
  |  Branch (452:29): [True: 456, False: 1.45k]
  ------------------
  453|    543|                            case 'n':
  ------------------
  |  Branch (453:29): [True: 87, False: 1.81k]
  ------------------
  454|    543|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (454:37): [True: 477, False: 66]
  |  Branch (454:37): [True: 283, False: 260]
  |  Branch (454:53): [True: 283, False: 194]
  ------------------
  455|    283|                                {
  456|    283|                                    return OpCode::BNEZ;
  457|    283|                                }
  458|  1.90k|                        }
  459|    590|                        break;
  460|       |
  461|    590|                    case 'D':
  ------------------
  |  Branch (461:21): [True: 317, False: 18.6k]
  ------------------
  462|  1.38k|                    case 'd':
  ------------------
  |  Branch (462:21): [True: 1.06k, False: 17.8k]
  ------------------
  463|  1.38k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (463:29): [True: 1.18k, False: 194]
  |  Branch (463:29): [True: 994, False: 388]
  |  Branch (463:45): [True: 994, False: 194]
  ------------------
  464|    994|                        {
  465|    994|                            switch (c4)
  ------------------
  |  Branch (465:37): [True: 194, False: 800]
  ------------------
  466|    994|                            {
  467|     67|                                case 'D':
  ------------------
  |  Branch (467:33): [True: 67, False: 927]
  ------------------
  468|    133|                                case 'd':
  ------------------
  |  Branch (468:33): [True: 66, False: 928]
  ------------------
  469|    133|                                    return OpCode::DIVD;
  470|       |
  471|     67|                                case 'F':
  ------------------
  |  Branch (471:33): [True: 67, False: 927]
  ------------------
  472|    133|                                case 'f':
  ------------------
  |  Branch (472:33): [True: 66, False: 928]
  ------------------
  473|    133|                                    return OpCode::DIVF;
  474|       |
  475|     67|                                case 'I':
  ------------------
  |  Branch (475:33): [True: 67, False: 927]
  ------------------
  476|    261|                                case 'i':
  ------------------
  |  Branch (476:33): [True: 194, False: 800]
  ------------------
  477|    261|                                    return OpCode::DIVI;
  478|       |
  479|     79|                                case 'U':
  ------------------
  |  Branch (479:33): [True: 79, False: 915]
  ------------------
  480|    273|                                case 'u':
  ------------------
  |  Branch (480:33): [True: 194, False: 800]
  ------------------
  481|    273|                                    return OpCode::DIVU;
  482|    994|                            }
  483|    994|                        }
  484|    582|                        break;
  485|       |
  486|    582|                    case 'H':
  ------------------
  |  Branch (486:21): [True: 205, False: 18.7k]
  ------------------
  487|    469|                    case 'h':
  ------------------
  |  Branch (487:21): [True: 264, False: 18.6k]
  ------------------
  488|    469|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (488:29): [True: 403, False: 66]
  |  Branch (488:29): [True: 271, False: 198]
  |  Branch (488:45): [True: 337, False: 66]
  |  Branch (488:61): [True: 271, False: 66]
  ------------------
  489|    271|                        {
  490|    271|                            return OpCode::HALT;
  491|    271|                        }
  492|    198|                        break;
  493|       |
  494|    561|                    case 'J':
  ------------------
  |  Branch (494:21): [True: 561, False: 18.3k]
  ------------------
  495|  1.11k|                    case 'j':
  ------------------
  |  Branch (495:21): [True: 558, False: 18.3k]
  ------------------
  496|  1.11k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (496:29): [True: 1.04k, False: 77]
  |  Branch (496:29): [True: 626, False: 493]
  |  Branch (496:45): [True: 848, False: 194]
  |  Branch (496:61): [True: 626, False: 222]
  ------------------
  497|    626|                        {
  498|    626|                            return OpCode::JALR;
  499|    626|                        }
  500|    493|                        break;
  501|       |
  502|  1.35k|                    case 'M':
  ------------------
  |  Branch (502:21): [True: 1.35k, False: 17.5k]
  ------------------
  503|  1.67k|                    case 'm':
  ------------------
  |  Branch (503:21): [True: 324, False: 18.6k]
  ------------------
  504|  1.67k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (504:29): [True: 894, False: 781]
  |  Branch (504:29): [True: 632, False: 1.04k]
  |  Branch (504:45): [True: 632, False: 262]
  ------------------
  505|    632|                        {
  506|    632|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (506:33): [True: 285, False: 347]
  ------------------
  507|    285|                            {
  508|    285|                                return OpCode::MOVD;
  509|    285|                            }
  510|    347|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (510:38): [True: 150, False: 197]
  ------------------
  511|    150|                            {
  512|    150|                                return OpCode::MOVF;
  513|    150|                            }
  514|    632|                        }
  515|  1.04k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (515:34): [True: 674, False: 369]
  |  Branch (515:34): [True: 413, False: 630]
  |  Branch (515:50): [True: 608, False: 66]
  |  Branch (515:66): [True: 413, False: 195]
  ------------------
  516|    413|                        {
  517|    413|                            return OpCode::MULT;
  518|    413|                        }
  519|    827|                        break;
  520|       |
  521|  5.84k|                    case 'S':
  ------------------
  |  Branch (521:21): [True: 5.84k, False: 13.1k]
  ------------------
  522|  6.99k|                    case 's':
  ------------------
  |  Branch (522:21): [True: 1.15k, False: 17.7k]
  ------------------
  523|  6.99k|                        switch (c2)
  ------------------
  |  Branch (523:33): [True: 72, False: 6.92k]
  ------------------
  524|  6.99k|                        {
  525|    398|                            case 'E':
  ------------------
  |  Branch (525:29): [True: 398, False: 6.59k]
  ------------------
  526|    788|                            case 'e':
  ------------------
  |  Branch (526:29): [True: 390, False: 6.60k]
  ------------------
  527|    788|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (527:37): [True: 593, False: 195]
  ------------------
  528|    593|                                {
  529|    593|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (529:41): [True: 149, False: 444]
  ------------------
  530|    149|                                    {
  531|    149|                                        return OpCode::SEQI;
  532|    149|                                    }
  533|    444|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (533:46): [True: 378, False: 66]
  ------------------
  534|    378|                                    {
  535|    378|                                        return OpCode::SEQU;
  536|    378|                                    }
  537|    593|                                }
  538|    261|                                break;
  539|       |
  540|    903|                            case 'G':
  ------------------
  |  Branch (540:29): [True: 903, False: 6.09k]
  ------------------
  541|  1.55k|                            case 'g':
  ------------------
  |  Branch (541:29): [True: 651, False: 6.34k]
  ------------------
  542|  1.55k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (542:37): [True: 872, False: 682]
  ------------------
  543|    872|                                {
  544|    872|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (544:41): [True: 504, False: 368]
  ------------------
  545|    504|                                    {
  546|    504|                                        return OpCode::SGEI;
  547|    504|                                    }
  548|    368|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (548:46): [True: 302, False: 66]
  ------------------
  549|    302|                                    {
  550|    302|                                        return OpCode::SGEU;
  551|    302|                                    }
  552|    872|                                }
  553|    682|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (553:42): [True: 616, False: 66]
  ------------------
  554|    616|                                {
  555|    616|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (555:41): [True: 149, False: 467]
  ------------------
  556|    149|                                    {
  557|    149|                                        return OpCode::SGTI;
  558|    149|                                    }
  559|    467|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (559:46): [True: 273, False: 194]
  ------------------
  560|    273|                                    {
  561|    273|                                        return OpCode::SGTU;
  562|    273|                                    }
  563|    616|                                }
  564|    326|                                break;
  565|       |
  566|    919|                            case 'L':
  ------------------
  |  Branch (566:29): [True: 919, False: 6.07k]
  ------------------
  567|  1.99k|                            case 'l':
  ------------------
  |  Branch (567:29): [True: 1.07k, False: 5.92k]
  ------------------
  568|  1.99k|                                switch (c3)
  ------------------
  |  Branch (568:41): [True: 67, False: 1.92k]
  ------------------
  569|  1.99k|                                {
  570|     84|                                    case 'A':
  ------------------
  |  Branch (570:37): [True: 84, False: 1.90k]
  ------------------
  571|    216|                                    case 'a':
  ------------------
  |  Branch (571:37): [True: 132, False: 1.86k]
  ------------------
  572|    216|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (572:45): [True: 149, False: 67]
  ------------------
  573|    149|                                        {
  574|    149|                                            return OpCode::SLAI;
  575|    149|                                        }
  576|     67|                                        break;
  577|       |
  578|    287|                                    case 'E':
  ------------------
  |  Branch (578:37): [True: 287, False: 1.70k]
  ------------------
  579|    613|                                    case 'e':
  ------------------
  |  Branch (579:37): [True: 326, False: 1.66k]
  ------------------
  580|    613|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (580:45): [True: 274, False: 339]
  ------------------
  581|    274|                                        {
  582|    274|                                            return OpCode::SLEI;
  583|    274|                                        }
  584|    339|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (584:50): [True: 145, False: 194]
  ------------------
  585|    145|                                        {
  586|    145|                                            return OpCode::SLEU;
  587|    145|                                        }
  588|    194|                                        break;
  589|       |
  590|    208|                                    case 'L':
  ------------------
  |  Branch (590:37): [True: 208, False: 1.78k]
  ------------------
  591|    596|                                    case 'l':
  ------------------
  |  Branch (591:37): [True: 388, False: 1.60k]
  ------------------
  592|    596|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (592:45): [True: 402, False: 194]
  ------------------
  593|    402|                                        {
  594|    402|                                            return OpCode::SLLI;
  595|    402|                                        }
  596|    194|                                        break;
  597|       |
  598|    368|                                    case 'T':
  ------------------
  |  Branch (598:37): [True: 368, False: 1.62k]
  ------------------
  599|    500|                                    case 't':
  ------------------
  |  Branch (599:37): [True: 132, False: 1.86k]
  ------------------
  600|    500|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (600:45): [True: 282, False: 218]
  ------------------
  601|    282|                                        {
  602|    282|                                            return OpCode::SLTI;
  603|    282|                                        }
  604|    218|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (604:50): [True: 145, False: 73]
  ------------------
  605|    145|                                        {
  606|    145|                                            return OpCode::SLTU;
  607|    145|                                        }
  608|     73|                                        break;
  609|  1.99k|                                }
  610|       |
  611|    758|                            case 'N':
  ------------------
  |  Branch (611:29): [True: 163, False: 6.83k]
  ------------------
  612|    946|                            case 'n':
  ------------------
  |  Branch (612:29): [True: 188, False: 6.80k]
  ------------------
  613|    946|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (613:37): [True: 545, False: 401]
  ------------------
  614|    545|                                {
  615|    545|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (615:41): [True: 150, False: 395]
  ------------------
  616|    150|                                    {
  617|    150|                                        return OpCode::SNEI;
  618|    150|                                    }
  619|    395|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (619:46): [True: 145, False: 250]
  ------------------
  620|    145|                                    {
  621|    145|                                        return OpCode::SNEU;
  622|    145|                                    }
  623|    545|                                }
  624|    651|                                break;
  625|       |
  626|    651|                            case 'R':
  ------------------
  |  Branch (626:29): [True: 595, False: 6.40k]
  ------------------
  627|    878|                            case 'r':
  ------------------
  |  Branch (627:29): [True: 283, False: 6.71k]
  ------------------
  628|    878|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (628:37): [True: 354, False: 524]
  |  Branch (628:37): [True: 281, False: 597]
  |  Branch (628:53): [True: 281, False: 73]
  ------------------
  629|    281|                                {
  630|    281|                                    return OpCode::SRAI;
  631|    281|                                }
  632|    597|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (632:42): [True: 524, False: 73]
  |  Branch (632:42): [True: 458, False: 139]
  |  Branch (632:58): [True: 458, False: 66]
  ------------------
  633|    458|                                {
  634|    458|                                    return OpCode::SRLI;
  635|    458|                                }
  636|    139|                                break;
  637|       |
  638|  1.04k|                            case 'U':
  ------------------
  |  Branch (638:29): [True: 1.04k, False: 5.95k]
  ------------------
  639|  1.36k|                            case 'u':
  ------------------
  |  Branch (639:29): [True: 316, False: 6.67k]
  ------------------
  640|  1.36k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (640:37): [True: 1.16k, False: 194]
  ------------------
  641|  1.16k|                                {
  642|  1.16k|                                    switch (c4)
  ------------------
  |  Branch (642:45): [True: 66, False: 1.10k]
  ------------------
  643|  1.16k|                                    {
  644|    218|                                        case 'D':
  ------------------
  |  Branch (644:41): [True: 218, False: 948]
  ------------------
  645|    284|                                        case 'd':
  ------------------
  |  Branch (645:41): [True: 66, False: 1.10k]
  ------------------
  646|    284|                                            return OpCode::SUBD;
  647|       |
  648|    228|                                        case 'F':
  ------------------
  |  Branch (648:41): [True: 228, False: 938]
  ------------------
  649|    294|                                        case 'f':
  ------------------
  |  Branch (649:41): [True: 66, False: 1.10k]
  ------------------
  650|    294|                                            return OpCode::SUBF;
  651|       |
  652|     89|                                        case 'I':
  ------------------
  |  Branch (652:41): [True: 89, False: 1.07k]
  ------------------
  653|    155|                                        case 'i':
  ------------------
  |  Branch (653:41): [True: 66, False: 1.10k]
  ------------------
  654|    155|                                            return OpCode::SUBI;
  655|       |
  656|    301|                                        case 'U':
  ------------------
  |  Branch (656:41): [True: 301, False: 865]
  ------------------
  657|    367|                                        case 'u':
  ------------------
  |  Branch (657:41): [True: 66, False: 1.10k]
  ------------------
  658|    367|                                            return OpCode::SUBU;
  659|  1.16k|                                    }
  660|  1.16k|                                }
  661|    260|                                break;
  662|  6.99k|                        }
  663|  1.70k|                        break;
  664|       |
  665|  1.70k|                    case 'T':
  ------------------
  |  Branch (665:21): [True: 91, False: 18.8k]
  ------------------
  666|    465|                    case 't':
  ------------------
  |  Branch (666:21): [True: 374, False: 18.5k]
  ------------------
  667|    465|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (667:29): [True: 399, False: 66]
  |  Branch (667:29): [True: 139, False: 326]
  |  Branch (667:45): [True: 205, False: 194]
  |  Branch (667:61): [True: 139, False: 66]
  ------------------
  668|    139|                        {
  669|    139|                            return OpCode::TRAP;
  670|    139|                        }
  671|    326|                        break;
  672|    391|                    case 'X':
  ------------------
  |  Branch (672:21): [True: 391, False: 18.5k]
  ------------------
  673|    818|                    case 'x':
  ------------------
  |  Branch (673:21): [True: 427, False: 18.5k]
  ------------------
  674|    818|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (674:29): [True: 736, False: 82]
  |  Branch (674:29): [True: 585, False: 233]
  |  Branch (674:45): [True: 651, False: 85]
  |  Branch (674:61): [True: 585, False: 66]
  ------------------
  675|    585|                        {
  676|    585|                            return OpCode::XORI;
  677|    585|                        }
  678|    233|                        break;
  679|  18.9k|                }
  680|  7.18k|                break;
  681|  18.9k|            }
  682|       |
  683|       |            // 5 character OpCodes
  684|  7.18k|            case 5: {
  ------------------
  |  Branch (684:13): [True: 2.62k, False: 57.9k]
  ------------------
  685|  2.62k|                const char c1 = token[0u];
  686|  2.62k|                const char c2 = token[1u];
  687|  2.62k|                const char c3 = token[2u];
  688|  2.62k|                const char c4 = token[3u];
  689|  2.62k|                const char c5 = token[4u];
  690|       |
  691|  2.62k|                switch (c1)
  ------------------
  |  Branch (691:25): [True: 482, False: 2.13k]
  ------------------
  692|  2.62k|                {
  693|    230|                    case 'A':
  ------------------
  |  Branch (693:21): [True: 230, False: 2.39k]
  ------------------
  694|    230|                    case 'a':
  ------------------
  |  Branch (694:21): [True: 0, False: 2.62k]
  ------------------
  695|    230|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (695:29): [True: 230, False: 0]
  |  Branch (695:29): [True: 230, False: 0]
  |  Branch (695:45): [True: 230, False: 0]
  |  Branch (695:61): [True: 230, False: 0]
  |  Branch (695:77): [True: 230, False: 0]
  ------------------
  696|    230|                        {
  697|    230|                            return OpCode::ADDUI;
  698|    230|                        }
  699|      0|                        break;
  700|       |
  701|    195|                    case 'D':
  ------------------
  |  Branch (701:21): [True: 195, False: 2.42k]
  ------------------
  702|    195|                    case 'd':
  ------------------
  |  Branch (702:21): [True: 0, False: 2.62k]
  ------------------
  703|    195|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (703:29): [True: 195, False: 0]
  |  Branch (703:29): [True: 195, False: 0]
  |  Branch (703:45): [True: 195, False: 0]
  |  Branch (703:61): [True: 195, False: 0]
  |  Branch (703:77): [True: 195, False: 0]
  ------------------
  704|    195|                        {
  705|    195|                            return OpCode::DIVUI;
  706|    195|                        }
  707|      0|                        break;
  708|       |
  709|    654|                    case 'M':
  ------------------
  |  Branch (709:21): [True: 654, False: 1.96k]
  ------------------
  710|    654|                    case 'm':
  ------------------
  |  Branch (710:21): [True: 0, False: 2.62k]
  ------------------
  711|    654|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (711:29): [True: 654, False: 0]
  |  Branch (711:29): [True: 654, False: 0]
  |  Branch (711:45): [True: 654, False: 0]
  |  Branch (711:61): [True: 654, False: 0]
  ------------------
  712|    654|                        {
  713|    654|                            switch (c5)
  ------------------
  |  Branch (713:37): [True: 0, False: 654]
  ------------------
  714|    654|                            {
  715|     94|                                case 'D':
  ------------------
  |  Branch (715:33): [True: 94, False: 560]
  ------------------
  716|     94|                                case 'd':
  ------------------
  |  Branch (716:33): [True: 0, False: 654]
  ------------------
  717|     94|                                    return OpCode::MULTD;
  718|       |
  719|    226|                                case 'F':
  ------------------
  |  Branch (719:33): [True: 226, False: 428]
  ------------------
  720|    226|                                case 'f':
  ------------------
  |  Branch (720:33): [True: 0, False: 654]
  ------------------
  721|    226|                                    return OpCode::MULTF;
  722|       |
  723|    100|                                case 'I':
  ------------------
  |  Branch (723:33): [True: 100, False: 554]
  ------------------
  724|    100|                                case 'i':
  ------------------
  |  Branch (724:33): [True: 0, False: 654]
  ------------------
  725|    100|                                    return OpCode::MULTI;
  726|       |
  727|    234|                                case 'U':
  ------------------
  |  Branch (727:33): [True: 234, False: 420]
  ------------------
  728|    234|                                case 'u':
  ------------------
  |  Branch (728:33): [True: 0, False: 654]
  ------------------
  729|    234|                                    return OpCode::MULTU;
  730|    654|                            }
  731|    654|                        }
  732|      0|                        break;
  733|       |
  734|  1.06k|                    case 'S':
  ------------------
  |  Branch (734:21): [True: 1.06k, False: 1.56k]
  ------------------
  735|  1.06k|                    case 's':
  ------------------
  |  Branch (735:21): [True: 0, False: 2.62k]
  ------------------
  736|  1.06k|                        switch (c2)
  ------------------
  |  Branch (736:33): [True: 0, False: 1.06k]
  ------------------
  737|  1.06k|                        {
  738|    250|                            case 'E':
  ------------------
  |  Branch (738:29): [True: 250, False: 810]
  ------------------
  739|    250|                            case 'e':
  ------------------
  |  Branch (739:29): [True: 0, False: 1.06k]
  ------------------
  740|    250|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (740:37): [True: 250, False: 0]
  |  Branch (740:37): [True: 250, False: 0]
  |  Branch (740:53): [True: 250, False: 0]
  |  Branch (740:69): [True: 250, False: 0]
  ------------------
  741|    250|                                {
  742|    250|                                    return OpCode::SEQUI;
  743|    250|                                }
  744|      0|                                break;
  745|       |
  746|    304|                            case 'G':
  ------------------
  |  Branch (746:29): [True: 304, False: 756]
  ------------------
  747|    304|                            case 'g':
  ------------------
  |  Branch (747:29): [True: 0, False: 1.06k]
  ------------------
  748|    304|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (748:37): [True: 224, False: 80]
  |  Branch (748:37): [True: 224, False: 80]
  |  Branch (748:53): [True: 224, False: 0]
  |  Branch (748:69): [True: 224, False: 0]
  ------------------
  749|    224|                                {
  750|    224|                                    return OpCode::SGEUI;
  751|    224|                                }
  752|     80|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (752:42): [True: 80, False: 0]
  |  Branch (752:42): [True: 80, False: 0]
  |  Branch (752:58): [True: 80, False: 0]
  |  Branch (752:74): [True: 80, False: 0]
  ------------------
  753|     80|                                {
  754|     80|                                    return OpCode::SGTUI;
  755|     80|                                }
  756|      0|                                break;
  757|       |
  758|    302|                            case 'L':
  ------------------
  |  Branch (758:29): [True: 302, False: 758]
  ------------------
  759|    302|                            case 'l':
  ------------------
  |  Branch (759:29): [True: 0, False: 1.06k]
  ------------------
  760|    302|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (760:37): [True: 212, False: 90]
  |  Branch (760:37): [True: 212, False: 90]
  |  Branch (760:53): [True: 212, False: 0]
  |  Branch (760:69): [True: 212, False: 0]
  ------------------
  761|    212|                                {
  762|    212|                                    return OpCode::SLEUI;
  763|    212|                                }
  764|     90|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (764:42): [True: 90, False: 0]
  |  Branch (764:42): [True: 90, False: 0]
  |  Branch (764:58): [True: 90, False: 0]
  |  Branch (764:74): [True: 90, False: 0]
  ------------------
  765|     90|                                {
  766|     90|                                    return OpCode::SLTUI;
  767|     90|                                }
  768|      0|                                break;
  769|       |
  770|    123|                            case 'N':
  ------------------
  |  Branch (770:29): [True: 123, False: 937]
  ------------------
  771|    123|                            case 'n':
  ------------------
  |  Branch (771:29): [True: 0, False: 1.06k]
  ------------------
  772|    123|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (772:37): [True: 123, False: 0]
  |  Branch (772:37): [True: 123, False: 0]
  |  Branch (772:53): [True: 123, False: 0]
  |  Branch (772:69): [True: 123, False: 0]
  ------------------
  773|    123|                                {
  774|    123|                                    return OpCode::SNEUI;
  775|    123|                                }
  776|      0|                                break;
  777|       |
  778|     81|                            case 'U':
  ------------------
  |  Branch (778:29): [True: 81, False: 979]
  ------------------
  779|     81|                            case 'u':
  ------------------
  |  Branch (779:29): [True: 0, False: 1.06k]
  ------------------
  780|     81|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (780:37): [True: 81, False: 0]
  |  Branch (780:37): [True: 81, False: 0]
  |  Branch (780:53): [True: 81, False: 0]
  |  Branch (780:69): [True: 81, False: 0]
  ------------------
  781|     81|                                {
  782|     81|                                    return OpCode::SUBUI;
  783|     81|                                }
  784|      0|                                break;
  785|  1.06k|                        }
  786|       |
  787|      0|                        break;
  788|  2.62k|                }
  789|       |
  790|    482|                break;
  791|  2.62k|            }
  792|       |
  793|       |            // 6 character OpCodes
  794|    867|            case 6: {
  ------------------
  |  Branch (794:13): [True: 867, False: 59.7k]
  ------------------
  795|    867|                const char c1 = token[0u];
  796|    867|                const char c2 = token[1u];
  797|    867|                const char c3 = token[2u];
  798|    867|                const char c4 = token[3u];
  799|    867|                const char c5 = token[4u];
  800|    867|                const char c6 = token[5u];
  801|       |
  802|    867|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (802:21): [True: 516, False: 351]
  |  Branch (802:21): [True: 516, False: 351]
  |  Branch (802:37): [True: 516, False: 0]
  |  Branch (802:53): [True: 516, False: 0]
  ------------------
  803|    516|                {
  804|    516|                    switch (c4)
  ------------------
  |  Branch (804:29): [True: 0, False: 516]
  ------------------
  805|    516|                    {
  806|    165|                        case 'D':
  ------------------
  |  Branch (806:25): [True: 165, False: 351]
  ------------------
  807|    165|                        case 'd':
  ------------------
  |  Branch (807:25): [True: 0, False: 516]
  ------------------
  808|    165|                            if (c5 == '2')
  ------------------
  |  Branch (808:33): [True: 165, False: 0]
  ------------------
  809|    165|                            {
  810|    165|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (810:37): [True: 81, False: 84]
  ------------------
  811|     81|                                {
  812|     81|                                    return OpCode::CVTD2F;
  813|     81|                                }
  814|     84|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (814:42): [True: 84, False: 0]
  ------------------
  815|     84|                                {
  816|     84|                                    return OpCode::CVTD2I;
  817|     84|                                }
  818|    165|                            }
  819|      0|                            break;
  820|       |
  821|    172|                        case 'F':
  ------------------
  |  Branch (821:25): [True: 172, False: 344]
  ------------------
  822|    172|                        case 'f':
  ------------------
  |  Branch (822:25): [True: 0, False: 516]
  ------------------
  823|    172|                            if (c5 == '2')
  ------------------
  |  Branch (823:33): [True: 172, False: 0]
  ------------------
  824|    172|                            {
  825|    172|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (825:37): [True: 79, False: 93]
  ------------------
  826|     79|                                {
  827|     79|                                    return OpCode::CVTF2D;
  828|     79|                                }
  829|     93|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (829:42): [True: 93, False: 0]
  ------------------
  830|     93|                                {
  831|     93|                                    return OpCode::CVTF2I;
  832|     93|                                }
  833|    172|                            }
  834|      0|                            break;
  835|       |
  836|    179|                        case 'I':
  ------------------
  |  Branch (836:25): [True: 179, False: 337]
  ------------------
  837|    179|                        case 'i':
  ------------------
  |  Branch (837:25): [True: 0, False: 516]
  ------------------
  838|    179|                            if (c5 == '2')
  ------------------
  |  Branch (838:33): [True: 179, False: 0]
  ------------------
  839|    179|                            {
  840|    179|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (840:37): [True: 94, False: 85]
  ------------------
  841|     94|                                {
  842|     94|                                    return OpCode::CVTI2D;
  843|     94|                                }
  844|     85|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (844:42): [True: 85, False: 0]
  ------------------
  845|     85|                                {
  846|     85|                                    return OpCode::CVTI2F;
  847|     85|                                }
  848|    179|                            }
  849|    516|                    }
  850|    516|                }
  851|    351|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (851:26): [True: 116, False: 235]
  |  Branch (851:26): [True: 116, False: 235]
  |  Branch (851:42): [True: 116, False: 0]
  |  Branch (851:58): [True: 116, False: 0]
  |  Branch (851:74): [True: 116, False: 0]
  ------------------
  852|    351|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (852:26): [True: 116, False: 0]
  |  Branch (852:42): [True: 116, False: 0]
  ------------------
  853|    116|                {
  854|    116|                    return OpCode::MULTUI;
  855|    116|                }
  856|    235|                break;
  857|    867|            }
  858|       |
  859|       |            // 7 character OpCodes
  860|    559|            case 7: {
  ------------------
  |  Branch (860:13): [True: 559, False: 60.0k]
  ------------------
  861|    559|                const char c1 = token[0u];
  862|    559|                const char c2 = token[1u];
  863|    559|                const char c3 = token[2u];
  864|    559|                const char c4 = token[3u];
  865|    559|                const char c5 = token[4u];
  866|    559|                const char c6 = token[5u];
  867|    559|                const char c7 = token[6u];
  868|       |
  869|    559|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (869:21): [True: 452, False: 107]
  |  Branch (869:21): [True: 452, False: 107]
  |  Branch (869:37): [True: 452, False: 0]
  |  Branch (869:53): [True: 452, False: 0]
  ------------------
  870|    452|                {
  871|    452|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (871:25): [True: 212, False: 240]
  |  Branch (871:25): [True: 212, False: 240]
  |  Branch (871:41): [True: 212, False: 0]
  |  Branch (871:54): [True: 212, False: 0]
  |  Branch (871:70): [True: 212, False: 0]
  ------------------
  872|    212|                    {
  873|    212|                        return OpCode::MOVI2FP;
  874|    212|                    }
  875|    240|                    if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (875:25): [True: 240, False: 0]
  |  Branch (875:25): [True: 240, False: 0]
  |  Branch (875:41): [True: 240, False: 0]
  |  Branch (875:57): [True: 240, False: 0]
  |  Branch (875:70): [True: 240, False: 0]
  ------------------
  876|    240|                    {
  877|    240|                        return OpCode::MOVFP2I;
  878|    240|                    }
  879|    240|                }
  880|    107|                break;
  881|    559|            }
  882|       |
  883|  4.49k|            default: {
  ------------------
  |  Branch (883:13): [True: 4.49k, False: 56.1k]
  ------------------
  884|  4.49k|                break;
  885|    559|            }
  886|  60.6k|        }
  887|       |
  888|       |        // None found
  889|  28.3k|        return OpCode::NONE;
  890|  60.6k|    }
_ZN3dlx3iceEcc:
   15|  87.3k|    {
   16|  87.3k|        constexpr const char diff = 'a' - 'A';
   17|  87.3k|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (17:16): [True: 40.2k, False: 47.0k]
  |  Branch (17:28): [True: 18.9k, False: 28.0k]
  ------------------
   18|  87.3k|    }

_ZN3dlx10ParseErrorC2Ev:
   18|  57.4k|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  186|    846|    {
  187|    846|        ParseError err;
  188|       |
  189|    846|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  190|    846|        err.m_LineNumber                           = line_number;
  191|    846|        err.m_Column                               = column;
  192|    846|        err.unexpected_argument_type.expected_type = expected_type;
  193|    846|        err.unexpected_argument_type.actual_type   = actual_type;
  194|       |
  195|    846|        return err;
  196|    846|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  201|    846|    {
  202|    846|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  203|    846|                                                         token.GetColumn().unsafe(), expected_type,
  204|    846|                                                         actual_type);
  205|    846|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  209|     82|    {
  210|     82|        ParseError err;
  211|       |
  212|     82|        err.m_Type              = ParseError::Type::InvalidNumber;
  213|     82|        err.m_LineNumber        = line_number;
  214|     82|        err.m_Column            = column;
  215|     82|        err.invalid_number.text = text;
  216|       |
  217|     82|        return err;
  218|     82|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  221|     82|    {
  222|     82|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  223|     82|                                                token.GetColumn().unsafe(), token.GetText());
  224|     82|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  228|      2|    {
  229|      2|        ParseError err;
  230|       |
  231|      2|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  232|      2|        err.m_LineNumber = line_number;
  233|      2|        err.m_Column     = column;
  234|       |
  235|      2|        return err;
  236|      2|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  239|      2|    {
  240|      2|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  241|      2|                                                                     token.GetColumn().unsafe());
  242|      2|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  247|  15.3k|    {
  248|  15.3k|        ParseError err;
  249|       |
  250|  15.3k|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  251|  15.3k|        err.m_LineNumber                   = line_number;
  252|  15.3k|        err.m_Column                       = column;
  253|  15.3k|        err.unexpected_token.expected_type = expected_type;
  254|  15.3k|        err.unexpected_token.actual_type   = actual_type;
  255|       |
  256|  15.3k|        return err;
  257|  15.3k|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  261|  15.3k|    {
  262|  15.3k|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  263|  15.3k|                                                  token.GetColumn().unsafe(), expected_type,
  264|  15.3k|                                                  token.GetType());
  265|  15.3k|    }
_ZN3dlx37ConstructReservedIdentifierParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  270|  1.12k|    {
  271|  1.12k|        ParseError err;
  272|       |
  273|  1.12k|        err.m_Type                         = ParseError::Type::ReservedIdentifier;
  274|  1.12k|        err.m_LineNumber                   = line_number;
  275|  1.12k|        err.m_Column                       = column;
  276|  1.12k|        err.reserved_identifier.identifier = identifier;
  277|       |
  278|  1.12k|        return err;
  279|  1.12k|    }
_ZN3dlx37ConstructReservedIdentifierParseErrorERKNS_5TokenE:
  282|    199|    {
  283|    199|        return ConstructReservedIdentifierParseError(token.GetLineNumber().unsafe(),
  284|    199|                                                     token.GetColumn().unsafe(), token.GetText());
  285|    199|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  290|  17.2k|    {
  291|  17.2k|        ParseError err;
  292|       |
  293|  17.2k|        err.m_Type                              = ParseError::Type::InvalidLabelIdentifier;
  294|  17.2k|        err.m_LineNumber                        = line_number;
  295|  17.2k|        err.m_Column                            = column;
  296|  17.2k|        err.invalid_label_identifier.identifier = identifier;
  297|       |
  298|  17.2k|        return err;
  299|  17.2k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  302|  17.2k|    {
  303|  17.2k|        return ConstructInvalidLabelIdentifierParseError(
  304|  17.2k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  305|  17.2k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEEmm:
  312|  1.26k|    {
  313|  1.26k|        ParseError err;
  314|       |
  315|  1.26k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  316|  1.26k|        err.m_LineNumber                     = line_number;
  317|  1.26k|        err.m_Column                         = column;
  318|  1.26k|        err.label_already_defined.label_name = label_name;
  319|  1.26k|        err.label_already_defined.at_line    = at_line;
  320|  1.26k|        err.label_already_defined.at_column  = at_column;
  321|       |
  322|  1.26k|        return err;
  323|  1.26k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  327|  1.26k|    {
  328|  1.26k|        return ConstructLabelAlreadyDefinedParseError(
  329|  1.26k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  330|  1.26k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  331|  1.26k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  335|  12.2k|    {
  336|  12.2k|        ParseError err;
  337|       |
  338|  12.2k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  339|  12.2k|        err.m_LineNumber = line_number;
  340|  12.2k|        err.m_Column     = column;
  341|       |
  342|  12.2k|        return err;
  343|  12.2k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  346|  12.2k|    {
  347|  12.2k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  348|  12.2k|                                                        token.GetColumn().unsafe());
  349|  12.2k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  354|  7.83k|    {
  355|  7.83k|        ParseError err;
  356|       |
  357|  7.83k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  358|  7.83k|        err.m_LineNumber               = line_number;
  359|  7.83k|        err.m_Column                   = column;
  360|  7.83k|        err.too_few_arguments.required = required;
  361|  7.83k|        err.too_few_arguments.provided = provided;
  362|       |
  363|  7.83k|        return err;
  364|  7.83k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  368|  7.83k|    {
  369|  7.83k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  370|  7.83k|                                                  token.GetColumn().unsafe(), required, provided);
  371|  7.83k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  375|    997|    {
  376|    997|        ParseError err;
  377|       |
  378|    997|        err.m_Type                 = ParseError::Type::EmptyLabel;
  379|    997|        err.m_LineNumber           = line_number;
  380|    997|        err.m_Column               = column;
  381|    997|        err.empty_label.label_name = label_name;
  382|       |
  383|    997|        return err;
  384|    997|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  387|    997|    {
  388|    997|        return ConstructEmptyLabelParseError(
  389|    997|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  390|    997|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (390:17): [True: 880, False: 117]
  ------------------
  391|    880|                        token.GetText().substring_view(0u, token.GetText().length() - 1u) :
  392|    997|                        token.GetText());
  393|    997|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  397|    379|    {
  398|    379|        ParseError err;
  399|       |
  400|    379|        err.m_Type       = ParseError::Type::TooManyComma;
  401|    379|        err.m_LineNumber = line_number;
  402|    379|        err.m_Column     = column;
  403|       |
  404|    379|        return err;
  405|    379|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  408|    379|    {
  409|    379|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  410|    379|                                               token.GetColumn().unsafe());
  411|    379|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   16|  57.4k|    {
   17|  57.4k|        m_ParseErrors.emplace_back(phi::move(error));
   18|  57.4k|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  180|  4.08k|    {
  181|  4.08k|        ParsedProgram program;
  182|       |
  183|  4.08k|        program.m_Tokens = tokens;
  184|       |
  185|  4.08k|        phi::boolean line_has_instruction{false};
  186|  4.08k|        phi::usize   label_count{0u};
  187|       |
  188|   149k|        while (tokens.has_more())
  ------------------
  |  Branch (188:16): [True: 145k, False: 4.08k]
  ------------------
  189|   145k|        {
  190|   145k|            const Token& current_token = tokens.consume();
  191|       |
  192|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  193|       |
  194|   145k|            switch (current_token.GetType())
  195|   145k|            {
  196|       |                // Ignore comments
  197|  28.2k|                case Token::Type::Comment:
  ------------------
  |  Branch (197:17): [True: 28.2k, False: 117k]
  ------------------
  198|       |                    //DLX_DEBUG("Ignoring comment");
  199|  28.2k|                    break;
  200|       |
  201|  54.1k|                case Token::Type::NewLine:
  ------------------
  |  Branch (201:17): [True: 54.1k, False: 91.3k]
  ------------------
  202|       |                    //DLX_DEBUG("Ignoring newline");
  203|  54.1k|                    line_has_instruction = false;
  204|  54.1k|                    break;
  205|       |
  206|  18.8k|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (206:17): [True: 18.8k, False: 126k]
  ------------------
  207|  18.8k|                    if (line_has_instruction)
  ------------------
  |  Branch (207:25): [True: 352, False: 18.4k]
  ------------------
  208|    352|                    {
  209|    352|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  210|    352|                                current_token, Token::Type::NewLine));
  211|    352|                        break;
  212|    352|                    }
  213|       |
  214|       |                    // Handle jump labels
  215|       |                    // Check if the last character of the identifier is a colon
  216|  18.4k|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (216:25): [True: 13.9k, False: 4.54k]
  ------------------
  217|  13.9k|                    {
  218|  13.9k|                        program.AddParseError(
  219|  13.9k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  220|  13.9k|                        break;
  221|  13.9k|                    }
  222|       |
  223|  4.54k|                    phi::string_view label_name = current_token.GetText();
  224|  4.54k|                    label_name.remove_suffix(1u);
  225|       |
  226|  4.54k|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (226:25): [True: 921, False: 3.61k]
  ------------------
  227|    921|                    {
  228|    921|                        program.AddParseError(ConstructReservedIdentifierParseError(
  229|    921|                                current_token.GetLineNumber().unsafe(),
  230|    921|                                current_token.GetColumn().unsafe(), label_name));
  231|    921|                        break;
  232|    921|                    }
  233|       |
  234|  3.61k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (234:25): [True: 1.14k, False: 2.47k]
  ------------------
  235|  1.14k|                    {
  236|  1.14k|                        program.AddParseError(
  237|  1.14k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  238|  1.14k|                        break;
  239|  1.14k|                    }
  240|       |
  241|       |                    // Check if label was already defined
  242|  2.47k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (242:25): [True: 1.26k, False: 1.20k]
  ------------------
  243|  1.26k|                    {
  244|       |                        // Find first defintions of label
  245|  1.26k|                        const Token* first_label_definition =
  246|  1.26k|                                tokens.find_first_token_if([&](const Token& t) {
  247|  1.26k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  248|  1.26k|                                    {
  249|  1.26k|                                        phi::string_view token_label_name = t.GetText();
  250|  1.26k|                                        token_label_name.remove_suffix(1u);
  251|       |
  252|  1.26k|                                        if (token_label_name == label_name)
  253|  1.26k|                                        {
  254|  1.26k|                                            return true;
  255|  1.26k|                                        }
  256|  1.26k|                                    }
  257|       |
  258|  1.26k|                                    return false;
  259|  1.26k|                                });
  260|       |
  261|  1.26k|                        PHI_ASSERT(first_label_definition);
  262|       |
  263|  1.26k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  264|  1.26k|                                current_token, *first_label_definition));
  265|  1.26k|                        break;
  266|  1.26k|                    }
  267|       |
  268|  1.20k|                    program.m_JumpData[label_name] =
  269|  1.20k|                            static_cast<phi::uint32_t>(program.m_Instructions.size());
  270|  1.20k|                    label_count += 1u;
  271|       |
  272|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  273|       |                    //             program.m_Instructions.size());
  274|       |
  275|  1.20k|                    break;
  276|  2.47k|                }
  277|       |
  278|  30.8k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (278:17): [True: 30.8k, False: 114k]
  ------------------
  279|  30.8k|                    if (line_has_instruction)
  ------------------
  |  Branch (279:25): [True: 12.2k, False: 18.5k]
  ------------------
  280|  12.2k|                    {
  281|  12.2k|                        program.AddParseError(
  282|  12.2k|                                ConstructOneInstructionPerLineParseError(current_token));
  283|  12.2k|                        break;
  284|  12.2k|                    }
  285|       |
  286|  18.5k|                    label_count = 0u;
  287|       |
  288|       |                    // Handle normal instructions
  289|  18.5k|                    PHI_ASSERT(current_token.HasHint());
  290|  18.5k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  291|       |
  292|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  293|       |
  294|  18.5k|                    const InstructionInfo& info = LookUpInstructionInfo(opcode);
  295|       |
  296|       |                    // Make sure we got no problems here
  297|  18.5k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  298|  18.5k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  299|  18.5k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  300|  18.5k|                    PHI_ASSERT(info.GetExecutor());
  301|       |
  302|  18.5k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  303|       |                    //DLX_INFO("Instruction requires {} arguments",
  304|       |                    //             number_of_argument_required.unsafe());
  305|       |
  306|       |                    // Create instruction
  307|  18.5k|                    Instruction  instruction(info, current_token.GetLineNumber());
  308|  18.5k|                    phi::boolean consumed_comma{false};
  309|       |
  310|       |                    // Parse arguments
  311|  33.8k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (311:54): [True: 27.9k, False: 5.88k]
  ------------------
  312|  27.9k|                    {
  313|       |                        // Get next token
  314|  27.9k|                        if (!tokens.has_more())
  ------------------
  |  Branch (314:29): [True: 129, False: 27.8k]
  ------------------
  315|    129|                        {
  316|    129|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  317|    129|                                    current_token, number_of_argument_required.unsafe(),
  318|    129|                                    argument_num.unsafe()));
  319|    129|                            break;
  320|    129|                        }
  321|       |
  322|  27.8k|                        const Token& token = tokens.consume();
  323|       |
  324|       |                        // Skip commas
  325|  27.8k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (325:29): [True: 4.64k, False: 23.2k]
  ------------------
  326|  4.64k|                        {
  327|  4.64k|                            if (consumed_comma)
  ------------------
  |  Branch (327:33): [True: 379, False: 4.26k]
  ------------------
  328|    379|                            {
  329|    379|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  330|    379|                            }
  331|       |
  332|  4.64k|                            consumed_comma = true;
  333|       |                            //DLX_DEBUG("Skipping comma");
  334|  4.64k|                            continue;
  335|  4.64k|                        }
  336|       |
  337|  23.2k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (337:29): [True: 7.70k, False: 15.5k]
  ------------------
  338|  7.70k|                        {
  339|  7.70k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  340|  7.70k|                                    token, number_of_argument_required.unsafe(),
  341|  7.70k|                                    argument_num.unsafe()));
  342|  7.70k|                            break;
  343|  7.70k|                        }
  344|       |
  345|  15.5k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  346|  15.5k|                                parse_instruction_argument(
  347|  15.5k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  348|  15.5k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (348:29): [True: 4.83k, False: 10.6k]
  ------------------
  349|  4.83k|                        {
  350|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  351|  4.83k|                            break;
  352|  4.83k|                        }
  353|       |
  354|       |                        // Successfully parsed one argument
  355|  10.6k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  356|       |
  357|  10.6k|                        instruction.SetArgument(argument_num, parsed_argument);
  358|  10.6k|                        argument_num++;
  359|  10.6k|                        consumed_comma = false;
  360|       |
  361|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  362|  10.6k|                    }
  363|       |
  364|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  365|       |                    //            instruction.DebugInfo());
  366|  18.5k|                    program.m_Instructions.emplace_back(instruction);
  367|  18.5k|                    line_has_instruction = true;
  368|  18.5k|                    break;
  369|  30.8k|                }
  370|       |
  371|  13.4k|                default:
  ------------------
  |  Branch (371:17): [True: 13.4k, False: 132k]
  ------------------
  372|  13.4k|                    Token::Type expected_token_type = Token::Type::Unknown;
  373|  13.4k|                    if (line_has_instruction)
  ------------------
  |  Branch (373:25): [True: 2.71k, False: 10.7k]
  ------------------
  374|  2.71k|                    {
  375|  2.71k|                        expected_token_type = Token::Type::NewLine;
  376|  2.71k|                    }
  377|       |
  378|  13.4k|                    program.AddParseError(
  379|  13.4k|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  380|  13.4k|                    break;
  381|   145k|            }
  382|   145k|        }
  383|       |
  384|       |        // Check for empty labels
  385|  4.08k|        if (label_count > 0u)
  ------------------
  |  Branch (385:13): [True: 182, False: 3.90k]
  ------------------
  386|    182|        {
  387|  1.90k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (387:45): [True: 1.72k, False: 182]
  ------------------
  388|  1.72k|            {
  389|  1.72k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  390|       |
  391|  1.72k|                const Token& token = *it;
  392|  1.72k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (392:21): [True: 997, False: 726]
  ------------------
  393|    997|                {
  394|    997|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  395|    997|                    --label_count;
  396|    997|                }
  397|  1.72k|            }
  398|    182|        }
  399|       |
  400|  4.08k|        return program;
  401|  4.08k|    }
_ZN3dlx6Parser5ParseEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  404|  4.08k|    {
  405|  4.08k|        TokenStream tokens = Tokenize(source);
  406|  4.08k|        return Parse(tokens);
  407|  4.08k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   32|  15.5k|    {
   33|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   34|       |        //              dlx::enum_name(expected_argument_type));
   35|       |
   36|  15.5k|        switch (token.GetType())
   37|  15.5k|        {
   38|    265|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (38:13): [True: 265, False: 15.2k]
  ------------------
   39|    265|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (39:21): [True: 68, False: 197]
  ------------------
   40|    265|                                          ArgumentType::AddressDisplacement))
   41|     68|                {
   42|     68|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   43|     68|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   44|       |
   45|     68|                    return {};
   46|     68|                }
   47|       |
   48|       |                // Get address displacement
   49|    197|                PHI_ASSERT(token.HasHint());
   50|       |
   51|    197|                phi::int16_t value = static_cast<phi::int16_t>(token.GetHint());
   52|       |
   53|    197|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (53:21): [True: 2, False: 195]
  ------------------
   54|      2|                {
   55|      2|                    program.AddParseError(
   56|      2|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   57|      2|                    return {};
   58|      2|                }
   59|       |
   60|    195|                auto         it           = tokens.current_position();
   61|    195|                const Token& first_token  = tokens.consume();
   62|    195|                const Token& second_token = tokens.consume();
   63|    195|                const Token& third_token  = tokens.consume();
   64|       |
   65|    195|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (65:21): [True: 195, False: 0]
  ------------------
   66|    195|                {
   67|    195|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   68|    195|                            first_token, Token::Type::OpenBracket));
   69|    195|                    return {};
   70|    195|                }
   71|       |
   72|       |                // Second token is the register
   73|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (73:21): [True: 0, False: 0]
  ------------------
   74|      0|                {
   75|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   76|      0|                            second_token, Token::Type::RegisterInt));
   77|      0|                    return {};
   78|      0|                }
   79|       |
   80|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (80:21): [True: 0, False: 0]
  ------------------
   81|      0|                {
   82|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   83|      0|                            third_token, Token::Type::ClosingBracket));
   84|      0|                    return {};
   85|      0|                }
   86|       |
   87|       |                // Consume the 3 tokens
   88|      0|                tokens.set_position(it + 3u);
   89|       |
   90|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   91|       |                //             value, dlx::enum_name(reg_id));
   92|       |
   93|      0|                return ConstructInstructionArgumentAddressDisplacement(
   94|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   95|      0|            }
   96|  6.94k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (96:13): [True: 6.94k, False: 8.56k]
  ------------------
   97|  6.94k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (97:21): [True: 194, False: 6.74k]
  ------------------
   98|    194|                {
   99|    194|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  100|    194|                            token, expected_argument_type, ArgumentType::IntRegister));
  101|    194|                    return {};
  102|    194|                }
  103|       |
  104|       |                //DLX_INFO("Parsed identifier as int register {}",
  105|       |                //             dlx::enum_name(reg_id));
  106|       |
  107|  6.74k|                return ConstructInstructionArgumentRegisterInt(
  108|  6.74k|                        static_cast<IntRegisterID>(token.GetHint()));
  109|  6.94k|            }
  110|  2.14k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (110:13): [True: 2.14k, False: 13.3k]
  ------------------
  111|  2.14k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (111:21): [True: 194, False: 1.95k]
  ------------------
  112|    194|                {
  113|    194|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  114|    194|                            token, expected_argument_type, ArgumentType::FloatRegister));
  115|    194|                    return {};
  116|    194|                }
  117|       |
  118|       |                //DLX_INFO("Parsed identifier as float register {}",
  119|       |                //             dlx::enum_name(float_reg_id));
  120|       |
  121|  1.95k|                return ConstructInstructionArgumentRegisterFloat(
  122|  1.95k|                        static_cast<FloatRegisterID>(token.GetHint()));
  123|  2.14k|            }
  124|    199|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (124:13): [True: 199, False: 15.3k]
  ------------------
  125|    199|                program.AddParseError(ConstructReservedIdentifierParseError(token));
  126|       |
  127|    199|                return {};
  128|  2.14k|            }
  129|  3.01k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (129:13): [True: 3.01k, False: 12.4k]
  ------------------
  130|       |                // Parse as Label
  131|  3.01k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (131:21): [True: 196, False: 2.82k]
  ------------------
  132|    196|                {
  133|    196|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  134|    196|                            token, expected_argument_type, ArgumentType::Label));
  135|    196|                    return {};
  136|    196|                }
  137|       |
  138|  2.82k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (138:21): [True: 0, False: 2.82k]
  ------------------
  139|      0|                {
  140|      0|                    program.AddParseError(ConstructReservedIdentifierParseError(token));
  141|      0|                    return {};
  142|      0|                }
  143|       |
  144|  2.82k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (144:21): [True: 2.12k, False: 696]
  ------------------
  145|  2.12k|                {
  146|  2.12k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  147|  2.12k|                    return {};
  148|  2.12k|                }
  149|       |
  150|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  151|       |
  152|    696|                return ConstructInstructionArgumentLabel(token.GetText());
  153|  2.82k|            }
  154|  1.54k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (154:13): [True: 1.54k, False: 13.9k]
  ------------------
  155|  1.54k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (155:21): [True: 194, False: 1.34k]
  ------------------
  156|    194|                {
  157|    194|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  158|    194|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  159|    194|                    return {};
  160|    194|                }
  161|       |
  162|  1.34k|                if (token.HasHint())
  ------------------
  |  Branch (162:21): [True: 1.26k, False: 82]
  ------------------
  163|  1.26k|                {
  164|  1.26k|                    return ConstructInstructionArgumentImmediateValue(
  165|  1.26k|                            static_cast<phi::int16_t>(token.GetHint()));
  166|  1.26k|                }
  167|       |
  168|     82|                program.AddParseError(ConstructInvalidNumberParseError(token));
  169|     82|                return {};
  170|  1.34k|            }
  171|       |
  172|  1.38k|            default:
  ------------------
  |  Branch (172:13): [True: 1.38k, False: 14.1k]
  ------------------
  173|  1.38k|                program.AddParseError(
  174|  1.38k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  175|  1.38k|                return {};
  176|  15.5k|        }
  177|  15.5k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  246|  11.3k|                                tokens.find_first_token_if([&](const Token& t) {
  247|  11.3k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (247:41): [True: 5.54k, False: 5.83k]
  ------------------
  248|  5.54k|                                    {
  249|  5.54k|                                        phi::string_view token_label_name = t.GetText();
  250|  5.54k|                                        token_label_name.remove_suffix(1u);
  251|       |
  252|  5.54k|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (252:45): [True: 1.26k, False: 4.28k]
  ------------------
  253|  1.26k|                                        {
  254|  1.26k|                                            return true;
  255|  1.26k|                                        }
  256|  5.54k|                                    }
  257|       |
  258|  10.1k|                                    return false;
  259|  11.3k|                                });

_ZN3dlx9ProcessorC2Ev:
   62|      1|    {
   63|       |        // Mark R0 as ready only
   64|      1|        m_IntRegisters[0].SetReadOnly(true);
   65|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   68|  3.01M|    {
   69|  3.01M|        PHI_ASSERT(id != IntRegisterID::None);
   70|  3.01M|        phi::size_t id_value = phi::to_underlying(id);
   71|       |
   72|  3.01M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   73|       |
   74|  3.01M|        return m_IntRegisters[id_value];
   75|  3.01M|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   78|  4.45M|    {
   79|  4.45M|        PHI_ASSERT(id != IntRegisterID::None);
   80|  4.45M|        phi::size_t id_value = phi::to_underlying(id);
   81|       |
   82|  4.45M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   83|       |
   84|  4.45M|        return m_IntRegisters[id_value];
   85|  4.45M|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   88|  2.25M|    {
   89|  2.25M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   90|  2.25M|                                             RegisterAccessType::Signed),
   91|  2.25M|                   "Mismatch for instruction access type");
   92|       |
   93|  2.25M|        const phi::size_t id_value = phi::to_underlying(id);
   94|       |
   95|  2.25M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   96|  2.25M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
   97|  2.25M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (97:13): [True: 1.51M, False: 736k]
  ------------------
   98|  2.25M|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (98:13): [True: 608k, False: 909k]
  ------------------
   99|   608k|        {
  100|   608k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   608k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  101|   608k|        }
  102|       |
  103|  2.25M|        return GetIntRegister(id).GetSignedValue();
  104|  2.25M|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  107|  2.20M|    {
  108|  2.20M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  109|  2.20M|                                             RegisterAccessType::Unsigned),
  110|  2.20M|                   "Mismatch for instruction access type");
  111|       |
  112|  2.20M|        const phi::size_t id_value = phi::to_underlying(id);
  113|       |
  114|  2.20M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  115|  2.20M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  116|  2.20M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (116:13): [True: 1.04M, False: 1.15M]
  ------------------
  117|  2.20M|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (117:13): [True: 531k, False: 513k]
  ------------------
  118|   531k|        {
  119|   531k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   531k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  120|   531k|        }
  121|       |
  122|  2.20M|        return GetIntRegister(id).GetUnsignedValue();
  123|  2.20M|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  126|  1.34M|    {
  127|  1.34M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  128|  1.34M|                                             RegisterAccessType::Signed),
  129|  1.34M|                   "Mismatch for instruction access type");
  130|       |
  131|  1.34M|        IntRegister& reg = GetIntRegister(id);
  132|       |
  133|  1.34M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (133:13): [True: 336k, False: 1.01M]
  ------------------
  134|   336k|        {
  135|   336k|            return;
  136|   336k|        }
  137|       |
  138|  1.01M|        reg.SetSignedValue(value);
  139|       |
  140|  1.01M|        const phi::size_t id_value = phi::to_underlying(id);
  141|       |
  142|  1.01M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  143|  1.01M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  144|  1.01M|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  147|  1.66M|    {
  148|  1.66M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  149|  1.66M|                                             RegisterAccessType::Unsigned),
  150|  1.66M|                   "Mismatch for instruction access type");
  151|       |
  152|  1.66M|        IntRegister& reg = GetIntRegister(id);
  153|       |
  154|  1.66M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (154:13): [True: 152k, False: 1.51M]
  ------------------
  155|   152k|        {
  156|   152k|            return;
  157|   152k|        }
  158|       |
  159|  1.51M|        reg.SetUnsignedValue(value);
  160|       |
  161|  1.51M|        const phi::size_t id_value = phi::to_underlying(id);
  162|       |
  163|  1.51M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  164|  1.51M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  165|  1.51M|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  168|  1.56M|    {
  169|  1.56M|        PHI_ASSERT(id != FloatRegisterID::None);
  170|  1.56M|        const phi::size_t id_value = phi::to_underlying(id);
  171|       |
  172|  1.56M|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  173|       |
  174|  1.56M|        return m_FloatRegisters[id_value];
  175|  1.56M|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  178|   560k|    {
  179|   560k|        PHI_ASSERT(id != FloatRegisterID::None);
  180|   560k|        const phi::size_t id_value = phi::to_underlying(id);
  181|       |
  182|   560k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  183|       |
  184|   560k|        return m_FloatRegisters[id_value];
  185|   560k|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  188|   560k|    {
  189|   560k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  190|   560k|                                             RegisterAccessType::Float),
  191|   560k|                   "Mismatch for instruction access type");
  192|       |
  193|   560k|        const phi::size_t id_value = phi::to_underlying(id);
  194|       |
  195|   560k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  196|   560k|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  197|   560k|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (197:13): [True: 527k, False: 32.9k]
  ------------------
  198|   560k|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (198:13): [True: 250k, False: 277k]
  ------------------
  199|   250k|        {
  200|       |            /*
  201|       |            DLX_WARN("Mismatch for register value type");
  202|       |            */
  203|   250k|        }
  204|       |
  205|   560k|        const FloatRegister& reg = GetFloatRegister(id);
  206|       |
  207|   560k|        return reg.GetValue();
  208|   560k|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  211|   605k|    {
  212|   605k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  213|   605k|                                             RegisterAccessType::Double),
  214|   605k|                   "Mismatch for instruction access type");
  215|       |
  216|   605k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (216:13): [True: 13, False: 605k]
  ------------------
  217|     13|        {
  218|     13|            Raise(Exception::MisalignedRegisterAccess);
  219|     13|            return {0.0};
  220|     13|        }
  221|       |
  222|   605k|        const phi::size_t id_value = phi::to_underlying(id);
  223|       |
  224|   605k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  225|   605k|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  226|   605k|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (226:13): [True: 585k, False: 19.8k]
  ------------------
  227|   605k|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (227:13): [True: 345k, False: 239k]
  ------------------
  228|   345k|        {
  229|   345k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   345k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  230|   345k|        }
  231|       |
  232|   605k|        const FloatRegisterValueType register_value_type_high =
  233|   605k|                m_FloatRegistersValueTypes[id_value + 1u];
  234|   605k|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (234:13): [True: 586k, False: 19.3k]
  ------------------
  235|   605k|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (235:13): [True: 2.24k, False: 583k]
  ------------------
  236|  2.24k|        {
  237|  2.24k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|  2.24k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  238|  2.24k|        }
  239|       |
  240|   605k|        const FloatRegister& first_reg = GetFloatRegister(id);
  241|   605k|        const FloatRegister& second_reg =
  242|   605k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<phi::size_t>(id) + 1));
  243|       |
  244|   605k|        const float first_value  = first_reg.GetValue().unsafe();
  245|   605k|        const float second_value = second_reg.GetValue().unsafe();
  246|       |
  247|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  248|   605k|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  249|       |
  250|   605k|        const phi::uint32_t first_value_bits =
  251|   605k|                *reinterpret_cast<const phi::uint32_t*>(&first_value);
  252|   605k|        const phi::uint32_t second_value_bits =
  253|   605k|                *reinterpret_cast<const phi::uint32_t*>(&second_value);
  254|       |
  255|   605k|        phi::uint64_t final_value_bits =
  256|   605k|                static_cast<phi::uint64_t>(second_value_bits) << 32u | first_value_bits;
  257|       |
  258|   605k|        return *reinterpret_cast<double*>(&final_value_bits);
  259|       |
  260|   605k|        PHI_CLANG_SUPPRESS_WARNING_POP()
  261|   605k|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  264|   172k|    {
  265|   172k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  266|   172k|                                             RegisterAccessType::Float),
  267|   172k|                   "Mismatch for instruction access type");
  268|       |
  269|   172k|        FloatRegister& reg = GetFloatRegister(id);
  270|       |
  271|   172k|        reg.SetValue(value);
  272|       |
  273|   172k|        const phi::size_t id_value = phi::to_underlying(id);
  274|       |
  275|   172k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  276|   172k|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  277|   172k|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  280|  92.4k|    {
  281|  92.4k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  282|  92.4k|                                             RegisterAccessType::Double),
  283|  92.4k|                   "Mismatch for instruction access type");
  284|       |
  285|  92.4k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (285:13): [True: 2, False: 92.4k]
  ------------------
  286|      2|        {
  287|      2|            Raise(Exception::MisalignedRegisterAccess);
  288|      2|            return;
  289|      2|        }
  290|       |
  291|  92.4k|        const constexpr phi::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  292|  92.4k|        const constexpr phi::uint64_t second_32_bits = first_32_bits << 32u;
  293|       |
  294|  92.4k|        double              value_raw  = value.unsafe();
  295|  92.4k|        const phi::uint64_t value_bits = *reinterpret_cast<phi::uint64_t*>(&value_raw);
  296|       |
  297|  92.4k|        const phi::uint32_t first_bits  = value_bits & first_32_bits;
  298|  92.4k|        const phi::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  299|       |
  300|  92.4k|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  301|  92.4k|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  302|       |
  303|  92.4k|        FloatRegister& first_reg = GetFloatRegister(id);
  304|  92.4k|        FloatRegister& second_reg =
  305|  92.4k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<phi::size_t>(id) + 1));
  306|       |
  307|  92.4k|        first_reg.SetValue(first_value);
  308|  92.4k|        second_reg.SetValue(second_value);
  309|       |
  310|  92.4k|        const phi::size_t id_value = phi::to_underlying(id);
  311|       |
  312|  92.4k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  313|  92.4k|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  314|  92.4k|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  315|  92.4k|    }
_ZN3dlx9Processor7GetFPSREv:
  318|   405k|    {
  319|   405k|        return m_FPSR;
  320|   405k|    }
_ZNK3dlx9Processor7GetFPSREv:
  323|   238k|    {
  324|   238k|        return m_FPSR;
  325|   238k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  328|   238k|    {
  329|   238k|        const StatusRegister& status_reg = GetFPSR();
  330|       |
  331|   238k|        return status_reg.Get();
  332|   238k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  335|   405k|    {
  336|   405k|        StatusRegister& status_reg = GetFPSR();
  337|       |
  338|   405k|        status_reg.SetStatus(value);
  339|   405k|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  342|  5.14M|    {
  343|  5.14M|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  344|       |
  345|  5.14M|        inst.Execute(*this);
  346|  5.14M|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  349|  4.08k|    {
  350|  4.08k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (350:13): [True: 3.08k, False: 1.00k]
  ------------------
  351|  3.08k|        {
  352|  3.08k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  3.08k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  353|  3.08k|            return false;
  354|  3.08k|        }
  355|       |
  356|  1.00k|        m_CurrentProgram = &program;
  357|       |
  358|  1.00k|        m_ProgramCounter               = 0u;
  359|  1.00k|        m_Halted                       = false;
  360|  1.00k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  361|  1.00k|        m_LastRaisedException          = Exception::None;
  362|  1.00k|        m_CurrentStepCount             = 0u;
  363|       |
  364|  1.00k|        return true;
  365|  4.08k|    }
_ZNK3dlx9Processor17GetCurrentProgramEv:
  368|  1.51M|    {
  369|  1.51M|        return m_CurrentProgram;
  370|  1.51M|    }
_ZN3dlx9Processor11ExecuteStepEv:
  373|  5.14M|    {
  374|       |        // No nothing when no program is loaded
  375|  5.14M|        if (!m_CurrentProgram)
  ------------------
  |  Branch (375:13): [True: 0, False: 5.14M]
  ------------------
  376|      0|        {
  377|      0|            return;
  378|      0|        }
  379|       |
  380|       |        // Halt if there are no instruction to execute
  381|  5.14M|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (381:13): [True: 74, False: 5.14M]
  ------------------
  382|     74|        {
  383|     74|            m_Halted                       = true;
  384|     74|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  385|     74|        }
  386|       |
  387|       |        // Do nothing when processor is halted
  388|  5.14M|        if (m_Halted)
  ------------------
  |  Branch (388:13): [True: 74, False: 5.14M]
  ------------------
  389|     74|        {
  390|     74|            return;
  391|     74|        }
  392|       |
  393|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  394|  5.14M|        m_NextProgramCounter = m_ProgramCounter + 1u;
  395|       |
  396|       |        // Get current instruction pointed to by the program counter
  397|  5.14M|        const auto& current_instruction =
  398|  5.14M|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  399|       |
  400|       |        // Execute current instruction
  401|  5.14M|        ExecuteInstruction(current_instruction);
  402|       |
  403|       |        // Stop executing if the last instruction halted the processor
  404|  5.14M|        if (m_Halted)
  ------------------
  |  Branch (404:13): [True: 95, False: 5.14M]
  ------------------
  405|     95|        {
  406|     95|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  407|     95|            return;
  408|     95|        }
  409|       |
  410|  5.14M|        m_ProgramCounter = m_NextProgramCounter;
  411|       |
  412|  5.14M|        ++m_CurrentStepCount;
  413|       |
  414|  5.14M|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (414:13): [True: 833, False: 5.14M]
  |  Branch (414:14): [True: 5.14M, False: 0]
  |  Branch (414:42): [True: 514, False: 5.14M]
  ------------------
  415|  5.14M|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (415:13): [True: 319, False: 5.14M]
  ------------------
  416|    833|        {
  417|    833|            m_Halted                       = true;
  418|    833|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  419|    833|        }
  420|  5.14M|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  423|  1.00k|    {
  424|       |        // Do nothing when no program is loaded
  425|  1.00k|        if (!m_CurrentProgram)
  ------------------
  |  Branch (425:13): [True: 0, False: 1.00k]
  ------------------
  426|      0|        {
  427|      0|            return;
  428|      0|        }
  429|       |
  430|  1.00k|        m_ProgramCounter               = 0u;
  431|  1.00k|        m_Halted                       = false;
  432|  1.00k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  433|  1.00k|        m_LastRaisedException          = Exception::None;
  434|  1.00k|        m_CurrentStepCount             = 0u;
  435|       |
  436|  5.14M|        while (!m_Halted)
  ------------------
  |  Branch (436:16): [True: 5.14M, False: 1.00k]
  ------------------
  437|  5.14M|        {
  438|  5.14M|            ExecuteStep();
  439|  5.14M|        }
  440|       |
  441|  1.00k|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  442|  1.00k|                   "RegisterAccessType was not reset correctly");
  443|  1.00k|    }
_ZN3dlx9Processor14ClearRegistersEv:
  459|  4.08k|    {
  460|  4.08k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (460:24): [True: 130k, False: 4.08k]
  ------------------
  461|   130k|        {
  462|   130k|            reg.SetSignedValue(0);
  463|   130k|        }
  464|       |
  465|  4.08k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (465:24): [True: 130k, False: 4.08k]
  ------------------
  466|   130k|        {
  467|   130k|            reg.SetValue(0.0f);
  468|   130k|        }
  469|       |
  470|  4.08k|        m_FPSR.SetStatus(false);
  471|  4.08k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  474|  4.08k|    {
  475|  4.08k|        m_MemoryBlock.Clear();
  476|  4.08k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  483|   193k|    {
  484|   193k|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  485|       |
  486|   193k|        m_LastRaisedException = exception;
  487|       |
  488|   193k|        switch (exception)
  489|   193k|        {
  490|      6|            case Exception::DivideByZero:
  ------------------
  |  Branch (490:13): [True: 6, False: 193k]
  ------------------
  491|      6|                m_Halted = true;
  492|      6|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|      6|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  493|      6|                return;
  494|  52.7k|            case Exception::Overflow:
  ------------------
  |  Branch (494:13): [True: 52.7k, False: 141k]
  ------------------
  495|  52.7k|                DLX_WARN("Overflow");
  ------------------
  |  |    8|  52.7k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  496|  52.7k|                return;
  497|  72.5k|            case Exception::Underflow:
  ------------------
  |  Branch (497:13): [True: 72.5k, False: 121k]
  ------------------
  498|  72.5k|                DLX_WARN("Underflow");
  ------------------
  |  |    8|  72.5k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  499|  72.5k|                return;
  500|      1|            case Exception::Trap:
  ------------------
  |  Branch (500:13): [True: 1, False: 193k]
  ------------------
  501|      1|                m_Halted = true;
  502|      1|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  503|      1|                return;
  504|      8|            case Exception::Halt:
  ------------------
  |  Branch (504:13): [True: 8, False: 193k]
  ------------------
  505|      8|                m_Halted = true;
  506|      8|                return;
  507|     47|            case Exception::UnknownLabel:
  ------------------
  |  Branch (507:13): [True: 47, False: 193k]
  ------------------
  508|     47|                m_Halted = true;
  509|     47|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     47|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  510|     47|                return;
  511|  68.4k|            case Exception::BadShift:
  ------------------
  |  Branch (511:13): [True: 68.4k, False: 125k]
  ------------------
  512|  68.4k|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|  68.4k|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  513|  68.4k|                return;
  514|     20|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (514:13): [True: 20, False: 193k]
  ------------------
  515|     20|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|     20|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  516|     20|                m_Halted = true;
  517|     20|                return;
  518|     15|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (518:13): [True: 15, False: 193k]
  ------------------
  519|     15|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     15|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  520|     15|                m_Halted = true;
  521|     15|                return;
  522|       |
  523|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  524|      0|            default:
  ------------------
  |  Branch (524:13): [True: 0, False: 193k]
  ------------------
  525|      0|                PHI_ASSERT_NOT_REACHED();
  526|   193k|#endif
  527|   193k|        }
  528|       |
  529|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  530|      0|        PHI_ASSERT_NOT_REACHED();
  531|      0|#endif
  532|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  553|     10|    {
  554|     10|        return m_MemoryBlock;
  555|     10|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  568|  1.02M|    {
  569|  1.02M|        return m_NextProgramCounter;
  570|  1.02M|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  573|  1.51M|    {
  574|  1.51M|        m_NextProgramCounter = new_npc;
  575|  1.51M|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   34|  8.90M|    {
   35|  8.90M|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   36|  8.90M|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   37|       |
   38|  8.90M|        switch (expected_access)
   39|  8.90M|        {
   40|  1.53M|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (40:13): [True: 1.53M, False: 7.36M]
  ------------------
   41|  1.53M|                return true;
   42|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (42:13): [True: 0, False: 8.90M]
  ------------------
   43|      0|                return false;
   44|   131k|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (44:13): [True: 131k, False: 8.77M]
  ------------------
   45|   131k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (45:24): [True: 65.5k, False: 65.5k]
  |  Branch (45:63): [True: 65.5k, False: 0]
  ------------------
   46|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (46:13): [True: 0, False: 8.90M]
  ------------------
   47|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (47:24): [True: 0, False: 0]
  ------------------
   48|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (48:24): [True: 0, False: 0]
  ------------------
   49|  60.0k|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (49:13): [True: 60.0k, False: 8.84M]
  ------------------
   50|  60.0k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (50:24): [True: 30.0k, False: 30.0k]
  |  Branch (50:63): [True: 30.0k, False: 0]
  ------------------
   51|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (51:13): [True: 0, False: 8.90M]
  ------------------
   52|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (52:24): [True: 0, False: 0]
  |  Branch (52:64): [True: 0, False: 0]
  ------------------
   53|  7.17M|            default:
  ------------------
  |  Branch (53:13): [True: 7.17M, False: 1.72M]
  ------------------
   54|  7.17M|                return expected_access == access;
   55|  8.90M|        }
   56|  8.90M|    }

_ZN3dlx19StringToIntRegisterEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   10|  72.7k|    {
   11|  72.7k|        if (token.length() == 2u)
  ------------------
  |  Branch (11:13): [True: 15.7k, False: 56.9k]
  ------------------
   12|  15.7k|        {
   13|  15.7k|            const char first_char = token[0u];
   14|  15.7k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (14:17): [True: 6.35k, False: 9.42k]
  |  Branch (14:38): [True: 601, False: 8.82k]
  ------------------
   15|  6.95k|            {
   16|  6.95k|                const char second_char = token[1u];
   17|  6.95k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (17:21): [True: 6.57k, False: 387]
  |  Branch (17:43): [True: 6.47k, False: 93]
  ------------------
   18|  6.47k|                {
   19|  6.47k|                    return static_cast<IntRegisterID>(second_char - '0');
   20|  6.47k|                }
   21|  6.95k|            }
   22|  15.7k|        }
   23|  56.9k|        else if (token.length() == 3u)
  ------------------
  |  Branch (23:18): [True: 22.3k, False: 34.5k]
  ------------------
   24|  22.3k|        {
   25|  22.3k|            const char first_char = token[0u];
   26|  22.3k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (26:17): [True: 2.70k, False: 19.6k]
  |  Branch (26:38): [True: 888, False: 18.7k]
  ------------------
   27|  3.59k|            {
   28|  3.59k|                const char second_char = token[1u];
   29|  3.59k|                const char third_char  = token[2u];
   30|       |
   31|  3.59k|                switch (second_char)
   32|  3.59k|                {
   33|    797|                    case '1': {
  ------------------
  |  Branch (33:21): [True: 797, False: 2.79k]
  ------------------
   34|    797|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (34:29): [True: 603, False: 194]
  |  Branch (34:50): [True: 536, False: 67]
  ------------------
   35|    536|                        {
   36|    536|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   37|    536|                        }
   38|    261|                        break;
   39|    797|                    }
   40|  1.85k|                    case '2': {
  ------------------
  |  Branch (40:21): [True: 1.85k, False: 1.74k]
  ------------------
   41|  1.85k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (41:29): [True: 1.66k, False: 194]
  |  Branch (41:50): [True: 1.59k, False: 66]
  ------------------
   42|  1.59k|                        {
   43|  1.59k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   44|  1.59k|                        }
   45|    260|                        break;
   46|  1.85k|                    }
   47|    583|                    case '3': {
  ------------------
  |  Branch (47:21): [True: 583, False: 3.01k]
  ------------------
   48|    583|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (48:29): [True: 229, False: 354]
  |  Branch (48:50): [True: 286, False: 68]
  ------------------
   49|    515|                        {
   50|    515|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   51|    515|                        }
   52|     68|                        break;
   53|    583|                    }
   54|    361|                    default: {
  ------------------
  |  Branch (54:21): [True: 361, False: 3.23k]
  ------------------
   55|    361|                        break;
   56|    583|                    }
   57|  3.59k|                }
   58|  3.59k|            }
   59|  22.3k|        }
   60|       |
   61|  63.5k|        return IntRegisterID::None;
   62|  72.7k|    }
_ZN3dlx21StringToFloatRegisterEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   65|  63.5k|    {
   66|  63.5k|        if (token.length() == 2u)
  ------------------
  |  Branch (66:13): [True: 9.30k, False: 54.2k]
  ------------------
   67|  9.30k|        {
   68|  9.30k|            const char first_char = token[0u];
   69|  9.30k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (69:17): [True: 505, False: 8.80k]
  |  Branch (69:38): [True: 521, False: 8.28k]
  ------------------
   70|  1.02k|            {
   71|  1.02k|                const char second_char = token[1u];
   72|  1.02k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (72:21): [True: 575, False: 451]
  |  Branch (72:43): [True: 508, False: 67]
  ------------------
   73|    508|                {
   74|    508|                    return static_cast<FloatRegisterID>(second_char - '0');
   75|    508|                }
   76|  1.02k|            }
   77|  9.30k|        }
   78|  54.2k|        else if (token.length() == 3u)
  ------------------
  |  Branch (78:18): [True: 19.7k, False: 34.5k]
  ------------------
   79|  19.7k|        {
   80|  19.7k|            const char first_char = token[0u];
   81|  19.7k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (81:17): [True: 2.63k, False: 17.0k]
  |  Branch (81:38): [True: 483, False: 16.6k]
  ------------------
   82|  3.11k|            {
   83|  3.11k|                const char second_char = token[1u];
   84|  3.11k|                const char third_char  = token[2u];
   85|       |
   86|  3.11k|                switch (second_char)
   87|  3.11k|                {
   88|    625|                    case '1': {
  ------------------
  |  Branch (88:21): [True: 625, False: 2.49k]
  ------------------
   89|    625|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (89:29): [True: 431, False: 194]
  |  Branch (89:50): [True: 365, False: 66]
  ------------------
   90|    365|                        {
   91|    365|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   92|    365|                        }
   93|    260|                        break;
   94|    625|                    }
   95|  2.06k|                    case '2': {
  ------------------
  |  Branch (95:21): [True: 2.06k, False: 1.05k]
  ------------------
   96|  2.06k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (96:29): [True: 2.00k, False: 66]
  |  Branch (96:50): [True: 1.93k, False: 66]
  ------------------
   97|  1.93k|                        {
   98|  1.93k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
   99|  1.93k|                        }
  100|    132|                        break;
  101|  2.06k|                    }
  102|    230|                    case '3': {
  ------------------
  |  Branch (102:21): [True: 230, False: 2.88k]
  ------------------
  103|    230|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (103:29): [True: 90, False: 140]
  |  Branch (103:50): [True: 72, False: 68]
  ------------------
  104|    162|                        {
  105|    162|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  106|    162|                        }
  107|     68|                        break;
  108|    230|                    }
  109|    196|                    default: {
  ------------------
  |  Branch (109:21): [True: 196, False: 2.92k]
  ------------------
  110|    196|                        break;
  111|    230|                    }
  112|  3.11k|                }
  113|  3.11k|            }
  114|  19.7k|        }
  115|       |
  116|  60.6k|        return FloatRegisterID::None;
  117|  63.5k|    }
_ZN3dlx6IsFPSREN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  120|  73.3k|    {
  121|  73.3k|        if (token.length() == 4u)
  ------------------
  |  Branch (121:13): [True: 20.4k, False: 52.8k]
  ------------------
  122|  20.4k|        {
  123|  20.4k|            const char c1 = token[0u];
  124|  20.4k|            const char c2 = token[1u];
  125|  20.4k|            const char c3 = token[2u];
  126|  20.4k|            const char c4 = token[3u];
  127|       |
  128|  20.4k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (128:21): [True: 1.57k, False: 18.8k]
  |  Branch (128:34): [True: 269, False: 18.6k]
  |  Branch (128:49): [True: 1.64k, False: 202]
  |  Branch (128:62): [True: 136, False: 66]
  ------------------
  129|  20.4k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (129:21): [True: 1.52k, False: 260]
  |  Branch (129:34): [True: 194, False: 66]
  |  Branch (129:49): [True: 1.52k, False: 194]
  |  Branch (129:62): [True: 0, False: 194]
  ------------------
  130|  20.4k|        }
  131|       |
  132|  52.8k|        return false;
  133|  73.3k|    }

_ZN3dlx5TokenC2ENS0_4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS2_7integerImEES9_:
   26|   127k|    {}
_ZN3dlx5TokenC2ENS0_4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS2_7integerImEES9_j:
   36|  46.5k|    {}
_ZNK3dlx5Token7GetTypeEv:
   39|   240k|    {
   40|   240k|        return m_Type;
   41|   240k|    }
_ZNK3dlx5Token13GetLineNumberEv:
   49|  77.2k|    {
   50|  77.2k|        return m_LineNumber;
   51|  77.2k|    }
_ZNK3dlx5Token9GetColumnEv:
   54|  58.6k|    {
   55|  58.6k|        return m_Column;
   56|  58.6k|    }
_ZNK3dlx5Token7GetTextEv:
   64|  56.5k|    {
   65|  56.5k|        return m_Text;
   66|  56.5k|    }
_ZNK3dlx5Token7HasHintEv:
   78|  20.1k|    {
   79|  20.1k|        return m_HasHint;
   80|  20.1k|    }
_ZNK3dlx5Token7GetHintEv:
   83|  28.7k|    {
   84|  28.7k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   85|  28.7k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   86|  28.7k|                   m_Type == Type::ImmediateInteger);
   87|  28.7k|        PHI_ASSERT(m_HasHint);
   88|       |
   89|  28.7k|        return m_Hint;
   90|  28.7k|    }

_ZN3dlx11TokenStream8finalizeEv:
   28|  4.08k|    {
   29|       |#if defined(PHI_DEBUG)
   30|       |        PHI_ASSERT(!m_Finalized);
   31|       |#endif
   32|       |
   33|  4.08k|        m_Iterator = 0u;
   34|       |#if defined(PHI_DEBUG)
   35|       |        m_Finalized = true;
   36|       |#endif
   37|  4.08k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   49|    197|    {
   50|    197|        return x + m_Iterator <= m_Tokens.size();
   51|    197|    }
_ZNK3dlx11TokenStream8has_moreEv:
   54|   177k|    {
   55|   177k|        return m_Iterator < m_Tokens.size();
   56|   177k|    }
_ZNK3dlx11TokenStream11reached_endEv:
   59|   173k|    {
   60|   173k|        return m_Iterator >= m_Tokens.size();
   61|   173k|    }
_ZN3dlx11TokenStream7consumeEv:
   74|   173k|    {
   75|   173k|        PHI_ASSERT(!reached_end());
   76|       |#if defined(PHI_DEBUG)
   77|       |        PHI_ASSERT(m_Finalized);
   78|       |#endif
   79|       |
   80|   173k|        return m_Tokens.at(m_Iterator++.unsafe());
   81|   173k|    }
_ZNK3dlx11TokenStream16current_positionEv:
  154|    195|    {
  155|    195|        return m_Iterator;
  156|    195|    }
_ZNK3dlx11TokenStream6rbeginEv:
  204|    182|    {
  205|       |#if defined(PHI_DEBUG)
  206|       |        //PHI_ASSERT(m_Finalized);
  207|       |#endif
  208|       |
  209|    182|        return m_Tokens.rbegin();
  210|    182|    }
_ZNK3dlx11TokenStream4rendEv:
  213|  1.72k|    {
  214|       |#if defined(PHI_DEBUG)
  215|       |        //PHI_ASSERT(m_Finalized);
  216|       |#endif
  217|       |
  218|  1.72k|        return m_Tokens.rend();
  219|  1.72k|    }

_ZN3dlx8TokenizeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   65|  4.08k|    {
   66|  4.08k|        TokenStream tokens;
   67|       |
   68|  4.08k|        phi::string_view current_token;
   69|       |
   70|  4.08k|        phi::u64 current_line_number{1u};
   71|  4.08k|        phi::u64 current_column{1u};
   72|  4.08k|        phi::u64 token_begin{0u};
   73|       |
   74|  4.08k|        phi::boolean parsing_comment{false};
   75|       |
   76|   410k|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (76:32): [True: 406k, False: 4.08k]
  ------------------
   77|   406k|        {
   78|   406k|            const char c{source.at(i)};
   79|       |
   80|   406k|            if (c == '\n')
  ------------------
  |  Branch (80:17): [True: 62.4k, False: 344k]
  ------------------
   81|  62.4k|            {
   82|  62.4k|                if (current_token.is_empty())
  ------------------
  |  Branch (82:21): [True: 9.04k, False: 53.4k]
  ------------------
   83|  9.04k|                {
   84|       |                    // Skip empty lines
   85|  9.04k|                    tokens.emplace_back(Token::Type::NewLine, source.substring_view(i, 1u),
   86|  9.04k|                                        current_line_number, current_column);
   87|       |
   88|  9.04k|                    parsing_comment = false;
   89|  9.04k|                    current_line_number += 1u;
   90|  9.04k|                    current_column = 1u;
   91|  9.04k|                    continue;
   92|  9.04k|                }
   93|       |
   94|       |                // Otherwise a new line separates tokens
   95|  53.4k|                tokens.emplace_back(ParseToken(
   96|  53.4k|                        source.substring_view(
   97|  53.4k|                                phi::narrow_cast<phi::string_view::size_type>(token_begin),
   98|  53.4k|                                current_token.length()),
   99|  53.4k|                        current_line_number, current_column - current_token.length()));
  100|       |
  101|  53.4k|                tokens.emplace_back(Token::Type::NewLine, source.substring_view(i, 1u),
  102|  53.4k|                                    current_line_number, current_column);
  103|       |
  104|  53.4k|                current_token   = phi::string_view{};
  105|  53.4k|                parsing_comment = false;
  106|  53.4k|                current_line_number += 1u;
  107|  53.4k|                current_column = 0u;
  108|  53.4k|            }
  109|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  110|   344k|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (110:22): [True: 1.16k, False: 342k]
  |  Branch (110:34): [True: 27.6k, False: 315k]
  ------------------
  111|  28.7k|            {
  112|  28.7k|                if (current_token.is_empty())
  ------------------
  |  Branch (112:21): [True: 27.6k, False: 1.09k]
  ------------------
  113|  27.6k|                {
  114|  27.6k|                    token_begin = i;
  115|  27.6k|                }
  116|  1.09k|                else if (!parsing_comment)
  ------------------
  |  Branch (116:26): [True: 818, False: 277]
  ------------------
  117|    818|                {
  118|    818|                    tokens.emplace_back(ParseToken(
  119|    818|                            source.substring_view(
  120|    818|                                    phi::narrow_cast<phi::string_view::size_type>(token_begin),
  121|    818|                                    current_token.length()),
  122|    818|                            current_line_number, current_column - current_token.length()));
  123|    818|                    token_begin   = i;
  124|    818|                    current_token = phi::string_view{};
  125|    818|                }
  126|       |
  127|  28.7k|                parsing_comment = true;
  128|  28.7k|                current_token   = source.substring_view(
  129|  28.7k|                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  130|  28.7k|                        current_token.length() + 1u);
  131|  28.7k|            }
  132|   315k|            else if (parsing_comment)
  ------------------
  |  Branch (132:22): [True: 40.9k, False: 274k]
  ------------------
  133|  40.9k|            {
  134|       |                // simply append the character
  135|  40.9k|                current_token = source.substring_view(
  136|  40.9k|                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  137|  40.9k|                        current_token.length() + 1u);
  138|  40.9k|            }
  139|   274k|            else
  140|   274k|            {
  141|       |                // Not parsing a comment
  142|   274k|                switch (c)
  143|   274k|                {
  144|  25.8k|                    case ' ':
  ------------------
  |  Branch (144:21): [True: 25.8k, False: 248k]
  ------------------
  145|  26.6k|                    case '\t':
  ------------------
  |  Branch (145:21): [True: 815, False: 273k]
  ------------------
  146|  28.2k|                    case '\v':
  ------------------
  |  Branch (146:21): [True: 1.59k, False: 272k]
  ------------------
  147|  28.2k|                        if (current_token.is_empty())
  ------------------
  |  Branch (147:29): [True: 338, False: 27.8k]
  ------------------
  148|    338|                        {
  149|    338|                            current_column += 1u;
  150|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  151|    338|                            continue;
  152|    338|                        }
  153|       |
  154|       |                        // Otherwise a whitespace separates tokens
  155|  27.8k|                        tokens.emplace_back(ParseToken(
  156|  27.8k|                                source.substring_view(
  157|  27.8k|                                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  158|  27.8k|                                        current_token.length()),
  159|  27.8k|                                current_line_number, current_column - current_token.length()));
  160|  27.8k|                        current_token = phi::string_view{};
  161|  27.8k|                        break;
  162|  5.96k|                    case ':':
  ------------------
  |  Branch (162:21): [True: 5.96k, False: 268k]
  ------------------
  163|       |                        // Need to parse label names together with their colon
  164|  5.96k|                        if (!current_token.is_empty())
  ------------------
  |  Branch (164:29): [True: 4.71k, False: 1.24k]
  ------------------
  165|  4.71k|                        {
  166|  4.71k|                            current_token = source.substring_view(
  167|  4.71k|                                    phi::narrow_cast<phi::string_view::size_type>(token_begin),
  168|  4.71k|                                    current_token.length() + 1u);
  169|  4.71k|                            tokens.emplace_back(ParseToken(
  170|  4.71k|                                    source.substring_view(
  171|  4.71k|                                            phi::narrow_cast<phi::string_view::size_type>(
  172|  4.71k|                                                    token_begin),
  173|  4.71k|                                            current_token.length()),
  174|  4.71k|                                    current_line_number,
  175|  4.71k|                                    current_column + 1u - current_token.length()));
  176|       |
  177|  4.71k|                            current_token = phi::string_view{};
  178|  4.71k|                        }
  179|  1.24k|                        else
  180|  1.24k|                        {
  181|       |                            // Orphan colon
  182|  1.24k|                            token_begin = i;
  183|       |
  184|  1.24k|                            tokens.emplace_back(
  185|  1.24k|                                    Token::Type::Colon,
  186|  1.24k|                                    source.substring_view(
  187|  1.24k|                                            phi::narrow_cast<phi::string_view::size_type>(
  188|  1.24k|                                                    token_begin),
  189|  1.24k|                                            1u),
  190|  1.24k|                                    current_line_number, current_column);
  191|  1.24k|                        }
  192|  5.96k|                        break;
  193|  9.82k|                    case ',':
  ------------------
  |  Branch (193:21): [True: 9.82k, False: 264k]
  ------------------
  194|  10.8k|                    case '(':
  ------------------
  |  Branch (194:21): [True: 1.03k, False: 273k]
  ------------------
  195|  11.4k|                    case ')':
  ------------------
  |  Branch (195:21): [True: 626, False: 273k]
  ------------------
  196|  11.4k|                        if (!current_token.is_empty())
  ------------------
  |  Branch (196:29): [True: 9.94k, False: 1.53k]
  ------------------
  197|  9.94k|                        {
  198|  9.94k|                            tokens.emplace_back(ParseToken(
  199|  9.94k|                                    source.substring_view(
  200|  9.94k|                                            phi::narrow_cast<phi::string_view::size_type>(
  201|  9.94k|                                                    token_begin),
  202|  9.94k|                                            current_token.length()),
  203|  9.94k|                                    current_line_number, current_column - current_token.length()));
  204|       |
  205|  9.94k|                            current_token = phi::string_view{};
  206|  9.94k|                        }
  207|       |
  208|  11.4k|                        Token::Type type;
  209|  11.4k|                        switch (c)
  210|  11.4k|                        {
  211|  9.82k|                            case ',':
  ------------------
  |  Branch (211:29): [True: 9.82k, False: 1.65k]
  ------------------
  212|  9.82k|                                type = Token::Type::Comma;
  213|  9.82k|                                break;
  214|  1.03k|                            case '(':
  ------------------
  |  Branch (214:29): [True: 1.03k, False: 10.4k]
  ------------------
  215|  1.03k|                                type = Token::Type::OpenBracket;
  216|  1.03k|                                break;
  217|    626|                            case ')':
  ------------------
  |  Branch (217:29): [True: 626, False: 10.8k]
  ------------------
  218|    626|                                type = Token::Type::ClosingBracket;
  219|    626|                                break;
  220|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  221|      0|                            default:
  ------------------
  |  Branch (221:29): [True: 0, False: 11.4k]
  ------------------
  222|      0|                                PHI_ASSERT_NOT_REACHED();
  223|      0|                                break;
  224|  11.4k|#endif
  225|  11.4k|                        }
  226|       |
  227|  11.4k|                        token_begin = i;
  228|       |
  229|  11.4k|                        tokens.emplace_back(
  230|  11.4k|                                type,
  231|  11.4k|                                source.substring_view(
  232|  11.4k|                                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  233|  11.4k|                                        1u),
  234|  11.4k|                                current_line_number, current_column);
  235|  11.4k|                        break;
  236|       |
  237|   228k|                    default:
  ------------------
  |  Branch (237:21): [True: 228k, False: 45.6k]
  ------------------
  238|   228k|                        if (current_token.is_empty())
  ------------------
  |  Branch (238:29): [True: 70.2k, False: 158k]
  ------------------
  239|  70.2k|                        {
  240|  70.2k|                            token_begin = i;
  241|  70.2k|                        }
  242|       |
  243|       |                        // simply append the character
  244|   228k|                        current_token = source.substring_view(
  245|   228k|                                phi::narrow_cast<phi::string_view::size_type>(token_begin),
  246|   228k|                                current_token.length() + 1u);
  247|   274k|                }
  248|   274k|            }
  249|       |
  250|   397k|            current_column += 1u;
  251|   397k|        }
  252|       |
  253|       |        // Checked the entire string. Parse whats left if anything
  254|  4.08k|        if (!current_token.is_empty())
  ------------------
  |  Branch (254:13): [True: 2.01k, False: 2.07k]
  ------------------
  255|  2.01k|        {
  256|  2.01k|            tokens.emplace_back(
  257|  2.01k|                    ParseToken(source.substring_view(
  258|  2.01k|                                       phi::narrow_cast<phi::string_view::size_type>(token_begin),
  259|  2.01k|                                       current_token.length()),
  260|  2.01k|                               current_line_number, current_column - current_token.length()));
  261|  2.01k|        }
  262|       |
  263|       |        // Finalize token stream
  264|  4.08k|        tokens.finalize();
  265|       |
  266|  4.08k|        return tokens;
  267|  4.08k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS0_7integerImEES7_:
   13|  98.7k|    {
   14|  98.7k|        if (token.at(0u) == '#' && token.length() > 1u)
  ------------------
  |  Branch (14:13): [True: 1.94k, False: 96.8k]
  |  Branch (14:13): [True: 1.85k, False: 96.9k]
  |  Branch (14:36): [True: 1.85k, False: 91]
  ------------------
   15|  1.85k|        {
   16|  1.85k|            auto number = ParseNumber(token.substring_view(1u));
   17|       |
   18|  1.85k|            if (number)
  ------------------
  |  Branch (18:17): [True: 1.50k, False: 351]
  ------------------
   19|  1.50k|            {
   20|  1.50k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   21|  1.50k|                        static_cast<phi::uint32_t>(number.value().unsafe())};
   22|  1.50k|            }
   23|       |
   24|    351|            return {Token::Type::ImmediateInteger, token, line_number, column};
   25|  1.85k|        }
   26|       |
   27|  96.9k|        if (token.at(0u) == '/' || token.at(0u) == ';')
  ------------------
  |  Branch (27:13): [True: 944, False: 95.9k]
  |  Branch (27:13): [True: 28.5k, False: 68.3k]
  |  Branch (27:36): [True: 27.5k, False: 68.3k]
  ------------------
   28|  28.5k|        {
   29|  28.5k|            return {Token::Type::Comment, token, line_number, column};
   30|  28.5k|        }
   31|       |
   32|  68.3k|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (32:66): [True: 1.53k, False: 66.8k]
  ------------------
   33|  1.53k|        {
   34|  1.53k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   35|  1.53k|                    static_cast<phi::uint32_t>(number->unsafe())};
   36|  1.53k|        }
   37|       |
   38|  66.8k|        if (IsFPSR(token))
  ------------------
  |  Branch (38:13): [True: 1.52k, False: 65.3k]
  ------------------
   39|  1.52k|        {
   40|  1.52k|            return {Token::Type::RegisterStatus, token, line_number, column};
   41|  1.52k|        }
   42|       |
   43|  65.3k|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (43:60): [True: 8.99k, False: 56.3k]
  ------------------
   44|  8.99k|        {
   45|  8.99k|            return {Token::Type::RegisterInt, token, line_number, column,
   46|  8.99k|                    static_cast<phi::uint32_t>(id)};
   47|  8.99k|        }
   48|       |
   49|  56.3k|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (49:64): [True: 2.89k, False: 53.4k]
  ------------------
   50|  2.89k|        {
   51|  2.89k|            return {Token::Type::RegisterFloat, token, line_number, column,
   52|  2.89k|                    static_cast<phi::uint32_t>(id)};
   53|  2.89k|        }
   54|       |
   55|  53.4k|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (55:52): [True: 31.5k, False: 21.8k]
  ------------------
   56|  31.5k|        {
   57|  31.5k|            return {Token::Type::OpCode, token, line_number, column,
   58|  31.5k|                    static_cast<phi::uint32_t>(opcode)};
   59|  31.5k|        }
   60|       |
   61|  21.8k|        return {Token::Type::LabelIdentifier, token, line_number, column};
   62|  53.4k|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   58|  4.08k|    {
   59|       |        // Constants
   60|  4.08k|        constexpr phi::uint8_t number_of_opcodes =
   61|  4.08k|                static_cast<phi::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   62|  4.08k|        constexpr phi::uint8_t number_of_int_registers   = 32;
   63|  4.08k|        constexpr phi::uint8_t number_of_float_registers = 32;
   64|       |
   65|  4.08k|        std::string ret;
   66|       |
   67|  80.2k|        for (phi::size_t index{0}; index < size;)
  ------------------
  |  Branch (67:36): [True: 76.1k, False: 4.07k]
  ------------------
   68|  76.1k|        {
   69|  76.1k|            phi::uint8_t current_value = data[index++];
   70|       |
   71|  76.1k|            switch (current_value)
   72|  76.1k|            {
   73|       |                // OpCode
   74|  21.6k|                case 0: {
  ------------------
  |  Branch (74:17): [True: 21.6k, False: 54.5k]
  ------------------
   75|       |                    // Has one more value
   76|  21.6k|                    if (index < size)
  ------------------
  |  Branch (76:25): [True: 21.6k, False: 2]
  ------------------
   77|  21.6k|                    {
   78|  21.6k|                        phi::uint8_t opcode_value = data[index++] % number_of_opcodes;
   79|       |
   80|  21.6k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   81|       |
   82|  21.6k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (82:29): [True: 1, False: 21.6k]
  ------------------
   83|      1|                        {
   84|      1|                            return detail::ErrorString;
   85|      1|                        }
   86|  21.6k|                    }
   87|  21.6k|                    break;
   88|  21.6k|                }
   89|       |
   90|       |                // Int Register
   91|  21.6k|                case 1: {
  ------------------
  |  Branch (91:17): [True: 9.04k, False: 67.1k]
  ------------------
   92|       |                    // Has one more value
   93|  9.04k|                    if (index < size)
  ------------------
  |  Branch (93:25): [True: 9.04k, False: 1]
  ------------------
   94|  9.04k|                    {
   95|  9.04k|                        phi::uint8_t opcode_value = data[index++] % number_of_int_registers;
   96|       |
   97|  9.04k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   98|  9.04k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (98:29): [True: 1, False: 9.04k]
  ------------------
   99|      1|                        {
  100|      1|                            return detail::ErrorString;
  101|      1|                        }
  102|  9.04k|                    }
  103|  9.04k|                    break;
  104|  9.04k|                }
  105|       |
  106|       |                // Float register
  107|  9.04k|                case 2: {
  ------------------
  |  Branch (107:17): [True: 2.91k, False: 73.2k]
  ------------------
  108|       |                    // Has one more value
  109|  2.91k|                    if (index < size)
  ------------------
  |  Branch (109:25): [True: 2.91k, False: 1]
  ------------------
  110|  2.91k|                    {
  111|  2.91k|                        phi::uint8_t opcode_value = data[index++] % number_of_float_registers;
  112|       |
  113|  2.91k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  114|  2.91k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (114:29): [True: 1, False: 2.91k]
  ------------------
  115|      1|                        {
  116|      1|                            return detail::ErrorString;
  117|      1|                        }
  118|  2.91k|                    }
  119|  2.91k|                    break;
  120|  2.91k|                }
  121|       |
  122|       |                // Floating point status register
  123|  2.91k|                case 3: {
  ------------------
  |  Branch (123:17): [True: 1.82k, False: 74.3k]
  ------------------
  124|  1.82k|                    ret += "FPSR";
  125|  1.82k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (125:25): [True: 2, False: 1.82k]
  ------------------
  126|      2|                    {
  127|      2|                        return detail::ErrorString;
  128|      2|                    }
  129|       |
  130|  1.82k|                    break;
  131|  1.82k|                }
  132|       |
  133|       |                // Immediate integer
  134|  2.37k|                case 4: {
  ------------------
  |  Branch (134:17): [True: 2.37k, False: 73.7k]
  ------------------
  135|  2.37k|                    ret += "#";
  136|  2.37k|                    [[fallthrough]];
  137|  2.37k|                }
  138|       |
  139|       |                // Integer literal
  140|  4.56k|                case 5: {
  ------------------
  |  Branch (140:17): [True: 2.18k, False: 73.9k]
  ------------------
  141|  4.56k|                    phi::size_t size_of_int = std::min(2ul, size - index);
  142|       |
  143|  4.56k|                    if (size_of_int > 0)
  ------------------
  |  Branch (143:25): [True: 4.52k, False: 42]
  ------------------
  144|  4.52k|                    {
  145|  4.52k|                        phi::int16_t value = 0;
  146|       |
  147|  13.4k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (147:32): [True: 8.90k, False: 4.52k]
  ------------------
  148|  8.90k|                        {
  149|  8.90k|                            value <<= 8;
  150|  8.90k|                            value &= data[index++];
  151|  8.90k|                        }
  152|       |
  153|  4.52k|                        ret += std::to_string(value);
  154|  4.52k|                    }
  155|  4.56k|                    break;
  156|  2.37k|                }
  157|       |
  158|       |                // Label
  159|  2.53k|                case 6: {
  ------------------
  |  Branch (159:17): [True: 2.53k, False: 73.6k]
  ------------------
  160|  2.53k|                    phi::size_t label_length = std::min(5ul, size - index);
  161|       |
  162|  2.53k|                    if (label_length > 0)
  ------------------
  |  Branch (162:25): [True: 2.53k, False: 3]
  ------------------
  163|  2.53k|                    {
  164|  2.53k|                        std::string label_name = "lbl_";
  165|       |
  166|  14.9k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (166:32): [True: 12.4k, False: 2.53k]
  ------------------
  167|  12.4k|                        {
  168|  12.4k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  169|       |
  170|  12.4k|                            label_name += c;
  171|  12.4k|                        }
  172|       |
  173|       |                        // Add 1 in 10 chance to add a colon
  174|  2.53k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (174:29): [True: 2.32k, False: 214]
  |  Branch (174:45): [True: 1.83k, False: 485]
  ------------------
  175|  1.83k|                        {
  176|  1.83k|                            label_name += ':';
  177|  1.83k|                            ret += label_name;
  178|  1.83k|                        }
  179|    699|                        else
  180|    699|                        {
  181|    699|                            ret += label_name;
  182|    699|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (182:33): [True: 1, False: 698]
  ------------------
  183|      1|                            {
  184|      1|                                return detail::ErrorString;
  185|      1|                            }
  186|    699|                        }
  187|  2.53k|                    }
  188|  2.53k|                    break;
  189|  2.53k|                }
  190|       |
  191|       |                // Newline
  192|  6.09k|                case 7: {
  ------------------
  |  Branch (192:17): [True: 6.09k, False: 70.0k]
  ------------------
  193|  6.09k|                    ret += '\n';
  194|  6.09k|                    break;
  195|  2.53k|                }
  196|       |
  197|       |                // Comment
  198|  27.5k|                case 8: {
  ------------------
  |  Branch (198:17): [True: 27.5k, False: 48.6k]
  ------------------
  199|  27.5k|                    phi::size_t comment_length = std::min(5ul, size - index);
  200|       |
  201|  27.5k|                    if (comment_length > 0)
  ------------------
  |  Branch (201:25): [True: 27.5k, False: 2]
  ------------------
  202|  27.5k|                    {
  203|  27.5k|                        std::string comment = "; ";
  204|       |
  205|   163k|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (205:32): [True: 136k, False: 27.5k]
  ------------------
  206|   136k|                        {
  207|   136k|                            comment += static_cast<char>(data[index++]);
  208|   136k|                        }
  209|       |
  210|  27.5k|                        ret += comment + '\n';
  211|  27.5k|                    }
  212|  27.5k|                    break;
  213|  2.53k|                }
  214|       |
  215|       |                // Ignore
  216|      2|                default:
  ------------------
  |  Branch (216:17): [True: 2, False: 76.1k]
  ------------------
  217|      2|                    return detail::ErrorString;
  218|  76.1k|            }
  219|  76.1k|        }
  220|       |
  221|  4.07k|        return ret;
  222|  4.08k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   23|  36.1k|        {
   24|  36.1k|            if (index < size)
  ------------------
  |  Branch (24:17): [True: 34.2k, False: 1.83k]
  ------------------
   25|  34.2k|            {
   26|  34.2k|                phi::uint8_t val = data[index++];
   27|  34.2k|                if (val == 0)
  ------------------
  |  Branch (27:21): [True: 25.6k, False: 8.60k]
  ------------------
   28|  25.6k|                {
   29|  25.6k|                    text += ' ';
   30|  25.6k|                }
   31|  8.60k|                else if (val == 1)
  ------------------
  |  Branch (31:26): [True: 8.60k, False: 6]
  ------------------
   32|  8.60k|                {
   33|  8.60k|                    text += ',';
   34|  8.60k|                }
   35|      6|                else
   36|      6|                {
   37|      6|                    return false;
   38|      6|                }
   39|  34.2k|            }
   40|       |
   41|  36.1k|            return true;
   42|  36.1k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   47|  12.4k|        {
   48|  12.4k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (48:17): [True: 8.76k, False: 3.65k]
  ------------------
   49|  8.76k|            {
   50|  8.76k|                return '_';
   51|  8.76k|            }
   52|       |
   53|  3.65k|            return c;
   54|  12.4k|        }

LLVMFuzzerTestOneInput:
   11|  4.08k|{
   12|  4.08k|    static dlx::Processor processor;
   13|       |
   14|  4.08k|    std::string source = fuzz::ParseAsStrucutedDLXCode(data, size);
   15|       |
   16|       |    // Parse it
   17|  4.08k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   18|       |
   19|       |    // Clear registers and memory
   20|  4.08k|    processor.ClearRegisters();
   21|  4.08k|    processor.ClearMemory();
   22|       |
   23|       |    // Execute
   24|  4.08k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (24:9): [True: 1.00k, False: 3.08k]
  ------------------
   25|  1.00k|    {
   26|  1.00k|        processor.ExecuteCurrentProgram();
   27|  1.00k|    }
   28|       |
   29|  4.08k|    return 0;
   30|  4.08k|}

