INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/ayudantia 9/ayudantia 9.srcs/sources_1/new/BCDToSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDToSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/ayudantia 9/ayudantia 9.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/ayudantia 9/ayudantia 9.srcs/sources_1/new/SevenSegController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/ayudantia 9/ayudantia 9.srcs/sources_1/new/VisualizarNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VisualizarNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/ayudantia 9/ayudantia 9.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/ayudantia 9/ayudantia 9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
