$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2112
b00000000 "
#2187
b00000001 "
#2188
b00000001 "
#3262
b00000000 "
#3263
b00000000 "
#4100
b00000000 "
#4101
b00000000 "
#4937
b00000000 "
#4938
b00000000 "
#5775
b00000000 "
#5776
b00000000 "
#6612
b00000000 "
#6613
b00000000 "
#7562
b00000100 "
#7563
b00000100 "
#8512
b00000100 "
#8513
b00000100 "
#9462
b00000100 "
#9463
b00000100 "
#10412
b00000100 "
#10413
b00000100 "
#11362
b00000100 "
#11363
b00000100 "
#12312
b00000010 "
#12313
b00000010 "
#13262
b00000010 "
#13263
b00000010 "
#14212
b00000010 "
#14213
b00000010 "
#15162
b00000010 "
#15163
b00000010 "
#16112
b00000010 "
#16113
b00000010 "
#16950
b00000000 "
#16951
b00000000 "
#17787
b00000000 "
#17788
b00000000 "
#18625
b00000000 "
#18626
b00000000 "
#19462
b00000000 "
#19463
b00000000 "
#20300
b00000000 "
#20301
b00000000 "
#21250
b00000010 "
#21251
b00000010 "
#22200
b00000010 "
#22201
b00000010 "
#23150
b00000010 "
#23151
b00000010 "
#24100
b00000010 "
#24101
b00000010 "
#25050
b00000010 "
#25051
b00000010 "
