Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan 26 11:14:39 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DivisoreOnBoard_control_sets_placed.rpt
| Design       : DivisoreOnBoard
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | inpMan/db/CLEARED_BTN_reg_0     | RST_IBUF                        |                1 |              1 |         1.00 |
| ~CLK_IBUF_BUFG |                                 |                                 |                1 |              2 |         2.00 |
| ~CLK_IBUF_BUFG | div/PC/load_m                   | RST_IBUF                        |                1 |              4 |         4.00 |
| ~CLK_IBUF_BUFG | div/PC/shift_reg_0[0]           | RST_IBUF                        |                2 |              5 |         2.50 |
| ~CLK_IBUF_BUFG | div/PC/shift_reg_1[0]           | RST_IBUF                        |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG |                                 |                                 |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | inpMan/db/deb.count[19]_i_1_n_0 |                                 |                6 |             12 |         2.00 |
|  CLK_IBUF_BUFG | inpMan/db/deb.count[19]_i_1_n_0 | inpMan/db/deb.count[31]_i_1_n_0 |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG |                                 | RST_IBUF                        |               12 |             32 |         2.67 |
| ~CLK_IBUF_BUFG | div/PC/E[0]                     | RST_IBUF                        |               14 |             33 |         2.36 |
+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


