{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752704804030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752704804031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 18:26:43 2025 " "Processing started: Wed Jul 16 18:26:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752704804031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704804031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704804031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752704804604 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HEX_DISP.vhd " "Can't analyze file -- file HEX_DISP.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1752704812239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812599 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812605 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812608 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812611 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812618 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISP-a " "Found design unit 1: SEG_DISP-a" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812623 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISP " "Found entity 1: SEG_DISP" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parse_disp_data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parse_disp_data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARSE_DISP_DATA_IN-comb " "Found design unit 1: PARSE_DISP_DATA_IN-comb" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812626 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARSE_DISP_DATA_IN " "Found entity 1: PARSE_DISP_DATA_IN" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752704812718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst10 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst10\"" {  } { { "SCOMP_System.bdf" "inst10" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 672 552 856 864 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARSE_DISP_DATA_IN HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3 " "Elaborating entity \"PARSE_DISP_DATA_IN\" for hierarchy \"HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\"" {  } { { "HEX_DISP_6.bdf" "inst3" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 232 8 304 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE PARSE_DISP_DATA_IN.vhd(54) " "VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(54): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752704812742 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE PARSE_DISP_DATA_IN.vhd(56) " "VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(56): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752704812742 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grp0_we_s PARSE_DISP_DATA_IN.vhd(51) " "VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(51): inferring latch(es) for signal or variable \"grp0_we_s\", which holds its previous value in one or more paths through the process" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752704812743 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grp1_we_s PARSE_DISP_DATA_IN.vhd(51) " "VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(51): inferring latch(es) for signal or variable \"grp1_we_s\", which holds its previous value in one or more paths through the process" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752704812743 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grp1_we_s PARSE_DISP_DATA_IN.vhd(51) " "Inferred latch for \"grp1_we_s\" at PARSE_DISP_DATA_IN.vhd(51)" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812743 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grp0_we_s PARSE_DISP_DATA_IN.vhd(51) " "Inferred latch for \"grp0_we_s\" at PARSE_DISP_DATA_IN.vhd(51)" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812743 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "seg_edit.vhd 2 1 " "Using design file seg_edit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_EDIT-a " "Found design unit 1: SEG_EDIT-a" {  } { { "seg_edit.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812767 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_EDIT " "Found entity 1: SEG_EDIT" {  } { { "seg_edit.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752704812767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_EDIT HEX_DISP_6:inst10\|SEG_EDIT:inst1 " "Elaborating entity \"SEG_EDIT\" for hierarchy \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 504 552 792 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "disp_conversion.vhd 2 1 " "Using design file disp_conversion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CONVERSION-rtl " "Found design unit 1: DISP_CONVERSION-rtl" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812791 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CONVERSION " "Found entity 1: DISP_CONVERSION" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704812791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752704812791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CONVERSION HEX_DISP_6:inst10\|DISP_CONVERSION:inst18 " "Elaborating entity \"DISP_CONVERSION\" for hierarchy \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\"" {  } { { "HEX_DISP_6.bdf" "inst18" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 184 528 816 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latched_segments disp_conversion.vhd(28) " "VHDL Process Statement warning at disp_conversion.vhd(28): signal \"latched_segments\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752704812792 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp disp_conversion.vhd(27) " "VHDL Process Statement warning at disp_conversion.vhd(27): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752704812797 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[28\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812800 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[29\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812800 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[30\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[31\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[32\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[33\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[34\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[35\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[36\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[37\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812801 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[38\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[39\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[40\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] disp_conversion.vhd(111) " "Inferred latch for \"tmp\[41\]\" at disp_conversion.vhd(111)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[0\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[1\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[2\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[3\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[4\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812802 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[5\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[6\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[7\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[8\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[9\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[10\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[11\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[12\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[13\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[14\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[15\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[16\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812803 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[17\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[18\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[19\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[20\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[21\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[22\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[23\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[24\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[25\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[26\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] disp_conversion.vhd(35) " "Inferred latch for \"tmp\[27\]\" at disp_conversion.vhd(35)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704812804 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISP HEX_DISP_6:inst10\|SEG_DISP:inst7 " "Elaborating entity \"SEG_DISP\" for hierarchy \"HEX_DISP_6:inst10\|SEG_DISP:inst7\"" {  } { { "HEX_DISP_6.bdf" "inst7" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 40 1064 1280 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 16 344 504 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:inst1\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812877 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1752704812889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704812899 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752704812899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 248 312 504 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704812901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONE V " "Parameter \"intended_device_family\" = \"CYCLONE V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HexProject.mif " "Parameter \"init_file\" = \"HexProject.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813031 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752704813031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kp24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kp24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kp24 " "Found entity 1: altsyncram_kp24" {  } { { "db/altsyncram_kp24.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_kp24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704813076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704813076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kp24 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated " "Elaborating entity \"altsyncram_kp24\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813129 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752704813129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704813158 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752704813158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 512 304 544 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813159 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE TIMER.vhd(48) " "VHDL Process Statement warning at TIMER.vhd(48): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TIMER.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752704813160 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 16 752 960 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 472 824 1080 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 248 832 1088 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704813198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk84 " "Found entity 1: altsyncram_uk84" {  } { { "db/altsyncram_uk84.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_uk84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704814951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704814951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kai " "Found entity 1: cntr_kai" {  } { { "db/cntr_kai.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704815730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704815730 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704816164 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1752704816272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.16.18:26:59 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl " "2025.07.16.18:26:59 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704819616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704821985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704822074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704824502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704824579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704824656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704824753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704824760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704824763 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1752704825463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfd7bd03d/alt_sld_fab.v" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704825635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704825711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704825714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704825783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704825860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704825910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704825910 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div3\"" {  } { { "disp_conversion.vhd" "Div3" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod5\"" {  } { { "disp_conversion.vhd" "Mod5" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod4\"" {  } { { "disp_conversion.vhd" "Mod4" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div0\"" {  } { { "disp_conversion.vhd" "Div0" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div1\"" {  } { { "disp_conversion.vhd" "Div1" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div2\"" {  } { { "disp_conversion.vhd" "Div2" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod3\"" {  } { { "disp_conversion.vhd" "Mod3" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod2\"" {  } { { "disp_conversion.vhd" "Mod2" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod1\"" {  } { { "disp_conversion.vhd" "Mod1" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod0\"" {  } { { "disp_conversion.vhd" "Mod0" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752704827345 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752704827345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3\"" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704827403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3 " "Instantiated megafunction \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827403 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752704827403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704827447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704827447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704827470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704827470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704827499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704827499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5\"" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704827538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5 " "Instantiated megafunction \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752704827538 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752704827538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704827581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704827581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704827605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704827605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752704827638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704827638 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[41\] seg_val\[41\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[41\]\" to the node \"seg_val\[41\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[40\] seg_val\[40\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[40\]\" to the node \"seg_val\[40\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[39\] seg_val\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[39\]\" to the node \"seg_val\[39\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[38\] seg_val\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[38\]\" to the node \"seg_val\[38\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[37\] seg_val\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[37\]\" to the node \"seg_val\[37\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[36\] seg_val\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[36\]\" to the node \"seg_val\[36\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[35\] seg_val\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[35\]\" to the node \"seg_val\[35\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[34\] seg_val\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[34\]\" to the node \"seg_val\[34\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[33\] seg_val\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[33\]\" to the node \"seg_val\[33\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[32\] seg_val\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[32\]\" to the node \"seg_val\[32\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[31\] seg_val\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[31\]\" to the node \"seg_val\[31\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[30\] seg_val\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[30\]\" to the node \"seg_val\[30\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[29\] seg_val\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[29\]\" to the node \"seg_val\[29\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[28\] seg_val\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[28\]\" to the node \"seg_val\[28\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[27\] seg_val\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[27\]\" to the node \"seg_val\[27\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[26\] seg_val\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[26\]\" to the node \"seg_val\[26\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[25\] seg_val\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[25\]\" to the node \"seg_val\[25\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[24\] seg_val\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[24\]\" to the node \"seg_val\[24\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[23\] seg_val\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[23\]\" to the node \"seg_val\[23\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[22\] seg_val\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[22\]\" to the node \"seg_val\[22\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[21\] seg_val\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[21\]\" to the node \"seg_val\[21\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[20\] seg_val\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[20\]\" to the node \"seg_val\[20\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[19\] seg_val\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[19\]\" to the node \"seg_val\[19\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[18\] seg_val\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[18\]\" to the node \"seg_val\[18\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[17\] seg_val\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[17\]\" to the node \"seg_val\[17\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[16\] seg_val\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[16\]\" to the node \"seg_val\[16\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[15\] seg_val\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[15\]\" to the node \"seg_val\[15\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[14\] seg_val\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[14\]\" to the node \"seg_val\[14\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[13\] seg_val\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[13\]\" to the node \"seg_val\[13\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[12\] seg_val\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[12\]\" to the node \"seg_val\[12\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[11\] seg_val\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[11\]\" to the node \"seg_val\[11\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[10\] seg_val\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[10\]\" to the node \"seg_val\[10\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[9\] seg_val\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[9\]\" to the node \"seg_val\[9\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[8\] seg_val\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[8\]\" to the node \"seg_val\[8\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[7\] seg_val\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[7\]\" to the node \"seg_val\[7\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[6\] seg_val\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[6\]\" to the node \"seg_val\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[5\] seg_val\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[5\]\" to the node \"seg_val\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[4\] seg_val\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[4\]\" to the node \"seg_val\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[3\] seg_val\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[3\]\" to the node \"seg_val\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[2\] seg_val\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[2\]\" to the node \"seg_val\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[1\] seg_val\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[1\]\" to the node \"seg_val\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[0\] seg_val\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[0\]\" to the node \"seg_val\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[41\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[41\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[40\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[40\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[39\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[39\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[38\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[38\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[37\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[37\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[36\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[36\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[35\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[35\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[34\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[34\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[33\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[33\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[32\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[32\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[31\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[31\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[30\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[30\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[29\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[29\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[28\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[28\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[27\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[27\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[26\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[26\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[25\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[25\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[24\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[24\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[23\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[23\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[22\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[22\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[21\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[21\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[20\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[20\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[19\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[19\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[18\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[18\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[17\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[17\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[16\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[16\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[15\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[15\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[14\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[14\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[13\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[13\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[12\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[12\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[11\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[11\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[10\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[10\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[9\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[9\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[8\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[8\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[7\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[7\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[6\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[6\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[5\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[5\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[4\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[4\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[3\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[3\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[2\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[2\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[1\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[1\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[0\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[0\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752704829006 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1752704829006 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[15\] HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[15\]\" to the node \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[14\] HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[14\]\" to the node \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[13\] HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|process_0 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[13\]\" to the node \"HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|process_0\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[12\] HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[12\]\" to the node \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[11\] HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[11\]\" to the node \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[10\] SCOMP:inst\|Selector17 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[10\]\" to the node \"SCOMP:inst\|Selector17\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[9\] DIG_OUT:inst6\|EXT_WIRES\[9\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[9\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[9\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[8\] DIG_OUT:inst6\|EXT_WIRES\[8\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[8\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[8\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[7\] DIG_OUT:inst6\|EXT_WIRES\[7\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[7\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[7\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[6\] DIG_OUT:inst6\|EXT_WIRES\[6\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[6\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[6\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[5\] DIG_OUT:inst6\|EXT_WIRES\[5\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[5\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[5\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[4\] DIG_OUT:inst6\|EXT_WIRES\[4\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[4\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[4\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[3\] DIG_OUT:inst6\|EXT_WIRES\[3\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[3\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[3\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[2\] DIG_OUT:inst6\|EXT_WIRES\[2\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[2\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[2\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[1\] DIG_OUT:inst6\|EXT_WIRES\[1\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[1\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[1\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[0\] DIG_OUT:inst6\|EXT_WIRES\[0\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[0\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[0\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752704829009 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1752704829009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Latch HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IR\[10\] " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IR\[10\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829011 ""}  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp1_we_s " "Latch HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp1_we_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IR\[10\] " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IR\[10\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829011 ""}  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[41\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829011 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[40\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[39\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[38\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[37\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[36\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[35\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[34\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[33\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[32\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[31\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[30\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[29\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829012 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[28\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[27\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[26\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[25\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[24\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[23\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[22\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[21\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[20\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[19\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[18\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829013 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[17\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[16\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[15\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[14\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[13\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[12\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[11\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[10\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[9\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[8\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[7\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[6\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[5\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829014 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[4\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829015 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[3\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829015 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[2\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829015 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[1\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829015 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[0\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|grp0_we_s" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752704829015 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752704829015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704829973 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752704832629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704833189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704833731 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 315 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 315 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1752704834977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752704835063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752704835063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5010 " "Implemented 5010 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752704835550 ""} { "Info" "ICUT_CUT_TM_OPINS" "151 " "Implemented 151 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752704835550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4685 " "Implemented 4685 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752704835550 ""} { "Info" "ICUT_CUT_TM_RAMS" "157 " "Implemented 157 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752704835550 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1752704835550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752704835550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5025 " "Peak virtual memory: 5025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752704835607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 18:27:15 2025 " "Processing ended: Wed Jul 16 18:27:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752704835607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752704835607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752704835607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752704835607 ""}
