{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Palm Detector Tutorial\n",
    "# Part 4 - Deploying the Palm Detector with Vitis-AI for DPU inference"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Goal\n",
    "\n",
    "In this notebook we show how to deploy the BlazePalm model (a PyTorch version of the mediapipe hand-gesture)\n",
    "with Vitis-AI for deployment on the DPU. We will cover:\n",
    "\n",
    "* Create the PyTorch model and load pre-trained weights\n",
    "* Quantizing and evaluating the PyTorch model\n",
    "* Compiling for DPU using the Vitis AI compiler\n",
    "\n",
    "\n",
    "## References\n",
    "\n",
    "* [BlazePalm](https://github.com/vidursatija/BlazePalm)\n",
    "* [Vitis AI v3.5](https://github.com/Xilinx/Vitis-AI/tree/v3.5)\n",
    "   * [vai_q_pytorch](https://docs.xilinx.com/r/en-US/ug1414-vitis-ai/Running-vai_q_pytorch)\n",
    "   * [vai_c_xir](https://docs.xilinx.com/r/en-US/ug1414-vitis-ai/Compiling-for-DPU)\n",
    "* [DPU-PYNQ](https://github.com/Xilinx/DPU-PYNQ)\n",
    "\n",
    "\n",
    "## Version History\n",
    "* Jan 4, 2024\n",
    "    * Preliminary revision"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1.13.1\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import cv2\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "import torch\n",
    "import torch.nn as nn\n",
    "import torch.nn.functional as F\n",
    "\n",
    "import torchvision\n",
    "\n",
    "print(torch.__version__)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No CUDA devices available..selecting CPU\n"
     ]
    }
   ],
   "source": [
    "# use GPU if available   \n",
    "if (torch.cuda.device_count() > 0):\n",
    "  print('You have',torch.cuda.device_count(),'CUDA devices available')\n",
    "  for i in range(torch.cuda.device_count()):\n",
    "    print(' Device',str(i),': ',torch.cuda.get_device_name(i))\n",
    "  print('Selecting device 0..')\n",
    "  device = torch.device('cuda:0')\n",
    "else:\n",
    "  print('No CUDA devices available..selecting CPU')\n",
    "  device = torch.device('cpu')\n",
    "\n",
    "# load trained model\n",
    "#model = CNN().to(device)\n",
    "#model.load_state_dict(torch.load(os.path.join(float_model,'f_model.pth')))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "# Taken from https://github.com/vidursatija/BlazeFace-CoreML/blob/master/ML/blazeface.py\n",
    "class ResModule(nn.Module):\n",
    "\tdef __init__(self, in_channels, out_channels, stride=1):\n",
    "\t\tsuper(ResModule, self).__init__()\n",
    "\t\tself.stride = stride\n",
    "\t\tself.channel_pad = out_channels - in_channels\n",
    "\t\t# kernel size is always 3\n",
    "\t\tkernel_size = 3\n",
    "\n",
    "\t\tif stride == 2:\n",
    "\t\t\tself.max_pool = nn.MaxPool2d(kernel_size=stride, stride=stride)\n",
    "\t\t\t#self.pad = torchvision.transforms.Pad(padding=(0, 0, 2, 2), padding_mode=\"constant\", fill=0) # [UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
    "\t\t\t#self.pad = torchvision.transforms.Pad(padding=(0, 0, 2, 2), padding_mode=\"symmetric\", fill=0) # [UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
    "\t\t\tself.pad = torchvision.transforms.Pad(padding=(0, 0, 2, 2), padding_mode=\"symmetric\")\n",
    "\t\t\tpadding = 0\n",
    "\t\telse:\n",
    "\t\t\tpadding = (kernel_size - 1) // 2\n",
    "\n",
    "\t\tself.convs = nn.Sequential(\n",
    "\t\t\tnn.Conv2d(in_channels=in_channels, out_channels=in_channels, \n",
    "\t\t\t\t\t\tkernel_size=kernel_size, stride=stride, padding=padding, \n",
    "\t\t\t\t\t\tgroups=in_channels, bias=True),\n",
    "\t\t\tnn.Conv2d(in_channels=in_channels, out_channels=out_channels, \n",
    "\t\t\t\t\t\tkernel_size=1, stride=1, padding=0, bias=True),\n",
    "\t\t)\n",
    "\n",
    "\t\tself.act = nn.ReLU(inplace=True)\n",
    "\n",
    "\tdef forward(self, x):\n",
    "\t\tif self.stride == 2:\n",
    "\t\t\t#h = F.pad(x, (0, 2, 0, 2), \"constant\", 0) # [UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
    "\t\t\t#h = F.pad(x, (0, 2, 0, 2), \"reflect\", 0) # [UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
    "\t\t\th = self.pad(x)\n",
    "\t\t\tx = self.max_pool(x)\n",
    "\t\telse:\n",
    "\t\t\th = x\n",
    "\n",
    "\t\tif self.channel_pad > 0:\n",
    "\t\t\tx = F.pad(x, (0, 0, 0, 0, 0, self.channel_pad), \"constant\", 0) # never called ...\n",
    "\n",
    "\t\treturn self.act(self.convs(h) + x)\n",
    "\n",
    "\n",
    "class ResBlock(nn.Module):\n",
    "\tdef __init__(self, in_channels):\n",
    "\t\tsuper(ResBlock, self).__init__()\n",
    "\t\tlayers = [ResModule(in_channels, in_channels) for _ in range(7)]\n",
    "\n",
    "\t\tself.f = nn.Sequential(*layers)\n",
    "\n",
    "\tdef forward(self, x):\n",
    "\t\treturn self.f(x)\n",
    "\n",
    "\n",
    "# From https://github.com/google/mediapipe/blob/master/mediapipe/models/palm_detection.tflite\n",
    "class PalmDetector(nn.Module):\n",
    "\tdef __init__(self):\n",
    "\t\tsuper(PalmDetector, self).__init__()\n",
    "\n",
    "\t\tself.backbone1 = nn.Sequential(\n",
    "\t\t\tnn.ConstantPad2d((0, 1, 0, 1), value=0.0),\n",
    "\t\t\tnn.Conv2d(in_channels=3, out_channels=32, kernel_size=3, stride=2, padding=0, bias=True),\n",
    "\t\t\tnn.ReLU(inplace=True),\n",
    "\n",
    "\t\t\tResBlock(32),\n",
    "\t\t\tResModule(32, 64, stride=2),\n",
    "\t\t\tResBlock(64),\n",
    "\t\t\tResModule(64, 128, stride=2),\n",
    "\t\t\tResBlock(128)\n",
    "\t\t)\n",
    "\n",
    "\t\tself.backbone2 = nn.Sequential(\n",
    "\t\t\tResModule(128, 256, stride=2),\n",
    "\t\t\tResBlock(256)\n",
    "\t\t)\n",
    "\n",
    "\t\tself.backbone3 = nn.Sequential(\n",
    "\t\t\tResModule(256, 256, stride=2),\n",
    "\t\t\tResBlock(256)\n",
    "\t\t)\n",
    "\n",
    "\t\tself.upscale8to16 = nn.Sequential(\n",
    "\t\t\tnn.ConvTranspose2d(in_channels=256, out_channels=256, kernel_size=2, stride=2, padding=0, bias=True),\n",
    "\t\t\tnn.ReLU(inplace=True)\n",
    "\t\t)\n",
    "\t\tself.scaled16add = ResModule(256, 256)\n",
    "\n",
    "\t\tself.upscale16to32 = nn.Sequential(\n",
    "\t\t\tnn.ConvTranspose2d(in_channels=256, out_channels=128, kernel_size=2, stride=2, padding=0, bias=True),\n",
    "\t\t\tnn.ReLU(inplace=True),\n",
    "\t\t)\n",
    "\t\tself.scaled32add = ResModule(128, 128)\n",
    "\n",
    "\t\tself.class_32 = nn.Conv2d(in_channels=128, out_channels=2, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.class_16 = nn.Conv2d(in_channels=256, out_channels=2, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.class_8 = nn.Conv2d(in_channels=256, out_channels=6, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\n",
    "\t\tself.reg_32 = nn.Conv2d(in_channels=128, out_channels=36, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.reg_16 = nn.Conv2d(in_channels=256, out_channels=36, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.reg_8 = nn.Conv2d(in_channels=256, out_channels=108, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\n",
    "\n",
    "\tdef forward(self, x):\n",
    "\t\tb1 = self.backbone1(x) # 32x32\n",
    "\t\t# print(b1.size())\n",
    "\n",
    "\t\tb2 = self.backbone2(b1) # 16x16\n",
    "\t\t# print(b2.size())\n",
    "\n",
    "\t\tb3 = self.backbone3(b2) # 8x8\n",
    "\t\t# print(b3.size())\n",
    "\n",
    "\t\tb2 = self.upscale8to16(b3) + b2 # 16x16\n",
    "\t\tb2 = self.scaled16add(b2) # 16x16\n",
    "\t\t# print(b2.size())\n",
    "\n",
    "\t\tb1 = self.upscale16to32(b2) + b1 # 32x32\n",
    "\t\tb1 = self.scaled32add(b1)\n",
    "\t\t# print(b1.size())\n",
    "\n",
    "\t\tc8 = self.class_8(b3).permute(0, 2, 3, 1).reshape(-1, 384, 1)\n",
    "\t\tc16 = self.class_16(b2).permute(0, 2, 3, 1).reshape(-1, 512, 1)\n",
    "\t\tc32 = self.class_32(b1).permute(0, 2, 3, 1).reshape(-1, 2048, 1)\n",
    "\n",
    "\t\tr8 = self.reg_8(b3).permute(0, 2, 3, 1).reshape(-1, 384, 18)\n",
    "\t\tr16 = self.reg_16(b2).permute(0, 2, 3, 1).reshape(-1, 512, 18)\n",
    "\t\tr32 = self.reg_32(b1).permute(0, 2, 3, 1).reshape(-1, 2048, 18)\n",
    "\n",
    "\t\tc = torch.cat([c32, c16, c8], dim=1)\n",
    "\t\tr = torch.cat([r32, r16, r8], dim=1) # needs to be anchored\n",
    "\n",
    "\t\treturn c, r\n",
    "\n",
    "\tdef load_weights(self, path):\n",
    "\t    self.load_state_dict(torch.load(path))\n",
    "\t    self.eval()        \n",
    "\n",
    "\tdef load_anchors(self, path):\n",
    "\t    self.anchors = torch.tensor(np.load(path), dtype=torch.float32)\n",
    "\t    assert(self.anchors.ndimension() == 2)\n",
    "\t    assert(self.anchors.shape[0] == 2944)\n",
    "\t    assert(self.anchors.shape[1] == 4)\n",
    "\n",
    "\tdef _preprocess(self, x):\n",
    "\t    \"\"\"Converts the image pixels to the range [-1, 1].\"\"\"\n",
    "\t    return x.float() / 127.5 - 1.0\n",
    "\n",
    "\tdef _tensors_to_detections(self, raw_box_tensor, raw_score_tensor, anchors):\n",
    "\t    detection_boxes = self._decode_boxes(raw_box_tensor, anchors)\n",
    "\t    \n",
    "\t    thresh = 100\n",
    "\t    raw_score_tensor = raw_score_tensor.clamp(-thresh, thresh)\n",
    "\t    detection_scores = raw_score_tensor.sigmoid().squeeze(dim=-1)\n",
    "\t    \n",
    "\t    # Note: we stripped off the last dimension from the scores tensor\n",
    "\t    # because there is only has one class. Now we can simply use a mask\n",
    "\t    # to filter out the boxes with too low confidence.\n",
    "\t    mask = detection_scores >= 0.7\n",
    "\n",
    "\t    # Because each image from the batch can have a different number of\n",
    "\t    # detections, process them one at a time using a loop.\n",
    "\t    output_detections = []\n",
    "\t    for i in range(raw_box_tensor.shape[0]):\n",
    "\t        boxes = detection_boxes[i, mask[i]]\n",
    "\t        scores = detection_scores[i, mask[i]].unsqueeze(dim=-1)\n",
    "\t        output_detections.append(torch.cat((boxes, scores), dim=-1))\n",
    "\n",
    "\t    return output_detections\n",
    "\n",
    "\tdef predict_on_image(self, img):\n",
    "\t    \"\"\"Makes a prediction on a single image.\n",
    "\t    Arguments:\n",
    "\t        img: a NumPy array of shape (H, W, 3) or a PyTorch tensor of\n",
    "\t             shape (3, H, W). The image's height and width should be \n",
    "\t             128 pixels.\n",
    "\t    Returns:\n",
    "\t        A tensor with face detections.\n",
    "\t    \"\"\"\n",
    "\t    if isinstance(img, np.ndarray):\n",
    "\t        img = torch.from_numpy(img).permute((2, 0, 1))\n",
    "\n",
    "\t    return self.predict_on_batch(img.unsqueeze(0))\n",
    "\n",
    "\tdef predict_on_batch(self, x):\n",
    "\t    \"\"\"Makes a prediction on a batch of images.\n",
    "\t    Arguments:\n",
    "\t        x: a NumPy array of shape (b, H, W, 3) or a PyTorch tensor of\n",
    "\t           shape (b, 3, H, W). The height and width should be 128 pixels.\n",
    "\t    Returns:\n",
    "\t        A list containing a tensor of face detections for each image in \n",
    "\t        the batch. If no faces are found for an image, returns a tensor\n",
    "\t        of shape (0, 17).\n",
    "\t    Each face detection is a PyTorch tensor consisting of 17 numbers:\n",
    "\t        - ymin, xmin, ymax, xmax\n",
    "\t        - x,y-coordinates for the 6 keypoints\n",
    "\t        - confidence score\n",
    "\t    \"\"\"\n",
    "\t    if isinstance(x, np.ndarray):\n",
    "\t        x = torch.from_numpy(x).permute((0, 3, 1, 2))\n",
    "\n",
    "\t    assert x.shape[1] == 3\n",
    "\t    assert x.shape[2] == 256\n",
    "\t    assert x.shape[3] == 256\n",
    "\n",
    "\t    # 1. Preprocess the images into tensors:\n",
    "\t    # x = x.to(self._device())\n",
    "\t    x = self._preprocess(x)\n",
    "\n",
    "\t    # 2. Run the neural network:\n",
    "\t    with torch.no_grad():\n",
    "\t        out = self.__call__(x)\n",
    "\n",
    "\t    # 3. Postprocess the raw predictions:\n",
    "\t    detections = self._tensors_to_detections(out[1], out[0], self.anchors)\n",
    "\n",
    "\t    # 4. Non-maximum suppression to remove overlapping detections:\n",
    "\t    filtered_detections = []\n",
    "\t    for i in range(len(detections)):\n",
    "\t        faces = self._weighted_non_max_suppression(detections[i])\n",
    "\t        if len(faces) > 0:\n",
    "\t\t        faces = torch.stack(faces)\n",
    "\t\t        filtered_detections.append(faces)\n",
    "\n",
    "\t    return filtered_detections\n",
    "\n",
    "\tdef _decode_boxes(self, raw_boxes, anchors):\n",
    "\t    \"\"\"Converts the predictions into actual coordinates using\n",
    "\t    the anchor boxes. Processes the entire batch at once.\n",
    "\t    \"\"\"\n",
    "\t    boxes = torch.zeros_like(raw_boxes)\n",
    "\n",
    "\t    x_center = raw_boxes[..., 0] / 256 * anchors[:, 2] + anchors[:, 0]\n",
    "\t    y_center = raw_boxes[..., 1] / 256 * anchors[:, 3] + anchors[:, 1]\n",
    "\n",
    "\t    w = raw_boxes[..., 2] / 256 * anchors[:, 2] * 2.6\n",
    "\t    h = raw_boxes[..., 3] / 256 * anchors[:, 3] * 2.6\n",
    "\n",
    "\t    y_center = y_center - h / 5.2\n",
    "\n",
    "\t    boxes[..., 0] = x_center - w / 2.  # ymin\n",
    "\t    boxes[..., 1] = y_center - h / 2.  # xmin\n",
    "\t    boxes[..., 2] = x_center + w / 2.  # ymax\n",
    "\t    boxes[..., 3] = y_center + h / 2.  # xmax\n",
    "\n",
    "\t    for k in range(7):\n",
    "\t        offset = 4 + k*2\n",
    "\t        keypoint_x = raw_boxes[..., offset    ] / 256 * anchors[:, 2] + anchors[:, 0]\n",
    "\t        keypoint_y = raw_boxes[..., offset + 1] / 256 * anchors[:, 3] + anchors[:, 1]\n",
    "\t        boxes[..., offset    ] = keypoint_x\n",
    "\t        boxes[..., offset + 1] = keypoint_y\n",
    "\n",
    "\t    return boxes\n",
    "\n",
    "\tdef _weighted_non_max_suppression(self, detections):\n",
    "\t    \"\"\"The alternative NMS method as mentioned in the BlazeFace paper:\n",
    "\t    \"We replace the suppression algorithm with a blending strategy that\n",
    "\t    estimates the regression parameters of a bounding box as a weighted\n",
    "\t    mean between the overlapping predictions.\"\n",
    "\t    The original MediaPipe code assigns the score of the most confident\n",
    "\t    detection to the weighted detection, but we take the average score\n",
    "\t    of the overlapping detections.\n",
    "\t    The input detections should be a Tensor of shape (count, 17).\n",
    "\t    Returns a list of PyTorch tensors, one for each detected face.\n",
    "\t    \n",
    "\t    This is based on the source code from:\n",
    "\t    mediapipe/calculators/util/non_max_suppression_calculator.cc\n",
    "\t    mediapipe/calculators/util/non_max_suppression_calculator.proto\n",
    "\t    \"\"\"\n",
    "\t    if len(detections) == 0: return []\n",
    "\n",
    "\t    output_detections = []\n",
    "\n",
    "\t    # Sort the detections from highest to lowest score.\n",
    "\t    remaining = torch.argsort(detections[:, 18], descending=True)\n",
    "\n",
    "\t    while len(remaining) > 0:\n",
    "\t        detection = detections[remaining[0]]\n",
    "\n",
    "\t        # Compute the overlap between the first box and the other \n",
    "\t        # remaining boxes. (Note that the other_boxes also include\n",
    "\t        # the first_box.)\n",
    "\t        first_box = detection[:4]\n",
    "\t        other_boxes = detections[remaining, :4]\n",
    "\t        ious = overlap_similarity(first_box, other_boxes)\n",
    "\n",
    "\t        # If two detections don't overlap enough, they are considered\n",
    "\t        # to be from different faces.\n",
    "\t        mask = ious >= 0.3\n",
    "\t        overlapping = remaining[mask]\n",
    "\t        remaining = remaining[~mask]\n",
    "\n",
    "\t        # Take an average of the coordinates from the overlapping\n",
    "\t        # detections, weighted by their confidence scores.\n",
    "\t        weighted_detection = detection.clone()\n",
    "\t        if len(overlapping) > 1:\n",
    "\t            coordinates = detections[overlapping, :18]\n",
    "\t            scores = detections[overlapping, 18:19]\n",
    "\t            total_score = scores.sum()\n",
    "\t            weighted = (coordinates * scores).sum(dim=0) / total_score\n",
    "\t            weighted_detection[:18] = weighted\n",
    "\t            weighted_detection[18] = total_score / len(overlapping)\n",
    "\n",
    "\t        output_detections.append(weighted_detection)\n",
    "\n",
    "\t    return output_detections\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PalmDetector(\n",
       "  (backbone1): Sequential(\n",
       "    (0): ConstantPad2d(padding=(0, 1, 0, 1), value=0.0)\n",
       "    (1): Conv2d(3, 32, kernel_size=(3, 3), stride=(2, 2))\n",
       "    (2): ReLU(inplace=True)\n",
       "    (3): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (4): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (pad): Pad(padding=(0, 0, 2, 2), fill=0, padding_mode=symmetric)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(2, 2), groups=32)\n",
       "        (1): Conv2d(32, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (5): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (6): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (pad): Pad(padding=(0, 0, 2, 2), fill=0, padding_mode=symmetric)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(2, 2), groups=64)\n",
       "        (1): Conv2d(64, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (7): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (backbone2): Sequential(\n",
       "    (0): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (pad): Pad(padding=(0, 0, 2, 2), fill=0, padding_mode=symmetric)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(2, 2), groups=128)\n",
       "        (1): Conv2d(128, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (1): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (backbone3): Sequential(\n",
       "    (0): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (pad): Pad(padding=(0, 0, 2, 2), fill=0, padding_mode=symmetric)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(2, 2), groups=256)\n",
       "        (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (1): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (upscale8to16): Sequential(\n",
       "    (0): ConvTranspose2d(256, 256, kernel_size=(2, 2), stride=(2, 2))\n",
       "    (1): ReLU(inplace=True)\n",
       "  )\n",
       "  (scaled16add): ResModule(\n",
       "    (convs): Sequential(\n",
       "      (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "      (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "    )\n",
       "    (act): ReLU(inplace=True)\n",
       "  )\n",
       "  (upscale16to32): Sequential(\n",
       "    (0): ConvTranspose2d(256, 128, kernel_size=(2, 2), stride=(2, 2))\n",
       "    (1): ReLU(inplace=True)\n",
       "  )\n",
       "  (scaled32add): ResModule(\n",
       "    (convs): Sequential(\n",
       "      (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "      (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "    )\n",
       "    (act): ReLU(inplace=True)\n",
       "  )\n",
       "  (class_32): Conv2d(128, 2, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (class_16): Conv2d(256, 2, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (class_8): Conv2d(256, 6, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (reg_32): Conv2d(128, 36, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (reg_16): Conv2d(256, 36, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (reg_8): Conv2d(256, 108, kernel_size=(1, 1), stride=(1, 1))\n",
       ")"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model = PalmDetector()\n",
    "model.load_weights(\"../BlazePalm/ML/palmdetector.pth\")\n",
    "model.load_anchors('../BlazePalm/ML/anchors.npy')\n",
    "model.eval()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Inspection\n",
    "In order to determine if the model is supported by Vitis-AI, we start with the Vitis-AI Inspector."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Loading NNDCT kernels...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "No CUDA runtime is found, using CUDA_HOME='/usr/local/cuda'\n"
     ]
    }
   ],
   "source": [
    "from pytorch_nndct.apis import Inspector"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Inspector is on.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Start to inspect model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing PalmDetector...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_PalmDetector_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 218/218 [00:00<00:00, 1041.56it/s, OpInfo: name = return_0, type = Return]                             "
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_FLOAT_OP]: The quantizer recognize new op `nndct_index` as a float operator by default.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(quantize_result/PalmDetector.py)\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale8to16]/ConvTranspose2d[0]/ret.255, op type:nndct_conv_transpose_2d, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale8to16]/ReLU[1]/18945, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18924's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale16to32]/ConvTranspose2d[0]/ret.265, op type:nndct_conv_transpose_2d, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale16to32]/ReLU[1]/19013, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/18992's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/Conv2d[1]/ret.5, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ReLU[2]/16867, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/ret.273, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/ReLU[act]/19060, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[1]/ret.271's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.267's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ret.247, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/18880, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.245's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/18836's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ret.115, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ReLU[act]/17791, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.113's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ReLU[act]/17747's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ret.217, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/18660, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.215's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ReLU[act]/18616's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ret.235, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/18792, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.233's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/18748's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ret.185, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/18363, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.183's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/18319's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.109, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ReLU[act]/17747, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.107's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ret.47, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ReLU[act]/17175, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.45's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ReLU[act]/17131's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ret.197, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/18451, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.195's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/18407's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ret.35, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ReLU[act]/17087, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.33's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ReLU[act]/17043's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ret.133, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ReLU[act]/17923, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.131's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ReLU[act]/17879's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ret.229, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/18748, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.227's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/18704's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ret.167, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/18231, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.165's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ReLU[act]/18187's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ret.69, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ReLU[act]/17395, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.67's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ReLU[act]/17351's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ret.241, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/18836, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.239's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/18792's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.211, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ReLU[act]/18616, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.209's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/MaxPool2d[max_pool]/18571's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ret.75, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ReLU[act]/17439, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.73's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ReLU[act]/17395's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ret.139, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ReLU[act]/17967, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.137's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ReLU[act]/17923's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ret.17, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ReLU[act]/16955, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.15's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ReLU[act]/16911's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.161, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ReLU[act]/18187, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.159's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: Logging before InitGoogleLogging() is written to STDERR\n",
      "I20240105 09:03:09.011950  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.011976  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.011983  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.012048  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv_transpose_2d_nndct_relu_vo0NQbdsu5MYzayr, with op num: 9\n",
      "I20240105 09:03:09.012053  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.025827  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.025861  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.031064  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.031086  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.031090  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.031169  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv_transpose_2d_nndct_relu_qYZXOKoA2vgtfrwP, with op num: 9\n",
      "I20240105 09:03:09.031174  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.039726  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.039757  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.043897  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.043916  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.043920  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.043991  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_ZbT6eDGS79JouhgC, with op num: 9\n",
      "I20240105 09:03:09.043995  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.048750  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.048781  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.067083  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.067106  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.067111  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.067193  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_EtPZ5lA4gs0xuqhK, with op num: 7\n",
      "I20240105 09:03:09.067198  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.070226  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.070257  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.075367  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.075384  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.075388  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.075451  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_KjLVb3hCdn5ZRGoz, with op num: 7\n",
      "I20240105 09:03:09.075455  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.078373  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.078408  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.084028  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.084048  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.084051  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.084122  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_SCOnZtJVuRAli6dr, with op num: 7\n",
      "I20240105 09:03:09.084126  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.087103  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.087129  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.091306  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.091322  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.091325  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.091387  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_b9UClv0h6GeHBTwj, with op num: 7\n",
      "I20240105 09:03:09.091390  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.094261  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.094290  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.100699  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.100721  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.100726  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.100797  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_ruqhfFTP5gaHXNQi, with op num: 7\n",
      "I20240105 09:03:09.100800  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.103853  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.103883  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.108163  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.108179  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.108183  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.108244  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_mf2DSOn0RNg6J7pX, with op num: 7\n",
      "I20240105 09:03:09.108248  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.111111  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.111137  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.115550  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.115571  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.115576  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.115648  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_SiqYTZ1aL6MgdINw, with op num: 7\n",
      "I20240105 09:03:09.115653  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.118781  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.118814  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.124542  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.124562  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.124567  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.124634  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_IrZfbPVCLOdjQh63, with op num: 7\n",
      "I20240105 09:03:09.124637  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.127604  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.127635  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.133837  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.133857  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.133862  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.133932  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_oztXIk12xrWA0JBl, with op num: 7\n",
      "I20240105 09:03:09.133937  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.136932  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.136961  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.141427  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.141445  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.141449  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.141512  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_OVErm0JcHaxvQ5yk, with op num: 7\n",
      "I20240105 09:03:09.141516  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.145365  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.145414  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.150498  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.150517  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.150521  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.150584  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_ZpqDCRNzWw1Qnhc9, with op num: 7\n",
      "I20240105 09:03:09.150588  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.153470  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.153496  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.157603  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.157619  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.157624  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.157682  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_9jmJXDInBAf72ia5, with op num: 7\n",
      "I20240105 09:03:09.157686  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.160552  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.160578  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.167342  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.167368  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.167373  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.167456  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_ni9TRfmwAtXIk7Z6, with op num: 7\n",
      "I20240105 09:03:09.167461  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.171540  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.171571  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.176281  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.176301  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.176306  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.176384  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_B3oSkDrJUtN2vVwI, with op num: 7\n",
      "I20240105 09:03:09.176390  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.180991  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.181035  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.186282  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.186304  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.186309  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.186388  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_rOIHMQDWS6wFjodu, with op num: 7\n",
      "I20240105 09:03:09.186394  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.190433  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.190461  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.194729  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.194747  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.194751  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.194818  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_BvydhTqseYRfWUcj, with op num: 7\n",
      "I20240105 09:03:09.194821  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.199963  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.200011  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.204869  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.204887  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.204891  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.204955  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_E3CqBeGvW9aOybRm, with op num: 7\n",
      "I20240105 09:03:09.204959  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.207870  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.207896  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.212038  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.212059  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.212064  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.212136  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_u36SMlFUnWXQdhIY, with op num: 7\n",
      "I20240105 09:03:09.212141  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.215130  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.215181  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.220018  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.220037  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.220041  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.220108  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Uw3uW5TYP7Vc14Ej, with op num: 7\n",
      "I20240105 09:03:09.220111  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.222947  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.222973  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.226789  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ret.23, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ReLU[act]/16999, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.21's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ReLU[act]/16955's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ret.191, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/18407, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.189's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/18363's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ret.41, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ReLU[act]/17131, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.39's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ReLU[act]/17087's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ret.99, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ReLU[act]/17615, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.97's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ReLU[act]/17571's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ret.87, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ReLU[act]/17527, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.85's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ReLU[act]/17483's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ret.81, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ReLU[act]/17483, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.79's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ReLU[act]/17439's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ret.179, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/18319, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.177's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/18275's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ret.253, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18924, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.251's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/18880's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ret.63, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ReLU[act]/17351, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.61's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ReLU[act]/17307's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ret.29, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ReLU[act]/17043, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.27's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ReLU[act]/16999's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ret.151, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/18055, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.149's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ReLU[act]/18011's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ret.145, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ReLU[act]/18011, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.143's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ReLU[act]/17967's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.57, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ReLU[act]/17307, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.55's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ret.203, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18495, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.201's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/18451's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ret.93, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ReLU[act]/17571, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.91's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ReLU[act]/17527's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ret.121, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ReLU[act]/17835, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.119's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ReLU[act]/17791's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ret.173, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/18275, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.171's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/18231's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ret.11, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ReLU[act]/16911, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.9's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ReLU[2]/16867's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/ret.263, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/18992, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[1]/ret.261's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.257's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ret.223, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/18704, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.221's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/18660's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ret.127, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ReLU[act]/17879, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.125's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ReLU[act]/17835's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51, op type:nndct_pad_nd, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/MaxPool2d[max_pool]/17251's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155, op type:nndct_pad_nd, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/MaxPool2d[max_pool]/18131's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103, op type:nndct_pad_nd, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/MaxPool2d[max_pool]/17691's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3, op type:nndct_pad_nd, output shape: [100, 257, 257, 3]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240105 09:03:09.226804  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.226809  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.226866  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_O58Xn6W0kAGQlS1x, with op num: 7\n",
      "I20240105 09:03:09.226871  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.230829  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.230886  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.236680  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.236701  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.236704  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.236768  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_UcXt2nwEdrzpACGJ, with op num: 7\n",
      "I20240105 09:03:09.236773  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.239642  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.239667  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.243506  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.243520  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.243523  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.243577  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_PKOVEtgCuyi3nXxD, with op num: 7\n",
      "I20240105 09:03:09.243580  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.246512  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.246563  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.252864  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.252888  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.252893  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.252974  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_ITqxvijbGYm7gh5S, with op num: 7\n",
      "I20240105 09:03:09.252979  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.256083  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.256110  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.260846  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.260862  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.260866  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.260936  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_OSiL10EZhUczJPey, with op num: 7\n",
      "I20240105 09:03:09.260941  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.263953  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.263988  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.269729  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.269747  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.269752  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.269819  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_wmpK3JoxUnNV7LZW, with op num: 7\n",
      "I20240105 09:03:09.269822  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.272673  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.272698  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.277248  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.277266  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.277268  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.277328  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_oKUTQ5iLDWw9CqV0, with op num: 7\n",
      "I20240105 09:03:09.277331  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.280197  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.280223  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.284466  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.284484  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.284488  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.284551  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_dyZmphko61FCqzlH, with op num: 7\n",
      "I20240105 09:03:09.284555  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.287546  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.287571  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.291484  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.291497  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.291501  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.291559  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_MA9BdFpfineyCbPQ, with op num: 7\n",
      "I20240105 09:03:09.291563  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.294421  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.294451  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.300364  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.300387  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.300392  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.300462  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_WrkDwtzfpTne2ECF, with op num: 7\n",
      "I20240105 09:03:09.300467  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.303644  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.303683  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.308794  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.308812  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.308817  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.308884  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_QDAmEw6J4tKxBnkR, with op num: 7\n",
      "I20240105 09:03:09.308888  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.311730  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.311756  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.317770  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.317795  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.317799  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.317880  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Aa6cuXofEjv5JpH2, with op num: 7\n",
      "I20240105 09:03:09.317886  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.322387  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.322429  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.328002  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.328022  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.328027  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.328092  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_hg4TXCEIDbZYGyp0, with op num: 7\n",
      "I20240105 09:03:09.328096  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.331058  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.331096  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.337023  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.337042  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.337047  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.337116  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_fNWpbglTFuSnyKIj, with op num: 7\n",
      "I20240105 09:03:09.337121  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.340040  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.340067  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.344779  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.344795  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.344799  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.344858  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_FH1XozRrcG2x65th, with op num: 7\n",
      "I20240105 09:03:09.344862  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.348026  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.348075  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.353952  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.353973  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.353977  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.354043  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_J8p9UEoQGhH4DiqR, with op num: 7\n",
      "I20240105 09:03:09.354045  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.356990  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.357029  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.361294  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.361315  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.361320  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.361388  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_aZUubJVcryQgvB2k, with op num: 7\n",
      "I20240105 09:03:09.361392  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.364333  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.364363  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.370373  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.370398  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.370404  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.370483  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_KyVRSEDkOCI3LgfJ, with op num: 7\n",
      "I20240105 09:03:09.370488  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.375216  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.375258  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.380040  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.380059  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.380064  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.380122  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_mKbh6eq5zWuJCvRt, with op num: 7\n",
      "I20240105 09:03:09.380126  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.384125  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.384173  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.389712  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.389734  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.389737  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.389802  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_9LkONzrXSCGhWAdK, with op num: 7\n",
      "I20240105 09:03:09.389806  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.392684  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.392710  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.397749  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.397776  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.397781  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.397877  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_QKh5GY3JdODgEnWu, with op num: 7\n",
      "I20240105 09:03:09.397883  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.402472  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.402518  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.407204  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.407222  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.407227  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.407290  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_7B5w9MLPJVkTRgD8, with op num: 7\n",
      "I20240105 09:03:09.407294  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.410157  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:09.410183  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.418262  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.418282  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.418287  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.418357  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_AqFU9LtbkaN5JOlj, with op num: 4\n",
      "I20240105 09:03:09.418361  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.420521  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240105 09:03:09.420599  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.420617  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.424196  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.424211  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.424216  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.424275  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_UerL6AZxhbm49Bki, with op num: 4\n",
      "I20240105 09:03:09.424279  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.426223  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240105 09:03:09.426278  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.426295  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.429710  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.429733  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.429737  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.429802  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_Q7cR2UT5y068VMAN, with op num: 4\n",
      "I20240105 09:03:09.429806  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.431838  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240105 09:03:09.431903  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.431921  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::input_0's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.303, op type:nndct_reshape, output shape: [100, 512, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.285, op type:nndct_reshape, output shape: [100, 512, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/17666_sink_transpose_1, op type:nndct_permute, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/17666's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.279, op type:nndct_reshape, output shape: [100, 384, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/ret.153_swim_transpose_2, op type:nndct_permute, output shape: [100, 34, 34, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/ret.153's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.309, op type:nndct_reshape, output shape: [100, 2048, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/ret.205_swim_transpose_3, op type:nndct_permute, output shape: [100, 18, 18, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/ret.205's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.297, op type:nndct_reshape, output shape: [100, 384, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/ret.49_swim_transpose_0, op type:nndct_permute, output shape: [100, 130, 130, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/ret.49's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/17226_sink_transpose_0, op type:nndct_permute, output shape: [100, 32, 128, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/17226's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/ret.101_swim_transpose_1, op type:nndct_permute, output shape: [100, 66, 66, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/ret.101's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.291, op type:nndct_reshape, output shape: [100, 2048, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/18106_sink_transpose_2, op type:nndct_permute, output shape: [100, 128, 32, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/18106's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/18546_sink_transpose_3, op type:nndct_permute, output shape: [100, 256, 16, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/18546's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/MaxPool2d[max_pool]/17691, op type:nndct_maxpool, output shape: [100, 32, 32, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ReLU[act]/17615's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/MaxPool2d[max_pool]/18131, op type:nndct_maxpool, output shape: [100, 16, 16, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/18055's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/MaxPool2d[max_pool]/17251, op type:nndct_maxpool, output shape: [100, 64, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ReLU[act]/17175's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/MaxPool2d[max_pool]/18571, op type:nndct_maxpool, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18495's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:PalmDetector::PalmDetector/ret.311, op type:nndct_concat, output shape: [100, 2944, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:PalmDetector::PalmDetector/ret, op type:nndct_concat, output shape: [100, 2944, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.195, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.193's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.201, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.199's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.73, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.71's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.251, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.249's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.209, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.207's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240105 09:03:09.436836  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.436857  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.436861  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.436930  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_AQ72Frv8ytn9DqIh, with op num: 4\n",
      "I20240105 09:03:09.436934  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.438932  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ConstantPad2d_0__ret_3, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240105 09:03:09.438992  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.439009  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.446224  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.446239  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.446244  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.446306  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_MR6ZLHvAVgoberPU, with op num: 8\n",
      "I20240105 09:03:09.446310  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.448433  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.448457  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.451128  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.451146  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.451149  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.451228  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_wh9BRzt1pjrT3eyi, with op num: 8\n",
      "I20240105 09:03:09.451233  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.453246  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.453272  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.456480  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.456494  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.456498  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.456557  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_8GbqJltnsoDeRULS, with op num: 4\n",
      "I20240105 09:03:09.456561  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.458626  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.458694  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.458711  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.461241  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.461254  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.461257  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.461316  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_l6rLk7bYnEKBjFC3, with op num: 8\n",
      "I20240105 09:03:09.461320  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.463308  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.463335  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.466606  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.466627  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.466630  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.466707  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_8dBslINCbTJrqLEh, with op num: 4\n",
      "I20240105 09:03:09.466712  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.468894  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.468964  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.468982  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.472544  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.472566  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.472569  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.472635  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Tzec9hk0J257a3d1, with op num: 8\n",
      "I20240105 09:03:09.472638  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.474617  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.474642  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.477561  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.477574  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.477578  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.477625  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_atYW56pLcSbkU8Ff, with op num: 4\n",
      "I20240105 09:03:09.477628  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.479615  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.479678  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.479694  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.482091  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.482106  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.482110  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.482164  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_t8glGRs4Lf2zBYkM, with op num: 8\n",
      "I20240105 09:03:09.482167  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.484120  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.484146  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.487207  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.487222  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.487226  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.487285  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_le5Wq7a8RcFIBbVX, with op num: 4\n",
      "I20240105 09:03:09.487289  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.489343  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.489410  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.489426  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.492449  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.492465  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.492468  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.492523  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_C5wNiMK2XmyLxaFo, with op num: 4\n",
      "I20240105 09:03:09.492527  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.494577  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.494643  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.494659  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.498957  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.498983  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.498988  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.499071  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_st2WXPy7padKxDVr, with op num: 4\n",
      "I20240105 09:03:09.499078  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.502135  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.502252  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.502278  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.505957  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.505978  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.505983  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.506060  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Xl75Wt9hIYuiQwUv, with op num: 8\n",
      "I20240105 09:03:09.506067  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.508657  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.508685  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.512240  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.512254  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.512259  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.512317  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_AoVv3F4jerGg8lPE, with op num: 4\n",
      "I20240105 09:03:09.512321  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.514346  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.514412  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.514428  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.517783  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.517803  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.517807  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.517874  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_tXCYVQ2dTElaNwIi, with op num: 4\n",
      "I20240105 09:03:09.517879  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.520067  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "I20240105 09:03:09.520141  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240105 09:03:09.520159  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.532711  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.532734  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.532739  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.532819  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_z2VJ51MFBqwPCAKN, with op num: 4\n",
      "I20240105 09:03:09.532824  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.535954  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.535991  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.540297  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.540316  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.540319  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.540391  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_nOMSTqGvPxuJj5iE, with op num: 4\n",
      "I20240105 09:03:09.540396  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.543063  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.543089  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.546249  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.546264  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.546267  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.546327  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_ils3Z072Lm9cbEv1, with op num: 4\n",
      "I20240105 09:03:09.546331  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.548988  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.549014  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.552737  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.552758  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.552762  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.552829  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_5hESxd48LAzlon1w, with op num: 4\n",
      "I20240105 09:03:09.552834  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.555532  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.555562  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.574868  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.574890  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.574894  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.574962  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_y8odRKSBHw15kAxs, with op num: 8\n",
      "I20240105 09:03:09.574965  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.577980  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_ret_311, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20240105 09:03:09.578061  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 0\n",
      "I20240105 09:03:09.578080  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.582186  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.582208  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.582212  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.582279  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_a8QVxZXuN95JyoqK, with op num: 8\n",
      "I20240105 09:03:09.582283  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240105 09:03:09.585367  1532 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_ret, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20240105 09:03:09.585453  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 0\n",
      "I20240105 09:03:09.585472  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.594743  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.594763  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.594766  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.594831  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_XAQ2YHg8ESNDZkI3, with op num: 8\n",
      "I20240105 09:03:09.594835  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.601038  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.601069  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.607317  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.607342  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.607347  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.607429  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_5tsmnCXrlwTSGZNV, with op num: 8\n",
      "I20240105 09:03:09.607434  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.615689  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.615720  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.619719  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.619741  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.619746  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.619818  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_0dyrISHzpQA45WVD, with op num: 8\n",
      "I20240105 09:03:09.619823  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.624636  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.624667  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.628621  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.628639  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.628643  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.628707  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_3q6hLBA1xoEPFXfc, with op num: 8\n",
      "I20240105 09:03:09.628711  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.634967  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.634999  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.33, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.31's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[class_32]/ret.287, op type:nndct_conv2d, output shape: [100, 32, 32, 2]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/ReLU[act]/19060's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.9, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.7's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.15, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.13's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[1]/ret.271, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[0]/ret.269's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.21, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.19's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.119, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.117's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.143, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.141's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[reg_32]/ret.305, op type:nndct_conv2d, output shape: [100, 32, 32, 36]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/ReLU[act]/19060's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.233, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.231's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.221, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.219's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.227, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.225's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.177, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.175's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.171, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.169's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.131, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.129's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[1]/ret.261, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[0]/ret.259's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.159, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.157's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.149, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.147's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[reg_16]/ret.299, op type:nndct_conv2d, output shape: [100, 16, 16, 36]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/18992's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.125, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.123's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.55, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.53's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240105 09:03:09.640933  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.640954  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.640959  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.641024  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_KgqY7GEOSe3b9ZCs, with op num: 8\n",
      "I20240105 09:03:09.641028  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.647094  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.647121  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.651388  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.651407  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.651409  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.651470  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_q1p8m4IiQzEtFRM5, with op num: 8\n",
      "I20240105 09:03:09.651474  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.655484  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.655516  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.659636  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.659653  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.659657  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.659722  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_QynJ7cVF8t06EUMq, with op num: 8\n",
      "I20240105 09:03:09.659725  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.663504  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.663533  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.667695  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.667716  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.667721  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.667783  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_qJ7RcVKmGtDWMlB5, with op num: 8\n",
      "I20240105 09:03:09.667788  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.671576  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.671605  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.676000  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.676019  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.676023  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.676086  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_E2x7QWHRm9X0cD58, with op num: 8\n",
      "I20240105 09:03:09.676090  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.679818  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.679843  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.683645  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.683658  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.683663  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.683728  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tu0fYWZejgUAaXcV, with op num: 8\n",
      "I20240105 09:03:09.683733  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.688412  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.688436  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.692143  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.692160  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.692163  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.692220  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_r3YEsmyJMncgiujD, with op num: 8\n",
      "I20240105 09:03:09.692224  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.695899  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.695926  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.701406  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.701424  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.701428  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.701495  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_BXe8fNLRAFJK3S59, with op num: 8\n",
      "I20240105 09:03:09.701499  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.705881  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.705914  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.710963  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.710983  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.710986  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.711050  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zEjBVkoy6N1pbhR2, with op num: 8\n",
      "I20240105 09:03:09.711055  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.715355  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.715381  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.719100  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.719116  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.719120  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.719188  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Ana860xIYv7djqU1, with op num: 8\n",
      "I20240105 09:03:09.719193  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.724324  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.724357  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.729235  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.729264  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.729269  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.729357  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_K3wbOgqsy241np0X, with op num: 8\n",
      "I20240105 09:03:09.729363  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.735641  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.735671  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.741919  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.741945  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.741950  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.742038  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2aBpU3xbg6vO4eHJ, with op num: 8\n",
      "I20240105 09:03:09.742043  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.748636  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.748663  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.752492  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.752509  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.752513  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.752573  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_GRSK4rZyLU5QDs81, with op num: 8\n",
      "I20240105 09:03:09.752576  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.758921  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.758961  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.763334  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.763355  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.763360  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.763434  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_us8pntHbxcqQvhiz, with op num: 8\n",
      "I20240105 09:03:09.763438  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.769593  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.769621  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.774138  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.774160  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.774164  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.774231  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_KiTU3HkgtslFCvu5, with op num: 8\n",
      "I20240105 09:03:09.774235  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.781229  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.781258  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.785048  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.785066  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.785071  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.785140  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_R6qkYvGeswxBKn93, with op num: 8\n",
      "I20240105 09:03:09.785143  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.789428  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.789460  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.794132  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.794154  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.794157  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.794222  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2Cwu6grvOkUymtZc, with op num: 8\n",
      "I20240105 09:03:09.794226  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.801198  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.801230  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.805845  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.805876  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.805881  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.805975  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_cxpbIuw3GXVrs5zF, with op num: 8\n",
      "I20240105 09:03:09.805981  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.813714  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.813745  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.817610  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.817626  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.817629  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.817692  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2Ex7pSwDIeBVhbnQ, with op num: 8\n",
      "I20240105 09:03:09.817694  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.821969  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.821995  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.826417  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.826438  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.826442  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.826512  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zRwbg8mrUZelhJTW, with op num: 8\n",
      "I20240105 09:03:09.826516  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.830807  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.830838  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.835011  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.835029  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.835033  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.835098  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_taTKjOgBZxhGErUo, with op num: 8\n",
      "I20240105 09:03:09.835101  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.839390  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.839416  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.844728  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.165, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.163's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.85, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.83's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.27, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.25's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.61, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.59's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.245, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.243's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.67, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.65's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[class_16]/ret.281, op type:nndct_conv2d, output shape: [100, 16, 16, 2]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/18992's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.113, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.111's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[reg_8]/ret.293, op type:nndct_conv2d, output shape: [100, 8, 8, 108]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18924's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.45, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.43's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.215, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.213's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.239, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.237's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.183, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.181's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.97, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.95's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.79, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.77's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.39, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.37's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[class_8]/ret.275, op type:nndct_conv2d, output shape: [100, 8, 8, 6]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18924's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.91, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.89's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.107, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.105's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.189, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.187's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.137, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.135's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240105 09:03:09.844753  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.844758  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.844841  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_1JprxsRaKXM5SoCE, with op num: 8\n",
      "I20240105 09:03:09.844847  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.849435  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.849463  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.854197  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.854214  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.854218  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.854279  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_xtwyoaAsO6JEK7md, with op num: 8\n",
      "I20240105 09:03:09.854281  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.864287  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.864333  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.869313  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.869333  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.869338  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.869401  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_s2g3hruZiXftv5Q4, with op num: 8\n",
      "I20240105 09:03:09.869405  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.874027  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.874073  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.879449  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.879470  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.879473  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.879540  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Gdji8TYR3vM5anpQ, with op num: 8\n",
      "I20240105 09:03:09.879544  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.883234  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.883260  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.887445  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.887461  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.887465  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.887522  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_oWde632DvIZgG1ka, with op num: 8\n",
      "I20240105 09:03:09.887526  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.891378  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.891409  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.896782  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.896806  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.896811  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.896884  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_z5chUXLv4xk8Oq0j, with op num: 8\n",
      "I20240105 09:03:09.896888  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.903035  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.903065  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.907251  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.907274  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.907279  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.907357  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zyqwf91vUra7kO8B, with op num: 8\n",
      "I20240105 09:03:09.907361  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.911296  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.911329  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.916110  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.916127  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.916131  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.916193  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Jspa168z4Eyrm5xN, with op num: 8\n",
      "I20240105 09:03:09.916196  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.919895  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.919921  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.924304  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.924333  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.924338  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.924429  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tx6QgFHhm2Jj8feo, with op num: 8\n",
      "I20240105 09:03:09.924434  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.931077  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.931109  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.935362  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.935382  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.935386  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.935452  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_BRh6tLjoP1EyQF4r, with op num: 8\n",
      "I20240105 09:03:09.935456  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.940043  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.940069  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.945174  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.945199  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.945204  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.945276  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_TNsL3PYfdZBMp69F, with op num: 8\n",
      "I20240105 09:03:09.945281  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.949188  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.949214  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.953677  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.953694  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.953699  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.953760  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_AJ81PjcINQU3xv2d, with op num: 8\n",
      "I20240105 09:03:09.953764  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.960026  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.960057  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.965283  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.965304  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.965309  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.965378  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7uLXq9I5ZjK6PGHC, with op num: 8\n",
      "I20240105 09:03:09.965382  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.971531  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.971560  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.975528  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.975551  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.975555  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.975630  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_uHTOFrP3azgLclGW, with op num: 8\n",
      "I20240105 09:03:09.975634  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.981945  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.981976  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.985853  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.985872  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.985875  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.985936  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_eOWI4A0MRvyNCiag, with op num: 8\n",
      "I20240105 09:03:09.985940  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.989676  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.989701  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:09.993631  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:09.993651  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:09.993656  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:09.993726  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7VW6OhKAmdSBsxTl, with op num: 8\n",
      "I20240105 09:03:09.993731  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:09.997768  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:09.997798  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.002209  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.002231  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.002235  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.002302  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_AKqwGxU7bSLE4DR3, with op num: 8\n",
      "I20240105 09:03:10.002306  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.006078  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.006104  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.011049  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.011072  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.011076  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.011145  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_24XaFQEV3rGTdZyz, with op num: 8\n",
      "I20240105 09:03:10.011149  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.014883  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.014911  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.019567  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.019585  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.019589  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.019652  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_72vM5FJimYTjSBdt, with op num: 8\n",
      "I20240105 09:03:10.019655  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.023468  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.023494  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.028609  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.028636  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.028641  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.028725  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_DdzA5rWu2Htx8aSJ, with op num: 8\n",
      "I20240105 09:03:10.028730  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.034870  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.034901  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.038946  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.038965  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.038969  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.039034  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_cSOoKjawYfzuN6xq, with op num: 8\n",
      "I20240105 09:03:10.039038  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.045260  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.045295  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.049796  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.243, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/18836's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[0]/ret.259, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.257's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[0]/ret.269, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.267's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.207, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/ret.205_swim_transpose_3's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.111, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ReLU[act]/17747's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.123, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ReLU[act]/17835's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.13, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ReLU[act]/16911's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.157, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/ret.153_swim_transpose_2's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.175, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/18275's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.77, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ReLU[act]/17439's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.199, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/18451's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.141, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ReLU[act]/17967's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.71, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ReLU[act]/17395's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.129, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ReLU[act]/17879's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.225, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/18704's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.89, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ReLU[act]/17527's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.59, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ReLU[act]/17307's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.169, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/18231's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.231, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/18748's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.43, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ReLU[act]/17131's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.147, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ReLU[act]/18011's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.65, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ReLU[act]/17351's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.181, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/18319's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.135, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240105 09:03:10.049814  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.049819  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.049882  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Mkdexmo03Q7BU2bK, with op num: 8\n",
      "I20240105 09:03:10.049886  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.054078  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.054102  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.065196  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.065223  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.065228  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.065313  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_3EzeCAKXOo4N0SDs, with op num: 8\n",
      "I20240105 09:03:10.065320  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.070410  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.070443  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.074607  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.074626  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.074630  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.074690  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_xJ70akQgAZUX6f9W, with op num: 8\n",
      "I20240105 09:03:10.074693  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.081060  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.081105  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.085880  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.085901  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.085904  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.085970  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_ph7cH4TBedY3AC0y, with op num: 8\n",
      "I20240105 09:03:10.085974  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.090065  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.090093  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.094466  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.094489  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.094493  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.094566  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_0WOSNF3rkTjcxDLm, with op num: 8\n",
      "I20240105 09:03:10.094570  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.099417  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.099452  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.103894  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.103915  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.103919  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.103984  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_4zkgqRTuS2pIt5vx, with op num: 8\n",
      "I20240105 09:03:10.103987  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.108196  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.108223  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.113114  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.113135  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.113140  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.113210  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_kqGAuL7M43aRrhwm, with op num: 8\n",
      "I20240105 09:03:10.113214  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.117461  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.117489  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.122058  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.122076  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.122081  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.122141  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_EM2tmoQeyUb1hRcr, with op num: 8\n",
      "I20240105 09:03:10.122145  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.126163  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.126189  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.130844  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.130867  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.130872  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.130949  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_quGTs8NrlXFDIbBU, with op num: 8\n",
      "I20240105 09:03:10.130954  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.136061  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.136097  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.140115  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.140132  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.140136  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.140199  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_y9FPO5BNDqHb1W4w, with op num: 8\n",
      "I20240105 09:03:10.140203  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.144457  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.144487  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.148301  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.148319  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.148321  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.148386  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_m0MlAwsjL28KgdRp, with op num: 8\n",
      "I20240105 09:03:10.148391  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.152514  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.152541  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.156157  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.156172  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.156174  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.156231  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_euMC4YLriH35fkmD, with op num: 8\n",
      "I20240105 09:03:10.156234  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.160372  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.160398  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.165737  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.165766  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.165772  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.165853  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_H3KbiCfuRTv2XnDm, with op num: 8\n",
      "I20240105 09:03:10.165859  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.171051  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.171083  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.174875  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.174893  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.174897  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.174958  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_QDzrksu4ZwlVNCg0, with op num: 8\n",
      "I20240105 09:03:10.174962  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.179097  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.179124  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.182758  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.182775  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.182778  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.182843  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_VhglJ2KevUaOjNSP, with op num: 8\n",
      "I20240105 09:03:10.182847  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.186990  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.187016  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.191126  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.191141  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.191145  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.191215  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_magco9zx7F56XyqB, with op num: 8\n",
      "I20240105 09:03:10.191218  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.195591  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.195628  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.199887  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.199910  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.199914  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.199985  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_Bp8v6Q239NcqOMHI, with op num: 8\n",
      "I20240105 09:03:10.199990  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.204833  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.204861  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.208792  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.208809  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.208813  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.208874  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_jq84NOavmY0hdUk2, with op num: 8\n",
      "I20240105 09:03:10.208878  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.212998  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.213025  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.216588  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.216603  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.216606  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.216663  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_CgM9Ok4bhvtZIjBJ, with op num: 8\n",
      "I20240105 09:03:10.216667  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.221544  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.221572  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.225368  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.225384  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.225389  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.225450  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_pDVdhLxvsNfcwEXI, with op num: 8\n",
      "I20240105 09:03:10.225452  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.229759  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.229789  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.234856  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.234879  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.234882  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.234946  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_IMtxS7gH3f108v5i, with op num: 8\n",
      "I20240105 09:03:10.234951  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.239055  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.239082  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.243145  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.243170  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.243176  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.243237  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_YaIxDHGrkRVldjME, with op num: 8\n",
      "I20240105 09:03:10.243242  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.247416  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.247444  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.251927  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.251945  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.251948  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.252010  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_0NXbflShzrYvCI6J, with op num: 8\n",
      "I20240105 09:03:10.252014  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.256194  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.256220  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.259668  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ReLU[act]/17923's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.163, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ReLU[act]/18187's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.237, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/18792's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.37, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ReLU[act]/17087's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.219, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/18660's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.249, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/18880's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.19, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ReLU[act]/16955's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.187, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/18363's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.105, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/ret.101_swim_transpose_1's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.7, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ReLU[2]/16867's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.95, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ReLU[act]/17571's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.193, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/18407's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.117, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ReLU[act]/17791's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.213, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ReLU[act]/18616's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.31, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ReLU[act]/17043's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.25, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ReLU[act]/16999's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.53, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/ret.49_swim_transpose_0's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.83, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ReLU[act]/17483's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:PalmDetector::PalmDetector/ret.267, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[upscale16to32]/ReLU[1]/19013's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/18055's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:PalmDetector::PalmDetector/ret.257, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[upscale8to16]/ReLU[1]/18945's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/18495's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The operators assigned to the CPU are as follows(see more details in 'quantize_result/inspect_DPUCZDX8G_ISA1_B4096.txt'):\u001b[0m\n",
      "node name                                                                                        op Type              hardware constraints\n",
      "-----------------------------------------------------------------------------------------------  -------------------  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "PalmDetector::19705                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19706                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19710                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19711                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19715                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19716                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19720                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::19721                                                                              nndct_const          All the children nodes are assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3                          nndct_pad_nd         xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ConstantPad2d_0__ret_3, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/17226                     nndct_strided_slice  nndct_strided_slice can't be assigned to DPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/17226_sink_transpose_0    nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/ret.49                    nndct_index          nndct_index can't be converted to XIR.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Pad[pad]/ret.49_swim_transpose_0   nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51                             nndct_pad_nd         xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/17666                     nndct_strided_slice  nndct_strided_slice can't be assigned to DPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/17666_sink_transpose_1    nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/ret.101                   nndct_index          nndct_index can't be converted to XIR.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Pad[pad]/ret.101_swim_transpose_1  nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103                            nndct_pad_nd         xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/18106                     nndct_strided_slice  nndct_strided_slice can't be assigned to DPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/18106_sink_transpose_2    nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/ret.153                   nndct_index          nndct_index can't be converted to XIR.\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Pad[pad]/ret.153_swim_transpose_2  nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155                            nndct_pad_nd         xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/18546                     nndct_strided_slice  nndct_strided_slice can't be assigned to DPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/18546_sink_transpose_3    nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/ret.205                   nndct_index          nndct_index can't be converted to XIR.\n",
      "PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Pad[pad]/ret.205_swim_transpose_3  nndct_permute        xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "PalmDetector::PalmDetector/ret.311                                                               nndct_concat         xir::Op{name = PalmDetector__PalmDetector_ret_311, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "PalmDetector::PalmDetector/ret                                                                   nndct_concat         xir::Op{name = PalmDetector__PalmDetector_ret, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240105 09:03:10.259683  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.259686  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.259743  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_STZauU1QOnWbXtLi, with op num: 8\n",
      "I20240105 09:03:10.259747  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.264166  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.264201  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.269677  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.269698  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.269702  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.269768  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_GuLj7Wq0RUQ9tVza, with op num: 8\n",
      "I20240105 09:03:10.269773  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.273916  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.273941  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.277702  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.277717  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.277721  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.277777  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_A4W5TPpUeLDtVunb, with op num: 8\n",
      "I20240105 09:03:10.277781  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.281920  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.281946  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.285550  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.285565  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.285569  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.285627  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_VvmaHFXwAOtdS3Wb, with op num: 8\n",
      "I20240105 09:03:10.285630  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.289803  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.289830  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.293953  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.293972  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.293975  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.294036  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_kUxFGvauW5jifzmM, with op num: 8\n",
      "I20240105 09:03:10.294040  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.298177  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.298206  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.302948  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.302973  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.302979  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.303058  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_I2PWw8Km4vEg7jCu, with op num: 8\n",
      "I20240105 09:03:10.303064  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.307397  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.307428  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.311472  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.311491  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.311494  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.311556  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_AYPRzaws8pMgfu0n, with op num: 8\n",
      "I20240105 09:03:10.311560  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.315850  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.315878  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.320688  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.320708  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.320711  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.320772  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_MGoVuq2nJ4BbsIjz, with op num: 8\n",
      "I20240105 09:03:10.320776  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.324918  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.324944  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.329078  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.329093  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.329097  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.329171  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_yA50q1MmQXiBOv2o, with op num: 8\n",
      "I20240105 09:03:10.329175  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.335397  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.335443  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.339835  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.339854  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.339859  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.339921  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_E0S7H9v6tL2MJBGC, with op num: 8\n",
      "I20240105 09:03:10.339926  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.344020  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.344046  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.348106  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.348126  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.348131  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.348201  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_x1T4a9J0Yu7gr2F3, with op num: 8\n",
      "I20240105 09:03:10.348205  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.352936  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.352967  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.357545  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.357568  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.357573  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.357647  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_7yjk6KcPbFlqXed5, with op num: 8\n",
      "I20240105 09:03:10.357653  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.361752  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.361778  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.366657  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.366681  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.366685  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.366755  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_EpyhWVGaSXDc7ABb, with op num: 8\n",
      "I20240105 09:03:10.366758  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.371078  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.371109  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.375284  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.375301  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.375306  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.375367  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_FknJpCfe4ysxLcdv, with op num: 8\n",
      "I20240105 09:03:10.375370  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.379477  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.379503  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.383237  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.383253  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.383257  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.383317  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_PVgAQUXEdfsLb4Sx, with op num: 8\n",
      "I20240105 09:03:10.383320  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.387508  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.387534  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.391307  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.391323  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.391327  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.391386  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_SVgwBbqdZ1fJhOiI, with op num: 8\n",
      "I20240105 09:03:10.391389  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.395443  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.395475  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.400280  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.400300  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.400305  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.400370  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_0rzmC1Uh3B9Fpjgf, with op num: 8\n",
      "I20240105 09:03:10.400373  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.405165  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.405197  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.409099  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.409117  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.409121  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.409183  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_NE3kIaMyHsjl71wU, with op num: 8\n",
      "I20240105 09:03:10.409186  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.413277  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.413303  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.417491  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.417510  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.417513  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.417582  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_6gA3fk1dmzGPpvur, with op num: 8\n",
      "I20240105 09:03:10.417587  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.422935  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240105 09:03:10.422969  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.437040  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.437062  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.437064  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.437131  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_eM3dQTAgkRsGamhz, with op num: 6\n",
      "I20240105 09:03:10.437134  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.439800  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:10.439826  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240105 09:03:10.444252  1532 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240105 09:03:10.444267  1532 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240105 09:03:10.444270  1532 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240105 09:03:10.444330  1532 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_sQxqJKBhnZVcRyEt, with op num: 6\n",
      "I20240105 09:03:10.444334  1532 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240105 09:03:10.446866  1532 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240105 09:03:10.446892  1532 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Finish inspecting.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "inspector = Inspector(\"DPUCZDX8G_ISA1_B4096\")\n",
    "batchsize = 100\n",
    "rand_in = torch.randn([batchsize, 3,256,256])\n",
    "inspector.inspect(model, (rand_in), device=device)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. Quantization\n",
    "In order to compile the trained model for deployment on a DPU platform, we must first quantize it. Here we will use the `vitis_quantize` module to convert the floating point model into an INT8 quantized representation. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***Quantize - Calibration Phase***"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Quantize model**\n",
    "\n",
    "By default the `quantize_model` function converts the weights, activations and inputs into 8-bit wide numbers. We can specify different values and configurations using `weight_bit`, `activation_bit` and other parameters. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pytorch_nndct.apis import torch_quantizer, dump_xmodel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "quant_mode = 'calib'\n",
    "batchsize = 100\n",
    "quant_model = './quant_model'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: OS and CPU information:\n",
      "               system --- Linux\n",
      "                 node --- albertabeef-HP-Z4-G4-Workstation\n",
      "              release --- 5.14.0-1055-oem\n",
      "              version --- #62-Ubuntu SMP Wed Nov 30 04:54:03 UTC 2022\n",
      "              machine --- x86_64\n",
      "            processor --- x86_64\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Tools version information:\n",
      "                  GCC --- GCC 7.5.0\n",
      "               python --- 3.8.6\n",
      "              pytorch --- 1.13.1\n",
      "        vai_q_pytorch --- 3.5.0+60df3f1+torch1.13.1\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quant config file is empty, use default quant configuration\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quantization calibration process start up...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing PalmDetector...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_PalmDetector_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 218/218 [00:00<00:00, 1022.24it/s, OpInfo: name = return_0, type = Return]                             "
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_FLOAT_OP]: The quantizer recognize new op `nndct_index` as a float operator by default.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(./quant_model/PalmDetector.py)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Get module with quantization.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "# force to merge BN with CONV for better quantization accuracy\n",
    "optimize = 1\n",
    "\n",
    "# override batchsize if in test mode\n",
    "if (quant_mode=='test'):\n",
    "  batchsize = 1\n",
    "  \n",
    "rand_in = torch.randn([batchsize, 3,256,256])\n",
    "quantizer = torch_quantizer(quant_mode, model, (rand_in), output_dir=quant_model, device=device) \n",
    "quantized_model = quantizer.quant_model"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Evaluate quantized model**\n",
    "\n",
    "In order to evaluate the quantized model, it needs to be re-compiled with the desired loss and evaluation metrics, such as accuracy. Since we are using 8-bit quantization we do not lose much performance, if at all."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/torchquantizer.py:223: FutureWarning: Unlike other reduction functions (e.g. `skew`, `kurtosis`), the default behavior of `mode` typically preserves the axis it acts along. In SciPy 1.11.0, this behavior will change: the default value of `keepdims` will become False, the `axis` over which the statistic is taken will be eliminated, and the value None will no longer be accepted. Set `keepdims` to True or False to avoid this warning.\n",
      "  bnfp[1] = stats.mode(data)[0][0]\n"
     ]
    }
   ],
   "source": [
    "#acc1_gen, acc5_gen, loss_gen = evaluate(quantized_model, val_loader, loss_fn)\n",
    "\n",
    "# reference : https://github.com/Xilinx/Vitis-AI/blob/master/src/vai_quantizer/vai_q_pytorch/example/resnet18_quant.py\n",
    "quantized_model.eval()\n",
    "quantized_model = quantized_model.to(device)\n",
    "inputs = torch.randn([batchsize, 3,256,256])\n",
    "outputs = quantized_model(inputs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Exporting quant config.(./quant_model/quant_info.json)\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "if quant_mode == 'calib':\n",
    "    quantizer.export_quant_config()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***Quantize - Test Phase***"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Save quantized model**\n",
    "\n",
    "Once we are happy with the performance of the quantized model, we can save it as a .h5 file, simply using the `save` method."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "quant_mode = 'test'\n",
    "batchsize = 1\n",
    "quant_model = './quant_model'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: OS and CPU information:\n",
      "               system --- Linux\n",
      "                 node --- albertabeef-HP-Z4-G4-Workstation\n",
      "              release --- 5.14.0-1055-oem\n",
      "              version --- #62-Ubuntu SMP Wed Nov 30 04:54:03 UTC 2022\n",
      "              machine --- x86_64\n",
      "            processor --- x86_64\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Tools version information:\n",
      "                  GCC --- GCC 7.5.0\n",
      "               python --- 3.8.6\n",
      "              pytorch --- 1.13.1\n",
      "        vai_q_pytorch --- 3.5.0+60df3f1+torch1.13.1\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quant config file is empty, use default quant configuration\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quantization test process start up...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing PalmDetector...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_PalmDetector_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 218/218 [00:00<00:00, 1092.79it/s, OpInfo: name = return_0, type = Return]                             "
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_FLOAT_OP]: The quantizer recognize new op `nndct_index` as a float operator by default.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(./quant_model/PalmDetector.py)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Get module with quantization.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "rand_in = torch.randn([batchsize, 3,256,256])\n",
    "quantizer = torch_quantizer(quant_mode, model, (rand_in), output_dir=quant_model, device=device) \n",
    "quantized_model = quantizer.quant_model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "# reference : https://github.com/Xilinx/Vitis-AI/blob/master/src/vai_quantizer/vai_q_pytorch/example/resnet18_quant.py\n",
    "quantized_model.eval()\n",
    "quantized_model = quantized_model.to(device)\n",
    "inputs = torch.randn([batchsize, 3,256,256])\n",
    "outputs = quantized_model(inputs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/module_template.py:132: TracerWarning: torch.tensor results are registered as constants in the trace. You can safely ignore this warning if you use this function to create tensors out of constant variables that would be the same every time you call this function. In any other case, this might cause the trace to be incorrect.\n",
      "  output = caller(*args, **kwargs)\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/prim_ops.py:116: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if not (list(self.node.out_tensors[0].shape[1:]) == list(input.size())[1:]):\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/quantizerimpl.py:17: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if inf.sum() > 0 or nan.sum() > 0:\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/fix_ops.py:67: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if (isinstance(tensor, torch.Tensor) and\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: PalmDetector_int.pt is generated.(quantize_result/PalmDetector_int.pt)\u001b[0m\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "PalmDetector(\n",
       "  original_name=PalmDetector\n",
       "  (module_0): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_1): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_2): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_3): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_4): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_5): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_6): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_7): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_8): deephi_Input(original_name=deephi_Input)\n",
       "  (module_9): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_10): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_11): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_12): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_13): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_14): deephi_Add(original_name=deephi_Add)\n",
       "  (module_15): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_16): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_17): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_18): deephi_Add(original_name=deephi_Add)\n",
       "  (module_19): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_20): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_21): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_22): deephi_Add(original_name=deephi_Add)\n",
       "  (module_23): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_24): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_25): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_26): deephi_Add(original_name=deephi_Add)\n",
       "  (module_27): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_28): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_29): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_30): deephi_Add(original_name=deephi_Add)\n",
       "  (module_31): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_32): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_33): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_34): deephi_Add(original_name=deephi_Add)\n",
       "  (module_35): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_36): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_37): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_38): deephi_Add(original_name=deephi_Add)\n",
       "  (module_39): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_40): deephi_StridedSlice(original_name=deephi_StridedSlice)\n",
       "  (module_41): deephi_Index(original_name=deephi_Index)\n",
       "  (module_42): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_43): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_44): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_45): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_46): deephi_Add(original_name=deephi_Add)\n",
       "  (module_47): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_48): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_49): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_50): deephi_Add(original_name=deephi_Add)\n",
       "  (module_51): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_52): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_53): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_54): deephi_Add(original_name=deephi_Add)\n",
       "  (module_55): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_56): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_57): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_58): deephi_Add(original_name=deephi_Add)\n",
       "  (module_59): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_60): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_61): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_62): deephi_Add(original_name=deephi_Add)\n",
       "  (module_63): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_64): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_65): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_66): deephi_Add(original_name=deephi_Add)\n",
       "  (module_67): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_68): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_69): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_70): deephi_Add(original_name=deephi_Add)\n",
       "  (module_71): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_72): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_73): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_74): deephi_Add(original_name=deephi_Add)\n",
       "  (module_75): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_76): deephi_StridedSlice(original_name=deephi_StridedSlice)\n",
       "  (module_77): deephi_Index(original_name=deephi_Index)\n",
       "  (module_78): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_79): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_80): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_81): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_82): deephi_Add(original_name=deephi_Add)\n",
       "  (module_83): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_84): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_85): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_86): deephi_Add(original_name=deephi_Add)\n",
       "  (module_87): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_88): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_89): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_90): deephi_Add(original_name=deephi_Add)\n",
       "  (module_91): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_92): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_93): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_94): deephi_Add(original_name=deephi_Add)\n",
       "  (module_95): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_96): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_97): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_98): deephi_Add(original_name=deephi_Add)\n",
       "  (module_99): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_100): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_101): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_102): deephi_Add(original_name=deephi_Add)\n",
       "  (module_103): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_104): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_105): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_106): deephi_Add(original_name=deephi_Add)\n",
       "  (module_107): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_108): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_109): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_110): deephi_Add(original_name=deephi_Add)\n",
       "  (module_111): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_112): deephi_StridedSlice(original_name=deephi_StridedSlice)\n",
       "  (module_113): deephi_Index(original_name=deephi_Index)\n",
       "  (module_114): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_115): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_116): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_117): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_118): deephi_Add(original_name=deephi_Add)\n",
       "  (module_119): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_120): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_121): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_122): deephi_Add(original_name=deephi_Add)\n",
       "  (module_123): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_124): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_125): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_126): deephi_Add(original_name=deephi_Add)\n",
       "  (module_127): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_128): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_129): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_130): deephi_Add(original_name=deephi_Add)\n",
       "  (module_131): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_132): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_133): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_134): deephi_Add(original_name=deephi_Add)\n",
       "  (module_135): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_136): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_137): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_138): deephi_Add(original_name=deephi_Add)\n",
       "  (module_139): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_140): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_141): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_142): deephi_Add(original_name=deephi_Add)\n",
       "  (module_143): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_144): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_145): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_146): deephi_Add(original_name=deephi_Add)\n",
       "  (module_147): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_148): deephi_StridedSlice(original_name=deephi_StridedSlice)\n",
       "  (module_149): deephi_Index(original_name=deephi_Index)\n",
       "  (module_150): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_151): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_152): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_153): deephi_Add(original_name=deephi_Add)\n",
       "  (module_154): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_155): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_156): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_157): deephi_Add(original_name=deephi_Add)\n",
       "  (module_158): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_159): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_160): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_161): deephi_Add(original_name=deephi_Add)\n",
       "  (module_162): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_163): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_164): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_165): deephi_Add(original_name=deephi_Add)\n",
       "  (module_166): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_167): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_168): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_169): deephi_Add(original_name=deephi_Add)\n",
       "  (module_170): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_171): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_172): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_173): deephi_Add(original_name=deephi_Add)\n",
       "  (module_174): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_175): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_176): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_177): deephi_Add(original_name=deephi_Add)\n",
       "  (module_178): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_179): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_180): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_181): deephi_Add(original_name=deephi_Add)\n",
       "  (module_182): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_183): deephi_ConvTranspose2d(original_name=deephi_ConvTranspose2d)\n",
       "  (module_184): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_185): deephi_Add(original_name=deephi_Add)\n",
       "  (module_186): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_187): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_188): deephi_Add(original_name=deephi_Add)\n",
       "  (module_189): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_190): deephi_ConvTranspose2d(original_name=deephi_ConvTranspose2d)\n",
       "  (module_191): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_192): deephi_Add(original_name=deephi_Add)\n",
       "  (module_193): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_194): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_195): deephi_Add(original_name=deephi_Add)\n",
       "  (module_196): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_197): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_198): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_199): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_200): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_201): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_202): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_203): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_204): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_205): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_206): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_207): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_208): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_209): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_210): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_211): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_212): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_213): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_214): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_215): deephi_Cat(original_name=deephi_Cat)\n",
       "  (module_216): deephi_Cat(original_name=deephi_Cat)\n",
       ")"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "quantizer.export_torch_script()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/_internal/jit_utils.py:258: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at /opt/conda/conda-bld/pytorch_1670525491394/work/torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_node_shape_type_inference(node, params_dict, opset_version)\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/symbolic_opset9.py:5408: UserWarning: Exporting aten::index operator of advanced indexing in opset 17 is achieved by combination of multiple ONNX operators, including Reshape, Transpose, Concat, and Gather. If indices include negative values, the exported graph will produce incorrect results.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: PalmDetector_int.onnx is generated.(quantize_result/PalmDetector_int.onnx)\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:687: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at /opt/conda/conda-bld/pytorch_1670525491394/work/torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:1178: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at /opt/conda/conda-bld/pytorch_1670525491394/work/torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n"
     ]
    }
   ],
   "source": [
    "quantizer.export_onnx_model()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Converting to xmodel ...\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51) can't be fused\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "W20240105 09:06:47.317029  1532 tool_function.cpp:171] [UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Successfully convert 'PalmDetector' to xmodel.(quantize_result/PalmDetector_int.xmodel)\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "quantizer.export_xmodel(deploy_check=False)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Compilation\n",
    "\n",
    "For this final step we use the Vitis AI compiler `vai_c_pytorch` and pass the quantized model as a parameter. In this example we are compiling the DPU model targeting the KV260 board, however to target a different board you will just have to point the compiler to the right `arch.json` file. \n",
    "\n",
    "For example, for the ZCU104 you would pass\n",
    "\n",
    "`--arch /opt/vitis_ai/compiler/arch/DPUCZDX8G/ZCU104/arch.json`\n",
    "\n",
    "and for Ultra96, we can pass the custom arch.json in this repository\n",
    "\n",
    "`--arch ./arch.json`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "# vai_c_xir -x /PATH/TO/quantized.xmodel -a /PATH/TO/arch.json -o /OUTPUTPATH -n netname"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B4096/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B4096/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is c73a012007ce06b308c9b74b1ed4de4f, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B4096/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B3136/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B3136/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 2f23201f2a11c65e1d74668b2e67ba2e, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B3136/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B2304_0101000016010405\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B2304/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B2304/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 5b21b56fd829dd4576827baa14368957, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B2304/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B1152_0101000017010203\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B1152/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B1152/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is b4b671b6d54cbc0339ddf919ba99db94, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B1152/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B512_0101000016010200\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B512/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B512/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is ac14753e02d594e1ba65d1798e7bc5ce, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B512/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B128_0101000002010208\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B128/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B128/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is c0f3f0cdb410038a9e6aafcb925e3180, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B128/md5sum.txt\"\n"
     ]
    }
   ],
   "source": [
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B4096/arch-zcu104.json \\\n",
    "    -o ./model_blazepalm/B4096 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B3136/arch-kv260.json \\\n",
    "    -o ./model_blazepalm/B3136 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B2304/arch-b2304-lr.json \\\n",
    "    -o ./model_blazepalm/B2304 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B1152/arch-b1152-hr.json \\\n",
    "    -o ./model_blazepalm/B1152 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B512/arch-b512-lr.json \\\n",
    "    -o ./model_blazepalm/B512 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B128/arch-b128-lr.json \\\n",
    "    -o ./model_blazepalm/B128 \\\n",
    "    -n palm_detector\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCV2DX8G_ISA1_C20B14\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B14/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B14/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is fa23bf1ee19e4fb451462188bc6f0426, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B14/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "\u001b[0;33m[UNILOG][WARNING] The operator named PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49, type: nndct_index, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\n",
      "\u001b[m[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCV2DX8G_ISA1_C20B1\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 750\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__17226_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__Pad_pad__ret_49_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__17666_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__Pad_pad__ret_101_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__18106_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__Pad_pad__ret_153_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__18546_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__Pad_pad__ret_205_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 15, DPU subgraph number 5\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B1/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B1/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 2427b97c5581596253d163348aa1cb06, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B1/md5sum.txt\"\n"
     ]
    }
   ],
   "source": [
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/C20B14/arch-c20b14.json \\\n",
    "    -o ./model_blazepalm/C20B14 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/C20B1/arch-c20b1.json \\\n",
    "    -o ./model_blazepalm/C20B1 \\\n",
    "    -n palm_detector"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "\n",
    "Copyright (C) 2024 Avnet, Inc\n",
    "\n",
    "SPDX-License-Identifier: Apache-2.0 License\n",
    "\n",
    "----\n",
    "\n",
    "----"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
