{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670248024888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670248024888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:17:04 2022 " "Processing started: Mon Dec 05 19:17:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670248024888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248024888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE_224 -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE_224 -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248024888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670248025519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670248025519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-f " "Found design unit 1: IITB_CPU-f" {  } { { "CPU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032260 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "CPU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032271 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp1-beh " "Found design unit 1: Temp1-beh" {  } { { "T1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp1 " "Found entity 1: Temp1" {  } { { "T1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp3-beh " "Found design unit 1: Temp3-beh" {  } { { "T3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp3 " "Found entity 1: Temp3" {  } { { "T3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp2-beh " "Found design unit 1: Temp2-beh" {  } { { "T2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp2 " "Found entity 1: Temp2" {  } { { "T2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shift " "Found design unit 1: shifter-shift" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032275 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-se " "Found design unit 1: SE10-se" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032276 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-se " "Found design unit 1: SE7-se" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032277 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-beh " "Found design unit 1: register_file-beh" {  } { { "register_file.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032278 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16-beh " "Found design unit 1: register_16-beh" {  } { { "register_16.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032278 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16 " "Found entity 1: register_16" {  } { { "register_16.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-beh " "Found design unit 1: PC-beh" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032279 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-beh " "Found design unit 1: IR-beh" {  } { { "IR.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file i_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_mem-beh " "Found design unit 1: i_mem-beh" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_controller-state_machine " "Found design unit 1: fsm_controller-state_machine" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D3-beh " "Found design unit 1: D3-beh" {  } { { "D3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 D3 " "Found entity 1: D3" {  } { { "D3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_mem-beh " "Found design unit 1: d_mem-beh" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-beh " "Found design unit 1: count-beh" {  } { { "count.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-func " "Found design unit 1: alu-func" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A1-beh " "Found design unit 1: A1-beh" {  } { { "A1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 A1 " "Found entity 1: A1" {  } { { "A1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A2-beh " "Found design unit 1: A2-beh" {  } { { "A2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 A2 " "Found entity 1: A2" {  } { { "A2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A3-beh " "Found design unit 1: A3-beh" {  } { { "A3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 A3 " "Found entity 1: A3" {  } { { "A3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670248032314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IITB_CPU IITB_CPU:add_instance " "Elaborating entity \"IITB_CPU\" for hierarchy \"IITB_CPU:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032315 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output CPU.vhd(8) " "VHDL Signal Declaration warning at CPU.vhd(8): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670248032316 "|DUT|IITB_CPU:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath IITB_CPU:add_instance\|datapath:datapath1 " "Elaborating entity \"datapath\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\"" {  } { { "CPU.vhd" "datapath1" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter IITB_CPU:add_instance\|datapath:datapath1\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|shifter:shifter\"" {  } { { "datapath.vhd" "shifter" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032336 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B shifter.vhd(33) " "VHDL Process Statement warning at shifter.vhd(33): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] shifter.vhd(33) " "Inferred latch for \"B\[0\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] shifter.vhd(33) " "Inferred latch for \"B\[1\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] shifter.vhd(33) " "Inferred latch for \"B\[2\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] shifter.vhd(33) " "Inferred latch for \"B\[3\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] shifter.vhd(33) " "Inferred latch for \"B\[4\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] shifter.vhd(33) " "Inferred latch for \"B\[5\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032337 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] shifter.vhd(33) " "Inferred latch for \"B\[6\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] shifter.vhd(33) " "Inferred latch for \"B\[7\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] shifter.vhd(33) " "Inferred latch for \"B\[8\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] shifter.vhd(33) " "Inferred latch for \"B\[9\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] shifter.vhd(33) " "Inferred latch for \"B\[10\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] shifter.vhd(33) " "Inferred latch for \"B\[11\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] shifter.vhd(33) " "Inferred latch for \"B\[12\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] shifter.vhd(33) " "Inferred latch for \"B\[13\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] shifter.vhd(33) " "Inferred latch for \"B\[14\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] shifter.vhd(33) " "Inferred latch for \"B\[15\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032338 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A3 IITB_CPU:add_instance\|datapath:datapath1\|A3:A3 " "Elaborating entity \"A3\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|A3:A3\"" {  } { { "datapath.vhd" "A3" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2 IITB_CPU:add_instance\|datapath:datapath1\|A2:A2 " "Elaborating entity \"A2\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|A2:A2\"" {  } { { "datapath.vhd" "A2" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1 IITB_CPU:add_instance\|datapath:datapath1\|A1:A1 " "Elaborating entity \"A1\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|A1:A1\"" {  } { { "datapath.vhd" "A1" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D3 IITB_CPU:add_instance\|datapath:datapath1\|D3:D3 " "Elaborating entity \"D3\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|D3:D3\"" {  } { { "datapath.vhd" "D3" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp3 IITB_CPU:add_instance\|datapath:datapath1\|Temp3:T3 " "Elaborating entity \"Temp3\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|Temp3:T3\"" {  } { { "datapath.vhd" "T3" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032342 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_D T3.vhd(36) " "VHDL Process Statement warning at T3.vhd(36): signal \"Mem_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032342 "|DUT|IITB_RISC:add_instance|datapath:datapath1|Temp3:T3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp1 IITB_CPU:add_instance\|datapath:datapath1\|Temp1:T1 " "Elaborating entity \"Temp1\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|Temp1:T1\"" {  } { { "datapath.vhd" "T1" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp2 IITB_CPU:add_instance\|datapath:datapath1\|Temp2:T2 " "Elaborating entity \"Temp2\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|Temp2:T2\"" {  } { { "datapath.vhd" "T2" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu IITB_CPU:add_instance\|datapath:datapath1\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|alu:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3_out ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"t3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_out ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"pc_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(144) " "VHDL Process Statement warning at ALU.vhd(144): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(148) " "VHDL Process Statement warning at ALU.vhd(148): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3_out ALU.vhd(153) " "VHDL Process Statement warning at ALU.vhd(153): signal \"t3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(154) " "VHDL Process Statement warning at ALU.vhd(154): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(158) " "VHDL Process Statement warning at ALU.vhd(158): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(159) " "VHDL Process Statement warning at ALU.vhd(159): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032345 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] ALU.vhd(126) " "Inferred latch for \"alu_b\[0\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] ALU.vhd(126) " "Inferred latch for \"alu_b\[1\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] ALU.vhd(126) " "Inferred latch for \"alu_b\[2\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] ALU.vhd(126) " "Inferred latch for \"alu_b\[3\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] ALU.vhd(126) " "Inferred latch for \"alu_b\[4\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] ALU.vhd(126) " "Inferred latch for \"alu_b\[5\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] ALU.vhd(126) " "Inferred latch for \"alu_b\[6\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] ALU.vhd(126) " "Inferred latch for \"alu_b\[7\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] ALU.vhd(126) " "Inferred latch for \"alu_b\[8\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] ALU.vhd(126) " "Inferred latch for \"alu_b\[9\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] ALU.vhd(126) " "Inferred latch for \"alu_b\[10\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] ALU.vhd(126) " "Inferred latch for \"alu_b\[11\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] ALU.vhd(126) " "Inferred latch for \"alu_b\[12\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] ALU.vhd(126) " "Inferred latch for \"alu_b\[13\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] ALU.vhd(126) " "Inferred latch for \"alu_b\[14\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] ALU.vhd(126) " "Inferred latch for \"alu_b\[15\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IITB_CPU:add_instance\|datapath:datapath1\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|PC:PC\"" {  } { { "datapath.vhd" "PC" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 PC.vhd(33) " "VHDL Process Statement warning at PC.vhd(33): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032348 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output PC.vhd(23) " "VHDL Process Statement warning at PC.vhd(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032348 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] PC.vhd(23) " "Inferred latch for \"output\[0\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] PC.vhd(23) " "Inferred latch for \"output\[1\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] PC.vhd(23) " "Inferred latch for \"output\[2\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] PC.vhd(23) " "Inferred latch for \"output\[3\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] PC.vhd(23) " "Inferred latch for \"output\[4\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] PC.vhd(23) " "Inferred latch for \"output\[5\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] PC.vhd(23) " "Inferred latch for \"output\[6\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] PC.vhd(23) " "Inferred latch for \"output\[7\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] PC.vhd(23) " "Inferred latch for \"output\[8\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] PC.vhd(23) " "Inferred latch for \"output\[9\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] PC.vhd(23) " "Inferred latch for \"output\[10\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] PC.vhd(23) " "Inferred latch for \"output\[11\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] PC.vhd(23) " "Inferred latch for \"output\[12\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] PC.vhd(23) " "Inferred latch for \"output\[13\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] PC.vhd(23) " "Inferred latch for \"output\[14\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] PC.vhd(23) " "Inferred latch for \"output\[15\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IITB_CPU:add_instance\|datapath:datapath1\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|IR:IR\"" {  } { { "datapath.vhd" "IR" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count IITB_CPU:add_instance\|datapath:datapath1\|count:count " "Elaborating entity \"count\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|count:count\"" {  } { { "datapath.vhd" "count" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 IITB_CPU:add_instance\|datapath:datapath1\|SE10:SE10 " "Elaborating entity \"SE10\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|SE10:SE10\"" {  } { { "datapath.vhd" "SE10" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032351 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones SE10.vhd(21) " "VHDL Variable Declaration warning at SE10.vhd(21): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670248032351 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B SE10.vhd(19) " "VHDL Process Statement warning at SE10.vhd(19): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] SE10.vhd(19) " "Inferred latch for \"B\[0\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] SE10.vhd(19) " "Inferred latch for \"B\[1\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] SE10.vhd(19) " "Inferred latch for \"B\[2\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] SE10.vhd(19) " "Inferred latch for \"B\[3\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] SE10.vhd(19) " "Inferred latch for \"B\[4\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] SE10.vhd(19) " "Inferred latch for \"B\[5\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] SE10.vhd(19) " "Inferred latch for \"B\[6\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] SE10.vhd(19) " "Inferred latch for \"B\[7\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] SE10.vhd(19) " "Inferred latch for \"B\[8\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] SE10.vhd(19) " "Inferred latch for \"B\[9\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] SE10.vhd(19) " "Inferred latch for \"B\[10\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] SE10.vhd(19) " "Inferred latch for \"B\[11\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] SE10.vhd(19) " "Inferred latch for \"B\[12\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] SE10.vhd(19) " "Inferred latch for \"B\[13\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] SE10.vhd(19) " "Inferred latch for \"B\[14\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] SE10.vhd(19) " "Inferred latch for \"B\[15\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 IITB_CPU:add_instance\|datapath:datapath1\|SE7:SE7 " "Elaborating entity \"SE7\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|SE7:SE7\"" {  } { { "datapath.vhd" "SE7" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032352 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones SE7.vhd(22) " "VHDL Variable Declaration warning at SE7.vhd(22): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 22 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B SE7.vhd(20) " "VHDL Process Statement warning at SE7.vhd(20): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] SE7.vhd(20) " "Inferred latch for \"B\[0\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] SE7.vhd(20) " "Inferred latch for \"B\[1\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] SE7.vhd(20) " "Inferred latch for \"B\[2\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] SE7.vhd(20) " "Inferred latch for \"B\[3\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] SE7.vhd(20) " "Inferred latch for \"B\[4\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] SE7.vhd(20) " "Inferred latch for \"B\[5\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] SE7.vhd(20) " "Inferred latch for \"B\[6\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] SE7.vhd(20) " "Inferred latch for \"B\[7\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] SE7.vhd(20) " "Inferred latch for \"B\[8\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] SE7.vhd(20) " "Inferred latch for \"B\[9\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] SE7.vhd(20) " "Inferred latch for \"B\[10\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] SE7.vhd(20) " "Inferred latch for \"B\[11\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] SE7.vhd(20) " "Inferred latch for \"B\[12\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] SE7.vhd(20) " "Inferred latch for \"B\[13\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] SE7.vhd(20) " "Inferred latch for \"B\[14\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] SE7.vhd(20) " "Inferred latch for \"B\[15\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032353 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_16 IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF\|register_16:\\map_registers:0:reg A:beh " "Elaborating entity \"register_16\" using architecture \"A:beh\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF\|register_16:\\map_registers:0:reg\"" {  } { { "register_file.vhd" "\\map_registers:0:reg" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 register_16.vhd(32) " "VHDL Process Statement warning at register_16.vhd(32): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_16.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032364 "|DUT|IITB_CPU:add_instance|datapath:datapath1|register_file:RF|register_16:map_registers:0:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem IITB_CPU:add_instance\|datapath:datapath1\|d_mem:DMem " "Elaborating entity \"d_mem\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|d_mem:DMem\"" {  } { { "datapath.vhd" "DMem" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state d_mem.vhd(26) " "VHDL Process Statement warning at d_mem.vhd(26): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM d_mem.vhd(28) " "VHDL Process Statement warning at d_mem.vhd(28): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr d_mem.vhd(28) " "VHDL Process Statement warning at d_mem.vhd(28): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout d_mem.vhd(24) " "VHDL Process Statement warning at d_mem.vhd(24): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] d_mem.vhd(24) " "Inferred latch for \"Dout\[0\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] d_mem.vhd(24) " "Inferred latch for \"Dout\[1\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] d_mem.vhd(24) " "Inferred latch for \"Dout\[2\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] d_mem.vhd(24) " "Inferred latch for \"Dout\[3\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] d_mem.vhd(24) " "Inferred latch for \"Dout\[4\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] d_mem.vhd(24) " "Inferred latch for \"Dout\[5\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] d_mem.vhd(24) " "Inferred latch for \"Dout\[6\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] d_mem.vhd(24) " "Inferred latch for \"Dout\[7\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] d_mem.vhd(24) " "Inferred latch for \"Dout\[8\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] d_mem.vhd(24) " "Inferred latch for \"Dout\[9\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] d_mem.vhd(24) " "Inferred latch for \"Dout\[10\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] d_mem.vhd(24) " "Inferred latch for \"Dout\[11\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] d_mem.vhd(24) " "Inferred latch for \"Dout\[12\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] d_mem.vhd(24) " "Inferred latch for \"Dout\[13\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] d_mem.vhd(24) " "Inferred latch for \"Dout\[14\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] d_mem.vhd(24) " "Inferred latch for \"Dout\[15\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032368 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem IITB_CPU:add_instance\|datapath:datapath1\|i_mem:IMem " "Elaborating entity \"i_mem\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|i_mem:IMem\"" {  } { { "datapath.vhd" "IMem" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state i_mem.vhdl(27) " "VHDL Process Statement warning at i_mem.vhdl(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM i_mem.vhdl(28) " "VHDL Process Statement warning at i_mem.vhdl(28): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr i_mem.vhdl(28) " "VHDL Process Statement warning at i_mem.vhdl(28): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout i_mem.vhdl(25) " "VHDL Process Statement warning at i_mem.vhdl(25): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[0\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[1\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[2\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[3\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[4\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[5\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032369 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[6\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[7\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[8\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[9\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[10\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[11\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[12\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[13\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[14\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[15\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller IITB_CPU:add_instance\|fsm_controller:controller " "Elaborating entity \"fsm_controller\" for hierarchy \"IITB_CPU:add_instance\|fsm_controller:controller\"" {  } { { "CPU.vhd" "controller" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032370 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032371 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032371 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032371 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm_controller.vhd(132) " "VHDL Process Statement warning at fsm_controller.vhd(132): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032372 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(161) " "VHDL Process Statement warning at fsm_controller.vhd(161): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032372 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(170) " "VHDL Process Statement warning at fsm_controller.vhd(170): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032372 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_controller.vhd(181) " "VHDL Process Statement warning at fsm_controller.vhd(181): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032372 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_controller.vhd(207) " "VHDL Process Statement warning at fsm_controller.vhd(207): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248032372 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next fsm_controller.vhd(56) " "VHDL Process Statement warning at fsm_controller.vhd(56): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248032372 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[0\] fsm_controller.vhd(56) " "Inferred latch for \"y_next\[0\]\" at fsm_controller.vhd(56)" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032373 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[1\] fsm_controller.vhd(56) " "Inferred latch for \"y_next\[1\]\" at fsm_controller.vhd(56)" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032373 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[2\] fsm_controller.vhd(56) " "Inferred latch for \"y_next\[2\]\" at fsm_controller.vhd(56)" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032373 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[3\] fsm_controller.vhd(56) " "Inferred latch for \"y_next\[3\]\" at fsm_controller.vhd(56)" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032373 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[4\] fsm_controller.vhd(56) " "Inferred latch for \"y_next\[4\]\" at fsm_controller.vhd(56)" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032373 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670248032634 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670248032634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670248032714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248032714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670248032738 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670248032738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670248032738 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670248032738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670248032738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670248032752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:17:12 2022 " "Processing ended: Mon Dec 05 19:17:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670248032752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670248032752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670248032752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248032752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670248033871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670248033872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:17:13 2022 " "Processing started: Mon Dec 05 19:17:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670248033872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670248033872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EE_224 -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EE_224 -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670248033872 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670248033962 ""}
{ "Info" "0" "" "Project  = EE_224" {  } {  } 0 0 "Project  = EE_224" 0 0 "Fitter" 0 0 1670248033962 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1670248033962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670248034019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670248034019 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670248034019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670248034050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670248034050 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670248034129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670248034129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670248034212 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670248034212 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670248034212 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670248034295 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670248034436 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670248034436 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670248034436 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670248034436 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670248034436 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670248034436 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670248034452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670248034796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670248034811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670248034814 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670248034890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670248034890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670248035187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670248035375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670248035375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670248035391 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670248035391 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670248035391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670248035391 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670248035532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670248035532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670248035673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670248035673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670248035861 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670248036179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/output_files/final.fit.smsg " "Generated suppressed messages file D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670248036289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5546 " "Peak virtual memory: 5546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670248036549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:17:16 2022 " "Processing ended: Mon Dec 05 19:17:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670248036549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670248036549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670248036549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670248036549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670248037488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670248037488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:17:17 2022 " "Processing started: Mon Dec 05 19:17:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670248037488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670248037488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EE_224 -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EE_224 -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670248037488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670248037691 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670248037958 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670248037973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670248038192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:17:18 2022 " "Processing ended: Mon Dec 05 19:17:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670248038192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670248038192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670248038192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670248038192 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670248038756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670248039209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670248039209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:17:18 2022 " "Processing started: Mon Dec 05 19:17:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670248039209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670248039209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EE_224 -c final " "Command: quartus_sta EE_224 -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670248039209 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670248039303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670248039428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670248039428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670248039459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670248039459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670248039537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670248039537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670248039537 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670248039537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670248039537 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670248039537 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670248039537 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1670248039553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670248039553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039553 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670248039553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039568 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670248039568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670248039584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670248039804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670248039835 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670248039835 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670248039835 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670248039835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039851 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670248039851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670248039960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670248039960 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670248039960 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670248039960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670248039976 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670248040508 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670248040508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670248040523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:17:20 2022 " "Processing ended: Mon Dec 05 19:17:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670248040523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670248040523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670248040523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670248040523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670248041447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670248041447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:17:21 2022 " "Processing started: Mon Dec 05 19:17:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670248041447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670248041447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EE_224 -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EE_224 -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670248041447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670248041759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vho D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/simulation/modelsim/ simulation " "Generated file final.vho in folder \"D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670248041790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670248041806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:17:21 2022 " "Processing ended: Mon Dec 05 19:17:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670248041806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670248041806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670248041806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670248041806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670248042370 ""}
