// Seed: 4137652069
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input wor id_7,
    output tri id_8
);
  wire id_10 = id_0;
  assign id_8 = id_1;
  wire id_11 = ~id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    output wand id_0,
    input supply1 id_1
    , id_3
);
  wire _id_4;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  logic [id_4 : 1] id_6;
  ;
endmodule
