|Digital_async_PLL
adder_out[0] <= adder2bit:inst4.sum[0]
adder_out[1] <= adder2bit:inst4.sum[1]
fdiv => pdff2.CLK
fref => pdff1.CLK


|Digital_async_PLL|adder2bit:inst4
a => sum.IN0
a => sum.IN0
b => sum.IN1
b => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE


