#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 19 12:48:03 2021
# Process ID: 5321
# Current directory: /home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1
# Command line: vivado -log canda_spiso_fd.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source canda_spiso_fd.tcl -notrace
# Log file: /home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd.vdi
# Journal file: /home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source canda_spiso_fd.tcl -notrace
Command: link_design -top canda_spiso_fd -part xc7a35tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.dcp' for cell 'FIFO_ETH2_RX_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.dcp' for cell 'FIFO_PKT2_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.dcp' for cell 'fifo_1k_eth2'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila2_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll.dcp' for cell 'pll_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2338.277 ; gain = 0.000 ; free physical = 5773 ; free virtual = 11866
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila2_inst UUID: 54d41d3f-9314-5991-a86c-81c1b562932d 
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.004 ; gain = 187.828 ; free physical = 5283 ; free virtual = 11377
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila2_inst/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila2_inst/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila2_inst/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila2_inst/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.srcs/constrs_1/new/maket_op.xdc]
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.srcs/constrs_1/new/maket_op.xdc]
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.004 ; gain = 0.000 ; free physical = 5289 ; free virtual = 11383
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 132 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2550.004 ; gain = 211.840 ; free physical = 5289 ; free virtual = 11383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2582.020 ; gain = 32.016 ; free physical = 5277 ; free virtual = 11372

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19a6a00f6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2582.020 ; gain = 0.000 ; free physical = 5272 ; free virtual = 11367

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.793 ; gain = 0.000 ; free physical = 5058 ; free virtual = 11176
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18737ed79

Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5058 ; free virtual = 11176

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17a4d5768

Time (s): cpu = 00:01:09 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 105 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 202859635

Time (s): cpu = 00:01:09 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 20966a437

Time (s): cpu = 00:01:09 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 249 cells
INFO: [Opt 31-1021] In phase Sweep, 1167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG rx1_proto/rx_mac_clk_BUFG_inst to drive 1378 load(s) on clock net rx1_proto/rx_mac_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG rx2_proto/rx_mac_clk_BUFG_inst to drive 1133 load(s) on clock net rx2_proto/rx_mac_clk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 198f2a876

Time (s): cpu = 00:01:09 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 198f2a876

Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 198f2a876

Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              54  |                                            105  |
|  Constant propagation         |               0  |              16  |                                             77  |
|  Sweep                        |               0  |             249  |                                           1167  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2754.793 ; gain = 0.000 ; free physical = 5064 ; free virtual = 11182
Ending Logic Optimization Task | Checksum: 116b053b9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 2754.793 ; gain = 43.773 ; free physical = 5064 ; free virtual = 11182

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 9 Total Ports: 42
Ending PowerOpt Patch Enables Task | Checksum: 1fceee53c

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2998.637 ; gain = 0.000 ; free physical = 5045 ; free virtual = 11156
Ending Power Optimization Task | Checksum: 1fceee53c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2998.637 ; gain = 243.844 ; free physical = 5055 ; free virtual = 11167

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fceee53c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.637 ; gain = 0.000 ; free physical = 5055 ; free virtual = 11167

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.637 ; gain = 0.000 ; free physical = 5055 ; free virtual = 11167
Ending Netlist Obfuscation Task | Checksum: 1f2581d49

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.637 ; gain = 0.000 ; free physical = 5055 ; free virtual = 11167
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 2998.637 ; gain = 448.633 ; free physical = 5055 ; free virtual = 11167
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.637 ; gain = 0.000 ; free physical = 5047 ; free virtual = 11160
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spiso_fd_drc_opted.rpt -pb canda_spiso_fd_drc_opted.pb -rpx canda_spiso_fd_drc_opted.rpx
Command: report_drc -file canda_spiso_fd_drc_opted.rpt -pb canda_spiso_fd_drc_opted.pb -rpx canda_spiso_fd_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4981 ; free virtual = 11096
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 135be294a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4981 ; free virtual = 11096
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4981 ; free virtual = 11096

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c3e95c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 5011 ; free virtual = 11128

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c1831710

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 5014 ; free virtual = 11136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c1831710

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 5014 ; free virtual = 11136
Phase 1 Placer Initialization | Checksum: 1c1831710

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 5014 ; free virtual = 11136

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa660c2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 5008 ; free virtual = 11130

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 187a5fcdf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 5008 ; free virtual = 11130

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 371 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 162 nets or cells. Created 0 new cell, deleted 162 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4991 ; free virtual = 11112

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            162  |                   162  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            162  |                   162  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 237e0dc80

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4991 ; free virtual = 11112
Phase 2.3 Global Placement Core | Checksum: 21c60e69f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4990 ; free virtual = 11112
Phase 2 Global Placement | Checksum: 21c60e69f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4993 ; free virtual = 11115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23f4fa95b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4993 ; free virtual = 11114

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 228e6a4dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4988 ; free virtual = 11107

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e6f427a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4988 ; free virtual = 11107

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2676cea6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4988 ; free virtual = 11107

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d7d66c48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4953 ; free virtual = 11081

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dedee143

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4959 ; free virtual = 11081

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d81cc886

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4958 ; free virtual = 11081
Phase 3 Detail Placement | Checksum: 1d81cc886

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4958 ; free virtual = 11081

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfd41723

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.121 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 232e5eb22

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4960 ; free virtual = 11096
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d76a3a62

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4960 ; free virtual = 11096
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfd41723

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4963 ; free virtual = 11096
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.121. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4963 ; free virtual = 11096
Phase 4.1 Post Commit Optimization | Checksum: 209207c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4963 ; free virtual = 11096

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 209207c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4963 ; free virtual = 11096

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 209207c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4963 ; free virtual = 11096
Phase 4.3 Placer Reporting | Checksum: 209207c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4963 ; free virtual = 11096

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4964 ; free virtual = 11097

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4964 ; free virtual = 11097
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20f79fa60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4964 ; free virtual = 11097
Ending Placer Task | Checksum: 12129c451

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4964 ; free virtual = 11097
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4976 ; free virtual = 11109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4950 ; free virtual = 11099
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file canda_spiso_fd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4965 ; free virtual = 11103
INFO: [runtcl-4] Executing : report_utilization -file canda_spiso_fd_utilization_placed.rpt -pb canda_spiso_fd_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file canda_spiso_fd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4969 ; free virtual = 11107
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4912 ; free virtual = 11056
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 49882000 ConstDB: 0 ShapeSum: d7a1a451 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5a67a1a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4831 ; free virtual = 10960
Post Restoration Checksum: NetGraph: ee43652 NumContArr: 4b836b54 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5a67a1a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4833 ; free virtual = 10962

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5a67a1a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4815 ; free virtual = 10944

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5a67a1a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4815 ; free virtual = 10944
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1188bc955

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4801 ; free virtual = 10930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.155 | TNS=0.000  | WHS=-0.614 | THS=-177.380|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16b1d619b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4802 ; free virtual = 10931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.155 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12a0e4af6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4801 ; free virtual = 10931
Phase 2 Router Initialization | Checksum: 1614c67f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4801 ; free virtual = 10931

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.115921 %
  Global Horizontal Routing Utilization  = 0.133134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10399
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10249
  Number of Partially Routed Nets     = 150
  Number of Node Overlaps             = 421


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1614c67f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4798 ; free virtual = 10928
Phase 3 Initial Routing | Checksum: 26c2aafe7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4798 ; free virtual = 10928

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 611
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.242 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a16b6a47

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925
Phase 4 Rip-up And Reroute | Checksum: 1a16b6a47

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c7339cc6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.309 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: bc1a3d18

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bc1a3d18

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925
Phase 5 Delay and Skew Optimization | Checksum: bc1a3d18

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d130bf44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.309 | TNS=0.000  | WHS=-0.614 | THS=-1.069 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1538b32a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4798 ; free virtual = 10924
Phase 6.1 Hold Fix Iter | Checksum: 1538b32a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4798 ; free virtual = 10924

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.309 | TNS=0.000  | WHS=-0.614 | THS=-1.069 |

Phase 6.2 Additional Hold Fix | Checksum: 1538b32a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4781 ; free virtual = 10907
Phase 6 Post Hold Fix | Checksum: efdb1804

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4781 ; free virtual = 10907

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.30647 %
  Global Horizontal Routing Utilization  = 3.03084 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1931bf137

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4781 ; free virtual = 10907

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1931bf137

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4780 ; free virtual = 10906

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c70d811d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4780 ; free virtual = 10906
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ila2_inst/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D driven by global clock buffer BUFGCTRL_X0Y8.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ila2_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1/I1 driven by global clock buffer BUFGCTRL_X0Y8.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 113be49cf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4780 ; free virtual = 10906
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.309 | TNS=0.000  | WHS=-0.614 | THS=-1.069 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 113be49cf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4780 ; free virtual = 10906
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10925
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3009.652 ; gain = 0.000 ; free physical = 4794 ; free virtual = 10939
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spiso_fd_drc_routed.rpt -pb canda_spiso_fd_drc_routed.pb -rpx canda_spiso_fd_drc_routed.rpx
Command: report_drc -file canda_spiso_fd_drc_routed.rpt -pb canda_spiso_fd_drc_routed.pb -rpx canda_spiso_fd_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file canda_spiso_fd_methodology_drc_routed.rpt -pb canda_spiso_fd_methodology_drc_routed.pb -rpx canda_spiso_fd_methodology_drc_routed.rpx
Command: report_methodology -file canda_spiso_fd_methodology_drc_routed.rpt -pb canda_spiso_fd_methodology_drc_routed.pb -rpx canda_spiso_fd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/canda_spiso_fd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file canda_spiso_fd_power_routed.rpt -pb canda_spiso_fd_power_summary_routed.pb -rpx canda_spiso_fd_power_routed.rpx
Command: report_power -file canda_spiso_fd_power_routed.rpt -pb canda_spiso_fd_power_summary_routed.pb -rpx canda_spiso_fd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file canda_spiso_fd_route_status.rpt -pb canda_spiso_fd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file canda_spiso_fd_timing_summary_routed.rpt -pb canda_spiso_fd_timing_summary_routed.pb -rpx canda_spiso_fd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file canda_spiso_fd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file canda_spiso_fd_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file canda_spiso_fd_bus_skew_routed.rpt -pb canda_spiso_fd_bus_skew_routed.pb -rpx canda_spiso_fd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force canda_spiso_fd.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/eth_type_rx__0 is a gated clock net sourced by a combinational pin ETH2_RX/eth_type_rx_reg[15]_i_1/O, cell ETH2_RX/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/rx_udp_dlen is a gated clock net sourced by a combinational pin ETH2_RX/rx_udp_dlen_reg[15]_i_2/O, cell ETH2_RX/rx_udp_dlen_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_arp_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_arp_t_reg_i_2/O, cell ETH2_RX/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_pkt25701_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_pkt25701_t_reg_i_2/O, cell ETH2_RX/set_pkt25701_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clr_apo_done_t_reg_i_1_n_0 is a gated clock net sourced by a combinational pin clr_apo_done_t_reg_i_1/O, cell clr_apo_done_t_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/eth_type_rx__0 is a gated clock net sourced by a combinational pin rx1_pkt/eth_type_rx_reg[15]_i_1/O, cell rx1_pkt/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_apo_t__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_apo_t_reg_i_2/O, cell rx1_pkt/set_apo_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_oper__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_oper_reg_i_1/O, cell rx1_pkt/set_arp_oper_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_t__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_t_reg_i_2/O, cell rx1_pkt/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 72 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 50 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8587968 bits.
Writing bitstream ./canda_spiso_fd.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 12:51:13 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3391.301 ; gain = 321.129 ; free physical = 4742 ; free virtual = 10884
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 12:51:13 2021...
