#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu Jan 16 19:38:24 2025
# Process ID: 21112
# Current directory: C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log OTTER_Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_Wrapper.tcl
# Log file: C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.runs/synth_1/OTTER_Wrapper.vds
# Journal file: C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.runs/synth_1\vivado.jou
# Running On: J, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 8, Host memory: 16954 MB
#-----------------------------------------------------------
source OTTER_Wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 568.242 ; gain = 183.816
Command: synth_design -top OTTER_Wrapper -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14036
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.785 ; gain = 444.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_Wrapper' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv:17]
INFO: [Synth 8-6157] synthesizing module 'OTTER' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv:9]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv:9]
INFO: [Synth 8-6157] synthesizing module 'PC_MUX' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'PC_MUX' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv:9]
INFO: [Synth 8-6157] synthesizing module 'PC_REG' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'PC_REG' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv:48]
INFO: [Synth 8-3876] $readmem data file 'Test_all.mem' is read successfully [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv:48]
INFO: [Synth 8-6157] synthesizing module 'FourMux' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'FourMux' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv:9]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ImmediateGenerator' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateGenerator' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv:9]
INFO: [Synth 8-6157] synthesizing module 'BAG' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'BAG' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv:9]
INFO: [Synth 8-6157] synthesizing module 'TwoMux' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'TwoMux' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv:9]
INFO: [Synth 8-6157] synthesizing module 'BCG' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'BCG' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv:9]
INFO: [Synth 8-6157] synthesizing module 'CU_DCDR' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'CU_DCDR' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv:9]
INFO: [Synth 8-6157] synthesizing module 'CU_FSM' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'CU_FSM' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'OTTER' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv:9]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/SevSegDisp.sv:21]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCD.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCD.sv:18]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/SevSegDisp.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_Wrapper' (0#1) [C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.215 ; gain = 569.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.215 ; gain = 569.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.215 ; gain = 569.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'CU_FSM'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0001 | 00000000000000000000000000000000
                   FETCH |                             0010 | 00000000000000000000000000000001
                    EXEC |                             0100 | 00000000000000000000000000000010
              WRITE_BACK |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'CU_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.211 ; gain = 572.016
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 34    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  19 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 30    
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "CPU/OTTER_MEMORY/memory_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CPU         | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|CPU         | OTTER_REG_FILE/ram_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CPU         | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|CPU         | OTTER_REG_FILE/ram_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    77|
|3     |LUT1     |     7|
|4     |LUT2     |   193|
|5     |LUT3     |    92|
|6     |LUT4     |   233|
|7     |LUT5     |   215|
|8     |LUT6     |   730|
|9     |MUXF7    |   111|
|10    |MUXF8    |    52|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     4|
|13    |RAMB36E1 |    16|
|14    |FDRE     |   155|
|15    |FDSE     |     5|
|16    |IBUF     |    18|
|17    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |  1948|
|2     |  CPU              |OTTER         |  1744|
|3     |    OTTER_ALU      |ALU           |    26|
|4     |    OTTER_BAG      |BAG           |    34|
|5     |    OTTER_BCG      |BCG           |    11|
|6     |    OTTER_FSM      |CU_FSM        |     5|
|7     |    OTTER_MEMORY   |Memory        |  1418|
|8     |    OTTER_PC       |PC            |   138|
|9     |      PCREG        |PC_REG        |   130|
|10    |    OTTER_REG_FILE |REG_FILE      |   112|
|11    |  SSG_DISP         |SevSegDisp    |    88|
|12    |    CathMod        |CathodeDriver |    88|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1467.449 ; gain = 895.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1467.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1467.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 2c4a029c
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1467.449 ; gain = 899.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1467.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.runs/synth_1/OTTER_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_Wrapper_utilization_synth.rpt -pb OTTER_Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 19:39:42 2025...
