
---------- Begin Simulation Statistics ----------
final_tick                                33120604000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63822                       # Simulator instruction rate (inst/s)
host_mem_usage                                1051132                       # Number of bytes of host memory used
host_op_rate                                   126785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   156.69                       # Real time elapsed on the host
host_tick_rate                              211382691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      19865311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033121                       # Number of seconds simulated
sim_ticks                                 33120604000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       384471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        769325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        11287                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1854285                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1772259                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1795750                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        23491                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1870766                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            8121                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5134                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8924155                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10516548                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        11712                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1674642                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1172898                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          103                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1525133                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19865290                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     65928059                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.301318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.258771                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     60769062     92.17%     92.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1366764      2.07%     94.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       381952      0.58%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1012613      1.54%     96.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       830318      1.26%     97.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       378598      0.57%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11641      0.02%     98.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4213      0.01%     98.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1172898      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     65928059                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45511                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         4591                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19859856                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3218625                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         5227      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14954083     75.28%     75.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        22636      0.11%     75.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1744      0.01%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           64      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          112      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           12      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           25      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           58      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           67      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            4      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3218353     16.20%     91.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1617751      8.14%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          272      0.00%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        44882      0.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19865290                       # Class of committed instruction
system.switch_cpus.commit.refs                4881258                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19865290                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.624118                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.624118                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      62452939                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21564993                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           775586                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1874563                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17609                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1010937                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3434567                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1906                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1758703                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 92142                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1870766                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1008070                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              65014613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11077066                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          468                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         2852                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           35218                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028242                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1096039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1780380                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.167223                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     66131636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.331713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.431055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         62032762     93.80%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           399804      0.60%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            21110      0.03%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           469303      0.71%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1322483      2.00%     97.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            79833      0.12%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            17468      0.03%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            18087      0.03%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1770786      2.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     66131636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             45529                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              617                       # number of floating regfile writes
system.switch_cpus.idleCycles                  109551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        14355                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1786495                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.320419                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5196637                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1758700                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          322593                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3459730                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          161                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1771391                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     21391700                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3437937                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        21513                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      21224915                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        488984                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17609                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        491019                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          927                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        11819                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       241097                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       108756                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          18135088                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21121186                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.816251                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14802786                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.318853                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21213047                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         26715437                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17686230                       # number of integer regfile writes
system.switch_cpus.ipc                       0.150963                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.150963                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         9437      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16008887     75.35%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        22810      0.11%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1874      0.01%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           76      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          126      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           16      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           67      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           72      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           96      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           13      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3441837     16.20%     91.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1715899      8.08%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          333      0.00%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        44887      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21246430                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           45746                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        91454                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45626                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        46383                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               35716                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           33179     92.90%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.01%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.01%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1479      4.14%     97.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1016      2.84%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           29      0.08%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            9      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       21226963                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108572127                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21075560                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     22871727                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           21391489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21246430                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          211                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1526315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3371                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       975072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     66131636                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.321275                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.232585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     60541200     91.55%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1233729      1.87%     93.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       843221      1.28%     94.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       533478      0.81%     95.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       485150      0.73%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1102556      1.67%     97.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       722778      1.09%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       420415      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       249109      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     66131636                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.320743                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1008523                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   580                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       168148                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       124314                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3459730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1771391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8795392                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             64                       # number of misc regfile writes
system.switch_cpus.numCycles                 66241187                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4913823                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      26447881                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          74324                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1188928                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          14726                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         14332                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      45270975                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       21472863                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     28545653                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2461267                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       57053426                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17609                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      57543796                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2097612                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        46299                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     27178923                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6212                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          176                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5546168                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             86070028                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            42985290                       # The number of ROB writes
system.switch_cpus.timesIdled                    1682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       390997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       383758                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       782122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         383758                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       378972                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5499                       # Transaction distribution
system.membus.trans_dist::ReadExReq            378657                       # Transaction distribution
system.membus.trans_dist::ReadExResp           378657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1154179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1154179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1154179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48884864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     48884864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48884864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            384854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  384854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              384854                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2356171000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2029381750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  33120604000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11803                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       761639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3112                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          390881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           379322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          379322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3176                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1163783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1173247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       402432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     49319424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49721856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          764635                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24254208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1155760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470946                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 772001     66.80%     66.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 383759     33.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1155760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          776838000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         581926488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4767487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         1628                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4642                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6270                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1628                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4642                       # number of overall hits
system.l2.overall_hits::total                    6270                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1546                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       383305                       # number of demand (read+write) misses
system.l2.demand_misses::total                 384855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1546                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       383305                       # number of overall misses
system.l2.overall_misses::total                384855                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    126709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30577597500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30704307000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    126709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30577597500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30704307000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         3174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       387947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               391125                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       387947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              391125                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.487083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.988034                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983969                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.487083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.988034                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983969                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81959.573092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79773.541957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79781.494329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81959.573092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79773.541957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79781.494329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              378972                       # number of writebacks
system.l2.writebacks::total                    378972                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       383305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            384850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       383305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           384850                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    111163000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26744547500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26855710500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    111163000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26744547500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26855710500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.486767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.988034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.486767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.988034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71950.161812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69773.541957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69782.280109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71950.161812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69773.541957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69782.280109                       # average overall mshr miss latency
system.l2.replacements                         764635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382667                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382667                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3112                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3594                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3594                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       378655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              378657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  30204548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30204548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       379320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            379322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.998247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79767.990651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79767.569331                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       378655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         378655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  26417998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26417998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.998247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69767.990651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69767.990651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    126709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.487083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.487406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81959.573092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81853.682171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    111163000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111163000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.486767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.486461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71950.161812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71950.161812                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    373049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    373049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         8627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.539005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.539005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80225.591398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80225.591398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    326549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    326549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.539005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.539005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70225.591398                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70225.591398                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.959787                       # Cycle average of tags in use
system.l2.tags.total_refs                      775674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    764635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.014437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     138.795948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.160219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    84.994220                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.542172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.125626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.332009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7021859                       # Number of tag accesses
system.l2.tags.data_accesses                  7021859                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     24531520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24630656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24254208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24254208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       383305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              384854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       378972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             378972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2985453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740672483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743665665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2985453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2989317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      732299689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            732299689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      732299689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2985453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740672483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1475965354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    378942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    383058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23660                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23660                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1132026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             355844                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      384850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     378972                       # Number of write requests accepted
system.mem_ctrls.readBursts                    384850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   378972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3883546500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1923015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11094852750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10097.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28847.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   355314                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  354032                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                384850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               378972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  381906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        54179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    901.912254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   801.996670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.685803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2079      3.84%      3.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1389      2.56%      6.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1029      1.90%      8.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1645      3.04%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2153      3.97%     15.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          645      1.19%     16.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1084      2.00%     18.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1693      3.12%     21.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42462     78.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.255283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.071589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.385380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          23637     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           13      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23660                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.204394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23519     99.40%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.01%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      0.25%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74      0.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23660                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24614592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24251136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24630400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24254208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       743.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       732.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    732.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33120529500                       # Total gap between requests
system.mem_ctrls.avgGap                      43361.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        98880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     24515712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24251136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2985452.801524996758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740195196.923341155052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 732206936.805862665176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       383305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       378972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     47571250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11047281500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 820249565250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30790.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28821.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2164406.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            194736360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            103504830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1384310340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          999452520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2614063920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8715941250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5378568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19390577220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.453611                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13841234750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1105780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18173578750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192115980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102104475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1361755080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          978530760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2614063920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8571148710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5500498560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19320217485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.329262                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14161324250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1105780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17853489250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1003891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1003899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1003891                       # number of overall hits
system.cpu.icache.overall_hits::total         1003899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4178                       # number of overall misses
system.cpu.icache.overall_misses::total          4180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    204355498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    204355498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    204355498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    204355498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1008069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1008079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1008069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1008079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 48912.278124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48888.875120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 48912.278124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48888.875120                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          701                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.040000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3112                       # number of writebacks
system.cpu.icache.writebacks::total              3112                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1004                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1004                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1004                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1004                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150306998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150306998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150306998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150306998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 47355.701953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47355.701953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 47355.701953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47355.701953                       # average overall mshr miss latency
system.cpu.icache.replacements                   3112                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1003891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1003899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    204355498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    204355498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1008069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1008079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 48912.278124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48888.875120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1004                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1004                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150306998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150306998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 47355.701953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47355.701953                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.715617                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.993221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2019334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2019334                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4682449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4682454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4682449                       # number of overall hits
system.cpu.dcache.overall_hits::total         4682454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       401000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         401002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       401000                       # number of overall misses
system.cpu.dcache.overall_misses::total        401002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  32316110475                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32316110475                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  32316110475                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32316110475                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5083449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5083456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5083449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5083456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.078883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.078883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078884                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80588.804177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80588.402240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80588.804177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80588.402240                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          927                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.077807                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.700000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       382667                       # number of writebacks
system.cpu.dcache.writebacks::total            382667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       387947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       387947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387947                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  31211497975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31211497975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31211497975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31211497975                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.076316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.076316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80452.994803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80452.994803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80452.994803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80452.994803                       # average overall mshr miss latency
system.cpu.dcache.replacements                 387885                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3399147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3399147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        21666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1154187500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1154187500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3420813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3420813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53271.831441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53271.831441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        13039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         8627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    429413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    429413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49775.472354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49775.472354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1283302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1283307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       379334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31161922975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31161922975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1662636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1662643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.228152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.228152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82149.037458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82148.604338                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       379320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       379320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30782084975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30782084975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.228144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.228143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81150.703825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81150.703825                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.994851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5052665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            387885                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.026193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000431                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994421                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10554861                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10554861                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33120604000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  33120593500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                34811552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1007203                       # Simulator instruction rate (inst/s)
host_mem_usage                                1060348                       # Number of bytes of host memory used
host_op_rate                                  1998222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.92                       # Real time elapsed on the host
host_tick_rate                              154813270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000014                       # Number of instructions simulated
sim_ops                                      21824470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001691                       # Number of seconds simulated
sim_ticks                                  1690948500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          845                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       150392                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       145351                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       147187                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1836                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          151124                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             388                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          516                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            745701                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           991619                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1027                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             147777                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        119053                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        26490                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1959159                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      3327956                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.588697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.709233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2805695     84.31%     84.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       135482      4.07%     88.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        75342      2.26%     90.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        87397      2.63%     93.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        69085      2.08%     95.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        34557      1.04%     96.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          162      0.00%     96.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1183      0.04%     96.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       119053      3.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      3327956                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                497                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          125                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1957774                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                305427                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1246      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1462722     74.66%     74.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        45326      2.31%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           41      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           41      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           48      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           18      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           26      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           95      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            2      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       305307     15.58%     92.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       144039      7.35%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          120      0.01%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          128      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1959159                       # Class of committed instruction
system.switch_cpus.commit.refs                 449594                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1959159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.381887                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.381887                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2995515                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1991449                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            85760                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            108864                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1072                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        141108                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              307978                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    78                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              145082                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   284                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              151124                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             23065                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3286796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                1019868                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1254                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            2144                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.044686                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        42926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       145739                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.301567                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      3332319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.599590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.914025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2996896     89.93%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             6103      0.18%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             4867      0.15%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             5205      0.16%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           139477      4.19%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             5050      0.15%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4376      0.13%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             5600      0.17%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           164745      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3332319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               664                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              324                       # number of floating regfile writes
system.switch_cpus.idleCycles                   49578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1208                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           148806                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.583764                       # Inst execution rate
system.switch_cpus.iew.exec_refs               453214                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             145082                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           55134                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        309008                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           60                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           85                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       145868                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1985611                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        308132                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1220                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1974229                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1009                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1072                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1204                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          195                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3584                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1701                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           78                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1760789                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1973150                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.778203                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1370251                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.583445                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1973523                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2601570                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1722954                       # number of integer regfile writes
system.switch_cpus.ipc                       0.295693                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.295693                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1813      0.09%      0.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1474175     74.62%     74.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        45394      2.30%     77.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            42      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           45      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          174      0.01%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           52      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           30      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           99      0.01%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            2      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       308253     15.60%     92.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       145090      7.34%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          153      0.01%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          132      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1975454                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             727                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1435                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          661                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         1113                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 271                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000137                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             159     58.67%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             48     17.71%     76.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            45     16.61%     92.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           14      5.17%     98.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            5      1.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1973185                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      7282124                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1972489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2011044                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1985495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1975454                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        26518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           66                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        33903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      3332319                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.592817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.592870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2796054     83.91%     83.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       107230      3.22%     87.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        99513      2.99%     90.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61476      1.84%     91.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        50275      1.51%     93.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        93586      2.81%     96.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        70801      2.12%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        36138      1.08%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        17246      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3332319                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.584126                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               23259                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   219                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          165                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           75                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       309008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       145868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          752064                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             27                       # number of misc regfile writes
system.switch_cpus.numCycles                  3381897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           83320                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2699670                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          87648                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           132274                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             89                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           114                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4139592                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1988958                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2736290                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            202815                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2783990                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           1072                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2911905                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            36726                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          905                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2629174                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          933                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           33                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            677300                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              5194279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3975650                       # The number of ROB writes
system.switch_cpus.timesIdled                     535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        18603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        37206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18252                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17467                       # Transaction distribution
system.membus.trans_dist::CleanEvict              808                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16883                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16883                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18267                       # Request fanout histogram
system.membus.reqLayer2.occupancy           106793500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96455750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1690948500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          782                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           782                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        53463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 55809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       100096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2262336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2362432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           36251                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1117888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            54854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332774                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471249                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36601     66.72%     66.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18252     33.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           36913000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          26731500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1173000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst          192                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          144                       # number of demand (read+write) hits
system.l2.demand_hits::total                      336                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          192                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          144                       # number of overall hits
system.l2.overall_hits::total                     336                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          590                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17677                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18267                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          590                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17677                       # number of overall misses
system.l2.overall_misses::total                 18267                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     47577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1410859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1458436000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     47577000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1410859000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1458436000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        17821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18603                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        17821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18603                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.754476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.991920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.754476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.991920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80638.983051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79813.260169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79839.929928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80638.983051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79813.260169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79839.929928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17467                       # number of writebacks
system.l2.writebacks::total                     17467                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        17677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18267                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        17677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18267                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     41677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1234089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1275766000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     41677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1234089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1275766000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.754476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.991920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.754476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.991920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70638.983051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69813.260169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69839.929928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70638.983051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69813.260169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69839.929928                       # average overall mshr miss latency
system.l2.replacements                          36251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17528                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              782                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          782                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          276                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           276                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16883                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1345867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1345867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        16892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79717.289581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79717.289581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1177037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1177037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69717.289581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69717.289581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     47577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.754476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80638.983051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80638.983051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     41677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.754476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70638.983051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70638.983051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     64992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.854682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81853.904282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81853.904282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     57052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     57052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.854682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71853.904282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71853.904282                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                       39781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.089681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     124.881084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    10.182911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   120.936005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.039777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.472406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    333891                       # Number of tag accesses
system.l2.tags.data_accesses                   333891                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst        37760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1131328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1169088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        37760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1117888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1117888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        17677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     22330662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    669049353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             691380015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     22330662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22330662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      661101151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            661101151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      661101151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     22330662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    669049353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1352481167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000050243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1087                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1087                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               53233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16374                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17467                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1025                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    188286000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   91250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               530473500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10317.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29067.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    811.879218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   654.004973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.670468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          171      6.07%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          228      8.10%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      2.42%     16.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          202      7.18%     23.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      2.95%     26.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.67%     27.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      1.10%     28.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      1.92%     30.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1959     69.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.782889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.315883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.330797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              6      0.55%      0.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1066     98.07%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             3      0.28%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             2      0.18%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      0.09%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1087                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.335488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1054     96.96%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.18%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      2.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1087                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1168000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1117184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1169088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1117888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       690.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       660.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    691.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    661.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1690948000                       # Total gap between requests
system.mem_ctrls.avgGap                      47320.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        37760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1130240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1117184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 22330662.347197446972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 668405927.205943822861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 660684816.835048437119                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        17677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     17361500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    513112000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41824939000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29426.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29027.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2394511.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9703260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5149815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            64281420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           44631000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     133376880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        439988130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        278807520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          975938025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.154198                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    718638500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     56420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    915890000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10395840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5533110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            66023580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46489320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     133376880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        466560960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        256430400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          984810090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.400996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    660173500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     56420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    974355000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1690948500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1025979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1025987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1025979                       # number of overall hits
system.cpu.icache.overall_hits::total         1025987                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5155                       # number of overall misses
system.cpu.icache.overall_misses::total          5157                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    267122995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    267122995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    267122995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    267122995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1031134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1031144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1031134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1031144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51818.233754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51798.137483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51818.233754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51798.137483                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1263                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3894                       # number of writebacks
system.cpu.icache.writebacks::total              3894                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1199                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3956                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3956                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3956                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3956                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    201115495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    201115495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    201115495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    201115495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003837                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50838.092770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50838.092770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50838.092770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50838.092770                       # average overall mshr miss latency
system.cpu.icache.replacements                   3894                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1025979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1025987                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5157                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    267122995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    267122995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1031134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1031144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51818.233754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51798.137483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3956                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3956                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    201115495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    201115495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50838.092770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50838.092770                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1029945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            260.218545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000289                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.993551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2066246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2066246                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5116172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5116177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5116172                       # number of overall hits
system.cpu.dcache.overall_hits::total         5116177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       419147                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         419149                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       419147                       # number of overall misses
system.cpu.dcache.overall_misses::total        419149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  33794990975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33794990975                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  33794990975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33794990975                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5535319                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5535326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5535319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5535326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.075722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.075723                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.075722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.075723                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80628.015887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80627.631165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80628.015887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80627.631165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37990                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1370                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.790795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.384615                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       400195                       # number of writebacks
system.cpu.dcache.writebacks::total            400195                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13379                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       405768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       405768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405768                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32650619975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32650619975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  32650619975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32650619975                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.073305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.073305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80466.226945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80466.226945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80466.226945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80466.226945                       # average overall mshr miss latency
system.cpu.dcache.replacements                 405706                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3705625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3705625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        22920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1244748500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1244748500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3728545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3728545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54308.398778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54308.398778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        13364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    497234500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    497234500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52033.748430                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52033.748430                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1410547                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1410552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       396227                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       396229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  32550242475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32550242475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1806774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1806781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.219301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.219301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82150.490691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82150.076029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       396212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       396212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  32153385475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32153385475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.219293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.219292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81151.972871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81151.972871                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.995102                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5521947                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            405770                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.608564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11476422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11476422                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34811552500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  34811542000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
