module Registers_File(clk, reset, Rs1, Rs2, Rd, Write_data, RegWrite, Read_data1, Read_data2);

input clk, reset, Regwrite;  //input 1 bit
input [19:15] Rs1;
input [24:20] Rs2;
inout [11:7] Rd;
input [31:0] Write_data;
output [31:0] Read_data1, Read_data2;

reg [31:0] Register [31:0] ; // 32 regs 32 bit wide

integer k;

assign Read_data1<=Register[Rs1];
assign Read_data2<=Register[Rs2];

always @ (posedge clk)
begin

if (reset)


	begin 

				for (k=0; k<32; k=k+1)

				begin

				Register[k] = 32'h0;	


				end

	end
else if (RegWrite==1'b1) Register[Rd] = Write_data;

end



endmodule

;