Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:343]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:346]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=7.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=2499)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=2499)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=2499)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=2499,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=2499,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
