LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY ADD1 IS 
PORT (CLK:IN STD_LOGIC;
        PCIN: IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
        PCOUT:OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
        --QB:OUT STD_LOGIC);
END ADD1;

ARCHITECTURE behav OF ADD1 IS
BEGIN 

PROCESS (CLK)
BEGIN 
    IF CLK'EVENT AND CLK='1' then
		PCout<=PC+1;
		end if;
    END IF; 
   
END PROCESS;
END behav;
