<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="design_1_VHDL_74HC595_Matrix_0_2_synth_1" LaunchPart="xc7z007sclg225-1" LaunchTime="1589037482">
  <File Type="PA-TCL" Name="design_1_VHDL_74HC595_Matrix_0_2.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_VHDL_74HC595_Matrix_0_2_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_1_VHDL_74HC595_Matrix_0_2_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_VHDL_74HC595_Matrix_0_2.vds"/>
  <File Type="RDS-UTIL" Name="design_1_VHDL_74HC595_Matrix_0_2_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_VHDL_74HC595_Matrix_0_2_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_VHDL_74HC595_Matrix_0_2.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_VHDL_74HC595_Matrix_0_2_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_1_VHDL_74HC595_Matrix_0_2_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_VHDL_74HC595_Matrix_0_2">
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_VHDL_74HC595_Matrix_0_2/design_1_VHDL_74HC595_Matrix_0_2.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="design_1_VHDL_74HC595_Matrix_0_2"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_VHDL_74HC595_Matrix_0_2">
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_VHDL_74HC595_Matrix_0_2/design_1_VHDL_74HC595_Matrix_0_2.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="design_1_VHDL_74HC595_Matrix_0_2"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/impl_1/design_1_wrapper_routed.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PRUNDIR/impl_1/design_1_wrapper_routed.dcp"/>
        <Attr Name="ImportTime" Val="1589037474"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="impl_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PRUNDIR/synth_1/design_1_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1589037474"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
