

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4'
================================================================
* Date:           Sat Oct 29 23:33:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_3_VITIS_LOOP_62_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    129|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|     73|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     73|    192|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_109_p2       |         +|   0|  0|  34|          34|           1|
    |add_ln60_fu_126_p2         |         +|   0|  0|  32|          32|           1|
    |add_ln62_fu_181_p2         |         +|   0|  0|   4|           3|           1|
    |add_ln64_fu_170_p2         |         +|   0|  0|   7|           7|           7|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln60_fu_104_p2        |      icmp|   0|  0|  12|          34|          34|
    |icmp_ln62_fu_132_p2        |      icmp|   0|  0|   2|           3|           4|
    |select_ln60_1_fu_150_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln60_fu_138_p3      |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 129|         117|          84|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |col_fu_52                |   9|          2|   32|         64|
    |indvar_flatten13_fu_56   |   9|          2|   34|         68|
    |output_r_blk_n           |   9|          2|    1|          2|
    |row_fu_48                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   73|        146|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |col_fu_52                |  32|   0|   32|          0|
    |indvar_flatten13_fu_56   |  34|   0|   34|          0|
    |row_fu_48                |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  73|   0|   73|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|output_r_dout            |   in|   32|     ap_fifo|                                                                  output_r|       pointer|
|output_r_num_data_valid  |   in|    2|     ap_fifo|                                                                  output_r|       pointer|
|output_r_fifo_cap        |   in|    2|     ap_fifo|                                                                  output_r|       pointer|
|output_r_empty_n         |   in|    1|     ap_fifo|                                                                  output_r|       pointer|
|output_r_read            |  out|    1|     ap_fifo|                                                                  output_r|       pointer|
|bound                    |   in|   34|     ap_none|                                                                     bound|        scalar|
|buff_address0            |  out|    7|   ap_memory|                                                                      buff|         array|
|buff_ce0                 |  out|    1|   ap_memory|                                                                      buff|         array|
|buff_we0                 |  out|    1|   ap_memory|                                                                      buff|         array|
|buff_d0                  |  out|   32|   ap_memory|                                                                      buff|         array|
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

