{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698951199657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698951199657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 15:53:19 2023 " "Processing started: Thu Nov 02 15:53:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698951199657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698951199657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map laboratorio -c laboratorio --generate_functional_sim_netlist " "Command: quartus_map laboratorio -c laboratorio --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698951199657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698951200093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavioral " "Found design unit 1: D_FF-behavioral" {  } { { "D_FF.vhd" "" { Text "G:/2. TYDD 2/D_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698951200858 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "G:/2. TYDD 2/D_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698951200858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698951200858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_D_FF-comportamiento " "Found design unit 1: tb_D_FF-comportamiento" {  } { { "tb_D_FF.vhd" "" { Text "G:/2. TYDD 2/tb_D_FF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698951200873 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_D_FF " "Found entity 1: tb_D_FF" {  } { { "tb_D_FF.vhd" "" { Text "G:/2. TYDD 2/tb_D_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698951200873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698951200873 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" tb_D_FF.vhd(24) " "VHDL error at tb_D_FF.vhd(24): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "tb_D_FF.vhd" "" { Text "G:/2. TYDD 2/tb_D_FF.vhd" 24 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1698951200873 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" tb_D_FF.vhd(25) " "VHDL error at tb_D_FF.vhd(25): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "tb_D_FF.vhd" "" { Text "G:/2. TYDD 2/tb_D_FF.vhd" 25 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1698951200889 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" tb_D_FF.vhd(26) " "VHDL error at tb_D_FF.vhd(26): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "tb_D_FF.vhd" "" { Text "G:/2. TYDD 2/tb_D_FF.vhd" 26 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1698951200889 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Q tb_D_FF.vhd(26) " "VHDL error at tb_D_FF.vhd(26): cannot associate formal port \"Q\" of mode \"out\" with an expression" {  } { { "tb_D_FF.vhd" "" { Text "G:/2. TYDD 2/tb_D_FF.vhd" 26 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1698951200889 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698951200951 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 02 15:53:20 2023 " "Processing ended: Thu Nov 02 15:53:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698951200951 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698951200951 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698951200951 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698951200951 ""}
