// Seed: 2247055906
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  if (-1) wire id_4;
  else id_5(1, 1);
endmodule
module module_2;
  id_1(
      (id_2)
  );
  wire id_3, id_4, id_5;
endmodule
module module_3 (
    input supply1 id_0,
    output logic id_1,
    output tri0 id_2,
    input tri1 id_3
);
  always @(negedge -1'b0) @(posedge 1 or posedge $display(1)) id_1 <= 1'b0;
  module_2 modCall_1 ();
endmodule
