Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 17:12:37 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/mmul_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160tfbg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|             Instance             |                    Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                     |                                       (top) |        341 |        334 |       0 |    7 | 1035 |      0 |      0 |          1 |
|   bd_0_i                         |                                        bd_0 |        341 |        334 |       0 |    7 | 1035 |      0 |      0 |          1 |
|     hls_inst                     |                             bd_0_hls_inst_0 |        341 |        334 |       0 |    7 | 1035 |      0 |      0 |          1 |
|       inst                       |                        bd_0_hls_inst_0_mmul |        341 |        334 |       0 |    7 | 1035 |      0 |      0 |          1 |
|         (inst)                   |                        bd_0_hls_inst_0_mmul |        115 |        108 |       0 |    7 | 1034 |      0 |      0 |          1 |
|         flow_control_loop_pipe_U | bd_0_hls_inst_0_mmul_flow_control_loop_pipe |         27 |         27 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux_43_16_1_1_U14        |          bd_0_hls_inst_0_mmul_mux_43_16_1_1 |        199 |        199 |       0 |    0 |    0 |      0 |      0 |          0 |
+----------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


