<?xml version="1.0" encoding="utf-8"?>
<device>
  <!-- Created by tixml2svd; https://github.com/dhoove/tixml2svd -->
  <name>TM4C129ENCPDT</name>
  <version>1.0</version>
  <description></description>
  <cpu>
    <name>CORTEX_M4</name>
    <revision>1.0</revision>
    <endian>other</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>true</fpuPresent>
    <nvicPrioBits>3</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>WATCHDOG0</name>
      <baseAddress>0x40000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Watchdog Timer register offsets</description>
      <registers>
        <register>
          <name>WDT_LOAD</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Watchdog Load</description>
          <fields>
            <field>
              <name>WDT_LOAD</name>
              <description>[31:0] Watchdog Load Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_VALUE</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Watchdog Value</description>
          <fields>
            <field>
              <name>WDT_VALUE</name>
              <description>[31:0] Watchdog Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_CTL</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>Watchdog Control</description>
          <fields>
            <field>
              <name>WDT_CTL_INTEN</name>
              <description>[0:0] Watchdog Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>WDT_CTL_RESEN</name>
              <description>[1:1] Watchdog Reset Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>WDT_CTL_INTTYPE</name>
              <description>[2:2] Watchdog Interrupt Type</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>WDT_CTL_WRC</name>
              <description>[31:31] Write Complete</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_ICR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>Watchdog Interrupt Clear</description>
          <fields>
            <field>
              <name>WDT_ICR</name>
              <description>[31:0] Watchdog Interrupt Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_RIS</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>Watchdog Raw Interrupt Status</description>
          <fields>
            <field>
              <name>WDT_RIS_WDTRIS</name>
              <description>[0:0] Watchdog Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_MIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>Watchdog Masked Interrupt Status</description>
          <fields>
            <field>
              <name>WDT_MIS_WDTMIS</name>
              <description>[0:0] Watchdog Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_TEST</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>Watchdog Test</description>
          <fields>
            <field>
              <name>WDT_TEST_STALL</name>
              <description>[8:8] Watchdog Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_LOCK</name>
          <addressOffset>0x00000C00</addressOffset>
          <size>32</size>
          <description>Watchdog Lock</description>
          <fields>
            <field>
              <name>WDT_LOCK</name>
              <description>[31:0] Watchdog Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>Unlocked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>Locked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_LOCK_UNLOCK</name>
                  <value>0x1ACCE551</value>
                  <description>Unlocks the watchdog timer</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>WATCHDOG1</name>
      <baseAddress>0x40001000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Watchdog Timer register offsets</description>
      <registers>
        <register>
          <name>WDT_LOAD</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Watchdog Load</description>
          <fields>
            <field>
              <name>WDT_LOAD</name>
              <description>[31:0] Watchdog Load Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_VALUE</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Watchdog Value</description>
          <fields>
            <field>
              <name>WDT_VALUE</name>
              <description>[31:0] Watchdog Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_CTL</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>Watchdog Control</description>
          <fields>
            <field>
              <name>WDT_CTL_INTEN</name>
              <description>[0:0] Watchdog Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>WDT_CTL_RESEN</name>
              <description>[1:1] Watchdog Reset Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>WDT_CTL_INTTYPE</name>
              <description>[2:2] Watchdog Interrupt Type</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>WDT_CTL_WRC</name>
              <description>[31:31] Write Complete</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_ICR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>Watchdog Interrupt Clear</description>
          <fields>
            <field>
              <name>WDT_ICR</name>
              <description>[31:0] Watchdog Interrupt Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_RIS</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>Watchdog Raw Interrupt Status</description>
          <fields>
            <field>
              <name>WDT_RIS_WDTRIS</name>
              <description>[0:0] Watchdog Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_MIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>Watchdog Masked Interrupt Status</description>
          <fields>
            <field>
              <name>WDT_MIS_WDTMIS</name>
              <description>[0:0] Watchdog Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_TEST</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>Watchdog Test</description>
          <fields>
            <field>
              <name>WDT_TEST_STALL</name>
              <description>[8:8] Watchdog Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>WDT_LOCK</name>
          <addressOffset>0x00000C00</addressOffset>
          <size>32</size>
          <description>Watchdog Lock</description>
          <fields>
            <field>
              <name>WDT_LOCK</name>
              <description>[31:0] Watchdog Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>Unlocked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>Locked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_LOCK_UNLOCK</name>
                  <value>0x1ACCE551</value>
                  <description>Unlocks the watchdog timer</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SSI0</name>
      <baseAddress>0x40008000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>SSI register offsets</description>
      <registers>
        <register>
          <name>SSI_CR0</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>SSI Control 0</description>
          <fields>
            <field>
              <name>SSI_CR0_DSS</name>
              <description>[3:0] SSI Data Size Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_4</name>
                  <value>0x00000003</value>
                  <description>4-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_5</name>
                  <value>0x00000004</value>
                  <description>5-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_6</name>
                  <value>0x00000005</value>
                  <description>6-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_7</name>
                  <value>0x00000006</value>
                  <description>7-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_8</name>
                  <value>0x00000007</value>
                  <description>8-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_9</name>
                  <value>0x00000008</value>
                  <description>9-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_10</name>
                  <value>0x00000009</value>
                  <description>10-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_11</name>
                  <value>0x0000000A</value>
                  <description>11-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_12</name>
                  <value>0x0000000B</value>
                  <description>12-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_13</name>
                  <value>0x0000000C</value>
                  <description>13-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_14</name>
                  <value>0x0000000D</value>
                  <description>14-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_15</name>
                  <value>0x0000000E</value>
                  <description>15-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_16</name>
                  <value>0x0000000F</value>
                  <description>16-bit data</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_FRF</name>
              <description>[5:4] SSI Frame Format Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_MOTO</name>
                  <value>0x00000000</value>
                  <description>Freescale SPI Frame Format</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_TI</name>
                  <value>0x00000010</value>
                  <description>Synchronous Serial Frame Format</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_SPO</name>
              <description>[6:6] SSI Serial Clock Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SPH</name>
              <description>[7:7] SSI Serial Clock Phase</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SCR</name>
              <description>[15:8] SSI Serial Clock Rate</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CR1</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>SSI Control 1</description>
          <fields>
            <field>
              <name>SSI_CR1_LBM</name>
              <description>[0:0] SSI Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_SSE</name>
              <description>[1:1] SSI Synchronous Serial Port Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MS</name>
              <description>[2:2] SSI Master/Slave Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MODE</name>
              <description>[7:6] SSI Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_BI</name>
                  <value>0x00000040</value>
                  <description>Bi-SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_QUAD</name>
                  <value>0x00000080</value>
                  <description>Quad-SSI Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_ADVANCED</name>
                  <value>0x000000C0</value>
                  <description>Advanced SSI Mode with 8-bit packet size</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR1_DIR</name>
              <description>[8:8] SSI Direction of Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_HSCLKEN</name>
              <description>[9:9] High Speed Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_FSSHLDFRM</name>
              <description>[10:10] FSS Hold Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOM</name>
              <description>[11:11] Stop Frame (End of Message)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>SSI Data</description>
          <fields>
            <field>
              <name>SSI_DR_DATA</name>
              <description>[15:0] SSI Receive/Transmit Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_SR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>SSI Status</description>
          <fields>
            <field>
              <name>SSI_SR_TFE</name>
              <description>[0:0] SSI Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_SR_TNF</name>
              <description>[1:1] SSI Transmit FIFO Not Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RNE</name>
              <description>[2:2] SSI Receive FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RFF</name>
              <description>[3:3] SSI Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_SR_BSY</name>
              <description>[4:4] SSI Busy Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CPSR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>SSI Clock Prescale</description>
          <fields>
            <field>
              <name>SSI_CPSR_CPSDVSR</name>
              <description>[7:0] SSI Clock Prescale Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_IM</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Mask</description>
          <fields>
            <field>
              <name>SSI_IM_RORIM</name>
              <description>[0:0] SSI Receive Overrun Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RTIM</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RXIM</name>
              <description>[2:2] SSI Receive FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_IM_TXIM</name>
              <description>[3:3] SSI Transmit FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMARXIM</name>
              <description>[4:4] SSI Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMATXIM</name>
              <description>[5:5] SSI Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_IM_EOTIM</name>
              <description>[6:6] End of Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_RIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>SSI Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_RIS_RORRIS</name>
              <description>[0:0] SSI Receive Overrun Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RTRIS</name>
              <description>[1:1] SSI Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RXRIS</name>
              <description>[2:2] SSI Receive FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_TXRIS</name>
              <description>[3:3] SSI Transmit FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMARXRIS</name>
              <description>[4:4] SSI Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMATXRIS</name>
              <description>[5:5] SSI Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_EOTRIS</name>
              <description>[6:6] End of Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_MIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>SSI Masked Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_MIS_RORMIS</name>
              <description>[0:0] SSI Receive Overrun Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RTMIS</name>
              <description>[1:1] SSI Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RXMIS</name>
              <description>[2:2] SSI Receive FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_TXMIS</name>
              <description>[3:3] SSI Transmit FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMARXMIS</name>
              <description>[4:4] SSI Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMATXMIS</name>
              <description>[5:5] SSI Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_EOTMIS</name>
              <description>[6:6] End of Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_ICR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Clear</description>
          <fields>
            <field>
              <name>SSI_ICR_RORIC</name>
              <description>[0:0] SSI Receive Overrun Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_RTIC</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMARXIC</name>
              <description>[4:4] SSI Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMATXIC</name>
              <description>[5:5] SSI Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_EOTIC</name>
              <description>[6:6] End of Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DMACTL</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>SSI DMA Control</description>
          <fields>
            <field>
              <name>SSI_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>SSI Peripheral Properties</description>
          <fields>
            <field>
              <name>SSI_PP_HSCLK</name>
              <description>[0:0] High Speed Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_PP_MODE</name>
              <description>[2:1] Mode of Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_PP_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBI</name>
                  <value>0x00000002</value>
                  <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBIQUAD</name>
                  <value>0x00000004</value>
                  <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_PP_FSSHLDFRM</name>
              <description>[3:3] FSS Hold Frame Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>SSI Clock Configuration</description>
          <fields>
            <field>
              <name>SSI_CC_CS</name>
              <description>[3:0] SSI Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CC_CS_SYSPLL</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SSI1</name>
      <baseAddress>0x40009000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>SSI register offsets</description>
      <registers>
        <register>
          <name>SSI_CR0</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>SSI Control 0</description>
          <fields>
            <field>
              <name>SSI_CR0_DSS</name>
              <description>[3:0] SSI Data Size Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_4</name>
                  <value>0x00000003</value>
                  <description>4-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_5</name>
                  <value>0x00000004</value>
                  <description>5-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_6</name>
                  <value>0x00000005</value>
                  <description>6-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_7</name>
                  <value>0x00000006</value>
                  <description>7-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_8</name>
                  <value>0x00000007</value>
                  <description>8-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_9</name>
                  <value>0x00000008</value>
                  <description>9-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_10</name>
                  <value>0x00000009</value>
                  <description>10-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_11</name>
                  <value>0x0000000A</value>
                  <description>11-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_12</name>
                  <value>0x0000000B</value>
                  <description>12-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_13</name>
                  <value>0x0000000C</value>
                  <description>13-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_14</name>
                  <value>0x0000000D</value>
                  <description>14-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_15</name>
                  <value>0x0000000E</value>
                  <description>15-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_16</name>
                  <value>0x0000000F</value>
                  <description>16-bit data</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_FRF</name>
              <description>[5:4] SSI Frame Format Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_MOTO</name>
                  <value>0x00000000</value>
                  <description>Freescale SPI Frame Format</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_TI</name>
                  <value>0x00000010</value>
                  <description>Synchronous Serial Frame Format</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_SPO</name>
              <description>[6:6] SSI Serial Clock Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SPH</name>
              <description>[7:7] SSI Serial Clock Phase</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SCR</name>
              <description>[15:8] SSI Serial Clock Rate</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CR1</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>SSI Control 1</description>
          <fields>
            <field>
              <name>SSI_CR1_LBM</name>
              <description>[0:0] SSI Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_SSE</name>
              <description>[1:1] SSI Synchronous Serial Port Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MS</name>
              <description>[2:2] SSI Master/Slave Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MODE</name>
              <description>[7:6] SSI Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_BI</name>
                  <value>0x00000040</value>
                  <description>Bi-SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_QUAD</name>
                  <value>0x00000080</value>
                  <description>Quad-SSI Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_ADVANCED</name>
                  <value>0x000000C0</value>
                  <description>Advanced SSI Mode with 8-bit packet size</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR1_DIR</name>
              <description>[8:8] SSI Direction of Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_HSCLKEN</name>
              <description>[9:9] High Speed Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_FSSHLDFRM</name>
              <description>[10:10] FSS Hold Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOM</name>
              <description>[11:11] Stop Frame (End of Message)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>SSI Data</description>
          <fields>
            <field>
              <name>SSI_DR_DATA</name>
              <description>[15:0] SSI Receive/Transmit Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_SR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>SSI Status</description>
          <fields>
            <field>
              <name>SSI_SR_TFE</name>
              <description>[0:0] SSI Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_SR_TNF</name>
              <description>[1:1] SSI Transmit FIFO Not Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RNE</name>
              <description>[2:2] SSI Receive FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RFF</name>
              <description>[3:3] SSI Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_SR_BSY</name>
              <description>[4:4] SSI Busy Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CPSR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>SSI Clock Prescale</description>
          <fields>
            <field>
              <name>SSI_CPSR_CPSDVSR</name>
              <description>[7:0] SSI Clock Prescale Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_IM</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Mask</description>
          <fields>
            <field>
              <name>SSI_IM_RORIM</name>
              <description>[0:0] SSI Receive Overrun Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RTIM</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RXIM</name>
              <description>[2:2] SSI Receive FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_IM_TXIM</name>
              <description>[3:3] SSI Transmit FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMARXIM</name>
              <description>[4:4] SSI Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMATXIM</name>
              <description>[5:5] SSI Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_IM_EOTIM</name>
              <description>[6:6] End of Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_RIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>SSI Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_RIS_RORRIS</name>
              <description>[0:0] SSI Receive Overrun Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RTRIS</name>
              <description>[1:1] SSI Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RXRIS</name>
              <description>[2:2] SSI Receive FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_TXRIS</name>
              <description>[3:3] SSI Transmit FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMARXRIS</name>
              <description>[4:4] SSI Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMATXRIS</name>
              <description>[5:5] SSI Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_EOTRIS</name>
              <description>[6:6] End of Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_MIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>SSI Masked Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_MIS_RORMIS</name>
              <description>[0:0] SSI Receive Overrun Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RTMIS</name>
              <description>[1:1] SSI Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RXMIS</name>
              <description>[2:2] SSI Receive FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_TXMIS</name>
              <description>[3:3] SSI Transmit FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMARXMIS</name>
              <description>[4:4] SSI Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMATXMIS</name>
              <description>[5:5] SSI Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_EOTMIS</name>
              <description>[6:6] End of Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_ICR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Clear</description>
          <fields>
            <field>
              <name>SSI_ICR_RORIC</name>
              <description>[0:0] SSI Receive Overrun Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_RTIC</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMARXIC</name>
              <description>[4:4] SSI Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMATXIC</name>
              <description>[5:5] SSI Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_EOTIC</name>
              <description>[6:6] End of Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DMACTL</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>SSI DMA Control</description>
          <fields>
            <field>
              <name>SSI_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>SSI Peripheral Properties</description>
          <fields>
            <field>
              <name>SSI_PP_HSCLK</name>
              <description>[0:0] High Speed Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_PP_MODE</name>
              <description>[2:1] Mode of Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_PP_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBI</name>
                  <value>0x00000002</value>
                  <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBIQUAD</name>
                  <value>0x00000004</value>
                  <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_PP_FSSHLDFRM</name>
              <description>[3:3] FSS Hold Frame Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>SSI Clock Configuration</description>
          <fields>
            <field>
              <name>SSI_CC_CS</name>
              <description>[3:0] SSI Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CC_CS_SYSPLL</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SSI2</name>
      <baseAddress>0x4000A000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>SSI register offsets</description>
      <registers>
        <register>
          <name>SSI_CR0</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>SSI Control 0</description>
          <fields>
            <field>
              <name>SSI_CR0_DSS</name>
              <description>[3:0] SSI Data Size Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_4</name>
                  <value>0x00000003</value>
                  <description>4-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_5</name>
                  <value>0x00000004</value>
                  <description>5-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_6</name>
                  <value>0x00000005</value>
                  <description>6-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_7</name>
                  <value>0x00000006</value>
                  <description>7-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_8</name>
                  <value>0x00000007</value>
                  <description>8-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_9</name>
                  <value>0x00000008</value>
                  <description>9-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_10</name>
                  <value>0x00000009</value>
                  <description>10-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_11</name>
                  <value>0x0000000A</value>
                  <description>11-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_12</name>
                  <value>0x0000000B</value>
                  <description>12-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_13</name>
                  <value>0x0000000C</value>
                  <description>13-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_14</name>
                  <value>0x0000000D</value>
                  <description>14-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_15</name>
                  <value>0x0000000E</value>
                  <description>15-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_16</name>
                  <value>0x0000000F</value>
                  <description>16-bit data</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_FRF</name>
              <description>[5:4] SSI Frame Format Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_MOTO</name>
                  <value>0x00000000</value>
                  <description>Freescale SPI Frame Format</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_TI</name>
                  <value>0x00000010</value>
                  <description>Synchronous Serial Frame Format</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_SPO</name>
              <description>[6:6] SSI Serial Clock Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SPH</name>
              <description>[7:7] SSI Serial Clock Phase</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SCR</name>
              <description>[15:8] SSI Serial Clock Rate</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CR1</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>SSI Control 1</description>
          <fields>
            <field>
              <name>SSI_CR1_LBM</name>
              <description>[0:0] SSI Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_SSE</name>
              <description>[1:1] SSI Synchronous Serial Port Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MS</name>
              <description>[2:2] SSI Master/Slave Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MODE</name>
              <description>[7:6] SSI Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_BI</name>
                  <value>0x00000040</value>
                  <description>Bi-SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_QUAD</name>
                  <value>0x00000080</value>
                  <description>Quad-SSI Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_ADVANCED</name>
                  <value>0x000000C0</value>
                  <description>Advanced SSI Mode with 8-bit packet size</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR1_DIR</name>
              <description>[8:8] SSI Direction of Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_HSCLKEN</name>
              <description>[9:9] High Speed Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_FSSHLDFRM</name>
              <description>[10:10] FSS Hold Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOM</name>
              <description>[11:11] Stop Frame (End of Message)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>SSI Data</description>
          <fields>
            <field>
              <name>SSI_DR_DATA</name>
              <description>[15:0] SSI Receive/Transmit Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_SR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>SSI Status</description>
          <fields>
            <field>
              <name>SSI_SR_TFE</name>
              <description>[0:0] SSI Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_SR_TNF</name>
              <description>[1:1] SSI Transmit FIFO Not Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RNE</name>
              <description>[2:2] SSI Receive FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RFF</name>
              <description>[3:3] SSI Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_SR_BSY</name>
              <description>[4:4] SSI Busy Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CPSR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>SSI Clock Prescale</description>
          <fields>
            <field>
              <name>SSI_CPSR_CPSDVSR</name>
              <description>[7:0] SSI Clock Prescale Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_IM</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Mask</description>
          <fields>
            <field>
              <name>SSI_IM_RORIM</name>
              <description>[0:0] SSI Receive Overrun Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RTIM</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RXIM</name>
              <description>[2:2] SSI Receive FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_IM_TXIM</name>
              <description>[3:3] SSI Transmit FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMARXIM</name>
              <description>[4:4] SSI Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMATXIM</name>
              <description>[5:5] SSI Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_IM_EOTIM</name>
              <description>[6:6] End of Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_RIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>SSI Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_RIS_RORRIS</name>
              <description>[0:0] SSI Receive Overrun Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RTRIS</name>
              <description>[1:1] SSI Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RXRIS</name>
              <description>[2:2] SSI Receive FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_TXRIS</name>
              <description>[3:3] SSI Transmit FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMARXRIS</name>
              <description>[4:4] SSI Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMATXRIS</name>
              <description>[5:5] SSI Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_EOTRIS</name>
              <description>[6:6] End of Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_MIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>SSI Masked Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_MIS_RORMIS</name>
              <description>[0:0] SSI Receive Overrun Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RTMIS</name>
              <description>[1:1] SSI Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RXMIS</name>
              <description>[2:2] SSI Receive FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_TXMIS</name>
              <description>[3:3] SSI Transmit FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMARXMIS</name>
              <description>[4:4] SSI Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMATXMIS</name>
              <description>[5:5] SSI Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_EOTMIS</name>
              <description>[6:6] End of Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_ICR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Clear</description>
          <fields>
            <field>
              <name>SSI_ICR_RORIC</name>
              <description>[0:0] SSI Receive Overrun Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_RTIC</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMARXIC</name>
              <description>[4:4] SSI Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMATXIC</name>
              <description>[5:5] SSI Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_EOTIC</name>
              <description>[6:6] End of Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DMACTL</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>SSI DMA Control</description>
          <fields>
            <field>
              <name>SSI_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>SSI Peripheral Properties</description>
          <fields>
            <field>
              <name>SSI_PP_HSCLK</name>
              <description>[0:0] High Speed Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_PP_MODE</name>
              <description>[2:1] Mode of Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_PP_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBI</name>
                  <value>0x00000002</value>
                  <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBIQUAD</name>
                  <value>0x00000004</value>
                  <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_PP_FSSHLDFRM</name>
              <description>[3:3] FSS Hold Frame Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>SSI Clock Configuration</description>
          <fields>
            <field>
              <name>SSI_CC_CS</name>
              <description>[3:0] SSI Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CC_CS_SYSPLL</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SSI3</name>
      <baseAddress>0x4000B000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>SSI register offsets</description>
      <registers>
        <register>
          <name>SSI_CR0</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>SSI Control 0</description>
          <fields>
            <field>
              <name>SSI_CR0_DSS</name>
              <description>[3:0] SSI Data Size Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_4</name>
                  <value>0x00000003</value>
                  <description>4-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_5</name>
                  <value>0x00000004</value>
                  <description>5-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_6</name>
                  <value>0x00000005</value>
                  <description>6-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_7</name>
                  <value>0x00000006</value>
                  <description>7-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_8</name>
                  <value>0x00000007</value>
                  <description>8-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_9</name>
                  <value>0x00000008</value>
                  <description>9-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_10</name>
                  <value>0x00000009</value>
                  <description>10-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_11</name>
                  <value>0x0000000A</value>
                  <description>11-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_12</name>
                  <value>0x0000000B</value>
                  <description>12-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_13</name>
                  <value>0x0000000C</value>
                  <description>13-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_14</name>
                  <value>0x0000000D</value>
                  <description>14-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_15</name>
                  <value>0x0000000E</value>
                  <description>15-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_DSS_16</name>
                  <value>0x0000000F</value>
                  <description>16-bit data</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_FRF</name>
              <description>[5:4] SSI Frame Format Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_MOTO</name>
                  <value>0x00000000</value>
                  <description>Freescale SPI Frame Format</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR0_FRF_TI</name>
                  <value>0x00000010</value>
                  <description>Synchronous Serial Frame Format</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR0_SPO</name>
              <description>[6:6] SSI Serial Clock Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SPH</name>
              <description>[7:7] SSI Serial Clock Phase</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SSI_CR0_SCR</name>
              <description>[15:8] SSI Serial Clock Rate</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CR1</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>SSI Control 1</description>
          <fields>
            <field>
              <name>SSI_CR1_LBM</name>
              <description>[0:0] SSI Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_SSE</name>
              <description>[1:1] SSI Synchronous Serial Port Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MS</name>
              <description>[2:2] SSI Master/Slave Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_MODE</name>
              <description>[7:6] SSI Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_BI</name>
                  <value>0x00000040</value>
                  <description>Bi-SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_QUAD</name>
                  <value>0x00000080</value>
                  <description>Quad-SSI Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CR1_MODE_ADVANCED</name>
                  <value>0x000000C0</value>
                  <description>Advanced SSI Mode with 8-bit packet size</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_CR1_DIR</name>
              <description>[8:8] SSI Direction of Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_HSCLKEN</name>
              <description>[9:9] High Speed Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_FSSHLDFRM</name>
              <description>[10:10] FSS Hold Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SSI_CR1_EOM</name>
              <description>[11:11] Stop Frame (End of Message)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>SSI Data</description>
          <fields>
            <field>
              <name>SSI_DR_DATA</name>
              <description>[15:0] SSI Receive/Transmit Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_SR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>SSI Status</description>
          <fields>
            <field>
              <name>SSI_SR_TFE</name>
              <description>[0:0] SSI Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_SR_TNF</name>
              <description>[1:1] SSI Transmit FIFO Not Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RNE</name>
              <description>[2:2] SSI Receive FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_SR_RFF</name>
              <description>[3:3] SSI Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_SR_BSY</name>
              <description>[4:4] SSI Busy Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CPSR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>SSI Clock Prescale</description>
          <fields>
            <field>
              <name>SSI_CPSR_CPSDVSR</name>
              <description>[7:0] SSI Clock Prescale Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_IM</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Mask</description>
          <fields>
            <field>
              <name>SSI_IM_RORIM</name>
              <description>[0:0] SSI Receive Overrun Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RTIM</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_IM_RXIM</name>
              <description>[2:2] SSI Receive FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_IM_TXIM</name>
              <description>[3:3] SSI Transmit FIFO Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMARXIM</name>
              <description>[4:4] SSI Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_IM_DMATXIM</name>
              <description>[5:5] SSI Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_IM_EOTIM</name>
              <description>[6:6] End of Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_RIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>SSI Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_RIS_RORRIS</name>
              <description>[0:0] SSI Receive Overrun Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RTRIS</name>
              <description>[1:1] SSI Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_RXRIS</name>
              <description>[2:2] SSI Receive FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_TXRIS</name>
              <description>[3:3] SSI Transmit FIFO Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMARXRIS</name>
              <description>[4:4] SSI Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_DMATXRIS</name>
              <description>[5:5] SSI Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_RIS_EOTRIS</name>
              <description>[6:6] End of Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_MIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>SSI Masked Interrupt Status</description>
          <fields>
            <field>
              <name>SSI_MIS_RORMIS</name>
              <description>[0:0] SSI Receive Overrun Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RTMIS</name>
              <description>[1:1] SSI Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_RXMIS</name>
              <description>[2:2] SSI Receive FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_TXMIS</name>
              <description>[3:3] SSI Transmit FIFO Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMARXMIS</name>
              <description>[4:4] SSI Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_DMATXMIS</name>
              <description>[5:5] SSI Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_MIS_EOTMIS</name>
              <description>[6:6] End of Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_ICR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>SSI Interrupt Clear</description>
          <fields>
            <field>
              <name>SSI_ICR_RORIC</name>
              <description>[0:0] SSI Receive Overrun Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_RTIC</name>
              <description>[1:1] SSI Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMARXIC</name>
              <description>[4:4] SSI Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_DMATXIC</name>
              <description>[5:5] SSI Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SSI_ICR_EOTIC</name>
              <description>[6:6] End of Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_DMACTL</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>SSI DMA Control</description>
          <fields>
            <field>
              <name>SSI_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>SSI Peripheral Properties</description>
          <fields>
            <field>
              <name>SSI_PP_HSCLK</name>
              <description>[0:0] High Speed Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SSI_PP_MODE</name>
              <description>[2:1] Mode of Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_PP_MODE_LEGACY</name>
                  <value>0x00000000</value>
                  <description>Legacy SSI mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBI</name>
                  <value>0x00000002</value>
                  <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_PP_MODE_ADVBIQUAD</name>
                  <value>0x00000004</value>
                  <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSI_PP_FSSHLDFRM</name>
              <description>[3:3] FSS Hold Frame Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SSI_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>SSI Clock Configuration</description>
          <fields>
            <field>
              <name>SSI_CC_CS</name>
              <description>[3:0] SSI Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SSI_CC_CS_SYSPLL</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SSI_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <baseAddress>0x4000C000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART1</name>
      <baseAddress>0x4000D000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART2</name>
      <baseAddress>0x4000E000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART3</name>
      <baseAddress>0x4000F000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART4</name>
      <baseAddress>0x40010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART5</name>
      <baseAddress>0x40011000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART6</name>
      <baseAddress>0x40012000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART7</name>
      <baseAddress>0x40013000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>UART register offsets</description>
      <registers>
        <register>
          <name>UART_DR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>UART Data</description>
          <fields>
            <field>
              <name>UART_DR_DATA</name>
              <description>[7:0] Data Transmitted or Received</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DR_FE</name>
              <description>[8:8] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_DR_PE</name>
              <description>[9:9] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_DR_BE</name>
              <description>[10:10] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_DR_OE</name>
              <description>[11:11] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RSR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_RSR_FE</name>
              <description>[0:0] UART Framing Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RSR_PE</name>
              <description>[1:1] UART Parity Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RSR_BE</name>
              <description>[2:2] UART Break Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RSR_OE</name>
              <description>[3:3] UART Overrun Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ECR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>UART Receive Status/Error Clear</description>
          <fields>
            <field>
              <name>UART_ECR_DATA</name>
              <description>[7:0] Error Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>UART Flag</description>
          <fields>
            <field>
              <name>UART_FR_CTS</name>
              <description>[0:0] Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_FR_DSR</name>
              <description>[1:1] Data Set Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_FR_DCD</name>
              <description>[2:2] Data Carrier Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_FR_BUSY</name>
              <description>[3:3] UART Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFE</name>
              <description>[4:4] UART Receive FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFF</name>
              <description>[5:5] UART Transmit FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_FR_RXFF</name>
              <description>[6:6] UART Receive FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_FR_TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_FR_RI</name>
              <description>[8:8] Ring Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ILPR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>UART IrDA Low-Power Register</description>
          <fields>
            <field>
              <name>UART_ILPR_ILPDVSR</name>
              <description>[7:0] IrDA Low-Power Divisor</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IBRD</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>UART Integer Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_IBRD_DIVINT</name>
              <description>[15:0] Integer Baud-Rate Divisor</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_FBRD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>UART Fractional Baud-Rate Divisor</description>
          <fields>
            <field>
              <name>UART_FBRD_DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_LCRH</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>UART Line Control</description>
          <fields>
            <field>
              <name>UART_LCRH_BRK</name>
              <description>[0:0] UART Send Break</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_PEN</name>
              <description>[1:1] UART Parity Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_STP2</name>
              <description>[3:3] UART Two Stop Bits Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_LCRH_WLEN</name>
              <description>[6:5] UART Word Length</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_5</name>
                  <value>0x00000000</value>
                  <description>5 bits (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_6</name>
                  <value>0x00000020</value>
                  <description>6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_7</name>
                  <value>0x00000040</value>
                  <description>7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_LCRH_WLEN_8</name>
                  <value>0x00000060</value>
                  <description>8 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_LCRH_SPS</name>
              <description>[7:7] UART Stick Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CTL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>UART Control</description>
          <fields>
            <field>
              <name>UART_CTL_UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIREN</name>
              <description>[1:1] UART SIR Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SIRLP</name>
              <description>[2:2] UART SIR Low-Power Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_CTL_SMART</name>
              <description>[3:3] ISO 7816 Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_CTL_EOT</name>
              <description>[4:4] End of Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_CTL_HSE</name>
              <description>[5:5] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_CTL_LBE</name>
              <description>[7:7] UART Loop Back Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_CTL_TXE</name>
              <description>[8:8] UART Transmit Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RXE</name>
              <description>[9:9] UART Receive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_CTL_DTR</name>
              <description>[10:10] Data Terminal Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTS</name>
              <description>[11:11] Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_CTL_RTSEN</name>
              <description>[14:14] Enable Request to Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>UART_CTL_CTSEN</name>
              <description>[15:15] Enable Clear To Send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IFLS</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>UART Interrupt FIFO Level Select</description>
          <fields>
            <field>
              <name>UART_IFLS_TX</name>
              <description>[2:0] UART Transmit Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_TX1_8</name>
                  <value>0x00000000</value>
                  <description>TX FIFO &amp;lt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX2_8</name>
                  <value>0x00000001</value>
                  <description>TX FIFO &amp;lt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX4_8</name>
                  <value>0x00000002</value>
                  <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX6_8</name>
                  <value>0x00000003</value>
                  <description>TX FIFO &amp;lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_TX7_8</name>
                  <value>0x00000004</value>
                  <description>TX FIFO &amp;lt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_IFLS_RX</name>
              <description>[5:3] UART Receive Interrupt FIFO Level Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_IFLS_RX1_8</name>
                  <value>0x00000000</value>
                  <description>RX FIFO &gt;= 1/8 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX2_8</name>
                  <value>0x00000008</value>
                  <description>RX FIFO &gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX4_8</name>
                  <value>0x00000010</value>
                  <description>RX FIFO &gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX6_8</name>
                  <value>0x00000018</value>
                  <description>RX FIFO &gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_IFLS_RX7_8</name>
                  <value>0x00000020</value>
                  <description>RX FIFO &gt;= 7/8 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_IM</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>UART Interrupt Mask</description>
          <fields>
            <field>
              <name>UART_IM_RIMIM</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_IM_CTSMIM</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_IM_DCDMIM</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_IM_DSRMIM</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_IM_RXIM</name>
              <description>[4:4] UART Receive Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_IM_TXIM</name>
              <description>[5:5] UART Transmit Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_IM_RTIM</name>
              <description>[6:6] UART Receive Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_IM_FEIM</name>
              <description>[7:7] UART Framing Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_IM_PEIM</name>
              <description>[8:8] UART Parity Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_IM_BEIM</name>
              <description>[9:9] UART Break Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_IM_OEIM</name>
              <description>[10:10] UART Overrun Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_IM_EOTIM</name>
              <description>[11:11] End of Transmission Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_IM_9BITIM</name>
              <description>[12:12] 9-Bit Mode Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMARXIM</name>
              <description>[16:16] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_IM_DMATXIM</name>
              <description>[17:17] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_RIS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>UART Raw Interrupt Status</description>
          <fields>
            <field>
              <name>UART_RIS_RIRIS</name>
              <description>[0:0] UART Ring Indicator Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_RIS_CTSRIS</name>
              <description>[1:1] UART Clear to Send Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DCDRIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DSRRIS</name>
              <description>[3:3] UART Data Set Ready Modem Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RXRIS</name>
              <description>[4:4] UART Receive Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_RIS_TXRIS</name>
              <description>[5:5] UART Transmit Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_RIS_RTRIS</name>
              <description>[6:6] UART Receive Time-Out Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_RIS_FERIS</name>
              <description>[7:7] UART Framing Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_RIS_PERIS</name>
              <description>[8:8] UART Parity Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_RIS_BERIS</name>
              <description>[9:9] UART Break Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_RIS_OERIS</name>
              <description>[10:10] UART Overrun Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_RIS_EOTRIS</name>
              <description>[11:11] End of Transmission Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_RIS_9BITRIS</name>
              <description>[12:12] 9-Bit Mode Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMARXRIS</name>
              <description>[16:16] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_RIS_DMATXRIS</name>
              <description>[17:17] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_MIS</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>UART Masked Interrupt Status</description>
          <fields>
            <field>
              <name>UART_MIS_RIMIS</name>
              <description>[0:0] UART Ring Indicator Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_MIS_CTSMIS</name>
              <description>[1:1] UART Clear to Send Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DCDMIS</name>
              <description>[2:2] UART Data Carrier Detect Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DSRMIS</name>
              <description>[3:3] UART Data Set Ready Modem Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RXMIS</name>
              <description>[4:4] UART Receive Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_MIS_TXMIS</name>
              <description>[5:5] UART Transmit Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_MIS_RTMIS</name>
              <description>[6:6] UART Receive Time-Out Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_MIS_FEMIS</name>
              <description>[7:7] UART Framing Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_MIS_PEMIS</name>
              <description>[8:8] UART Parity Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_MIS_BEMIS</name>
              <description>[9:9] UART Break Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_MIS_OEMIS</name>
              <description>[10:10] UART Overrun Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_MIS_EOTMIS</name>
              <description>[11:11] End of Transmission Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_MIS_9BITMIS</name>
              <description>[12:12] 9-Bit Mode Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMARXMIS</name>
              <description>[16:16] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_MIS_DMATXMIS</name>
              <description>[17:17] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_ICR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>UART Interrupt Clear</description>
          <fields>
            <field>
              <name>UART_ICR_RIMIC</name>
              <description>[0:0] UART Ring Indicator Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_ICR_CTSMIC</name>
              <description>[1:1] UART Clear to Send Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DCDMIC</name>
              <description>[2:2] UART Data Carrier Detect Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DSRMIC</name>
              <description>[3:3] UART Data Set Ready Modem Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RXIC</name>
              <description>[4:4] Receive Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UART_ICR_TXIC</name>
              <description>[5:5] Transmit Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>UART_ICR_RTIC</name>
              <description>[6:6] Receive Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>UART_ICR_FEIC</name>
              <description>[7:7] Framing Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>UART_ICR_PEIC</name>
              <description>[8:8] Parity Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UART_ICR_BEIC</name>
              <description>[9:9] Break Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>UART_ICR_OEIC</name>
              <description>[10:10] Overrun Error Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>UART_ICR_EOTIC</name>
              <description>[11:11] End of Transmission Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>UART_ICR_9BITIC</name>
              <description>[12:12] 9-Bit Mode Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMARXIC</name>
              <description>[16:16] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UART_ICR_DMATXIC</name>
              <description>[17:17] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_DMACTL</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>UART DMA Control</description>
          <fields>
            <field>
              <name>UART_DMACTL_RXDMAE</name>
              <description>[0:0] Receive DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_TXDMAE</name>
              <description>[1:1] Transmit DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_DMACTL_DMAERR</name>
              <description>[2:2] DMA on Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITADDR</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address</description>
          <fields>
            <field>
              <name>UART_9BITADDR_ADDR</name>
              <description>[7:0] Self Address for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_9BITADDR_9BITEN</name>
              <description>[15:15] Enable 9-Bit Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_9BITAMASK</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>UART 9-Bit Self Address Mask</description>
          <fields>
            <field>
              <name>UART_9BITAMASK_MASK</name>
              <description>[7:0] Self Address Mask for 9-Bit Mode</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>UART Peripheral Properties</description>
          <fields>
            <field>
              <name>UART_PP_SC</name>
              <description>[0:0] Smart Card Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UART_PP_NB</name>
              <description>[1:1] 9-Bit Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>UART_PP_MS</name>
              <description>[2:2] Modem Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>UART_PP_MSE</name>
              <description>[3:3] Modem Support Extended</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UART_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>UART Clock Configuration</description>
          <fields>
            <field>
              <name>UART_CC_CS</name>
              <description>[3:0] UART Baud Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART_CC_CS_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System clock (based on clock source and divisor factor)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART_CC_CS_PIOSC</name>
                  <value>0x00000005</value>
                  <description>PIOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C0</name>
      <baseAddress>0x40020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C1</name>
      <baseAddress>0x40021000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C2</name>
      <baseAddress>0x40022000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C3</name>
      <baseAddress>0x40023000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM0</name>
      <baseAddress>0x40028000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>PWM register offsets</description>
      <registers>
        <register>
          <name>PWM_CTL</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>PWM Master Control</description>
          <fields>
            <field>
              <name>PWM_CTL_GLOBALSYNC0</name>
              <description>[0:0] Update PWM Generator 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_CTL_GLOBALSYNC1</name>
              <description>[1:1] Update PWM Generator 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_CTL_GLOBALSYNC2</name>
              <description>[2:2] Update PWM Generator 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_CTL_GLOBALSYNC3</name>
              <description>[3:3] Update PWM Generator 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_SYNC</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>PWM Time Base Sync</description>
          <fields>
            <field>
              <name>PWM_SYNC_SYNC0</name>
              <description>[0:0] Reset Generator 0 Counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_SYNC_SYNC1</name>
              <description>[1:1] Reset Generator 1 Counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_SYNC_SYNC2</name>
              <description>[2:2] Reset Generator 2 Counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_SYNC_SYNC3</name>
              <description>[3:3] Reset Generator 3 Counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_ENABLE</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>PWM Output Enable</description>
          <fields>
            <field>
              <name>PWM_ENABLE_PWM0EN</name>
              <description>[0:0] MnPWM0 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM1EN</name>
              <description>[1:1] MnPWM1 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM2EN</name>
              <description>[2:2] MnPWM2 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM3EN</name>
              <description>[3:3] MnPWM3 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM4EN</name>
              <description>[4:4] MnPWM4 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM5EN</name>
              <description>[5:5] MnPWM5 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM6EN</name>
              <description>[6:6] MnPWM6 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_ENABLE_PWM7EN</name>
              <description>[7:7] MnPWM7 Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_INVERT</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>PWM Output Inversion</description>
          <fields>
            <field>
              <name>PWM_INVERT_PWM0INV</name>
              <description>[0:0] Invert MnPWM0 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM1INV</name>
              <description>[1:1] Invert MnPWM1 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM2INV</name>
              <description>[2:2] Invert MnPWM2 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM3INV</name>
              <description>[3:3] Invert MnPWM3 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM4INV</name>
              <description>[4:4] Invert MnPWM4 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM5INV</name>
              <description>[5:5] Invert MnPWM5 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM6INV</name>
              <description>[6:6] Invert MnPWM6 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_INVERT_PWM7INV</name>
              <description>[7:7] Invert MnPWM7 Signal</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_FAULT</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>PWM Output Fault</description>
          <fields>
            <field>
              <name>PWM_FAULT_FAULT0</name>
              <description>[0:0] MnPWM0 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT1</name>
              <description>[1:1] MnPWM1 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT2</name>
              <description>[2:2] MnPWM2 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT3</name>
              <description>[3:3] MnPWM3 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT4</name>
              <description>[4:4] MnPWM4 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT5</name>
              <description>[5:5] MnPWM5 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT6</name>
              <description>[6:6] MnPWM6 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_FAULT_FAULT7</name>
              <description>[7:7] MnPWM7 Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_INTEN</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>PWM Interrupt Enable</description>
          <fields>
            <field>
              <name>PWM_INTEN_INTPWM0</name>
              <description>[0:0] PWM0 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTPWM1</name>
              <description>[1:1] PWM1 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTPWM2</name>
              <description>[2:2] PWM2 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTPWM3</name>
              <description>[3:3] PWM3 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTFAULT0</name>
              <description>[16:16] Interrupt Fault 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTFAULT1</name>
              <description>[17:17] Interrupt Fault 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTFAULT2</name>
              <description>[18:18] Interrupt Fault 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>PWM_INTEN_INTFAULT3</name>
              <description>[19:19] Interrupt Fault 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_RIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>PWM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>PWM_RIS_INTPWM0</name>
              <description>[0:0] PWM0 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTPWM1</name>
              <description>[1:1] PWM1 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTPWM2</name>
              <description>[2:2] PWM2 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTPWM3</name>
              <description>[3:3] PWM3 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTFAULT0</name>
              <description>[16:16] Interrupt Fault PWM 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTFAULT1</name>
              <description>[17:17] Interrupt Fault PWM 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTFAULT2</name>
              <description>[18:18] Interrupt Fault PWM 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>PWM_RIS_INTFAULT3</name>
              <description>[19:19] Interrupt Fault PWM 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_ISC</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>PWM Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>PWM_ISC_INTPWM0</name>
              <description>[0:0] PWM0 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTPWM1</name>
              <description>[1:1] PWM1 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTPWM2</name>
              <description>[2:2] PWM2 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTPWM3</name>
              <description>[3:3] PWM3 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTFAULT0</name>
              <description>[16:16] FAULT0 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTFAULT1</name>
              <description>[17:17] FAULT1 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTFAULT2</name>
              <description>[18:18] FAULT2 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>PWM_ISC_INTFAULT3</name>
              <description>[19:19] FAULT3 Interrupt Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_STATUS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>PWM Status</description>
          <fields>
            <field>
              <name>PWM_STATUS_FAULT0</name>
              <description>[0:0] Generator 0 Fault Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_STATUS_FAULT1</name>
              <description>[1:1] Generator 1 Fault Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_STATUS_FAULT2</name>
              <description>[2:2] Generator 2 Fault Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_STATUS_FAULT3</name>
              <description>[3:3] Generator 3 Fault Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_FAULTVAL</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>PWM Fault Condition Value</description>
          <fields>
            <field>
              <name>PWM_FAULTVAL_PWM0</name>
              <description>[0:0] MnPWM0 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM1</name>
              <description>[1:1] MnPWM1 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM2</name>
              <description>[2:2] MnPWM2 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM3</name>
              <description>[3:3] MnPWM3 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM4</name>
              <description>[4:4] MnPWM4 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM5</name>
              <description>[5:5] MnPWM5 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM6</name>
              <description>[6:6] MnPWM6 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_FAULTVAL_PWM7</name>
              <description>[7:7] MnPWM7 Fault Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_ENUPD</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>PWM Enable Update</description>
          <fields>
            <field>
              <name>PWM_ENUPD_ENUPD0</name>
              <description>[1:0] MnPWM0 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD0_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD0_LSYNC</name>
                  <value>0x00000002</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD0_GSYNC</name>
                  <value>0x00000003</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD1</name>
              <description>[3:2] MnPWM1 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD1_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD1_LSYNC</name>
                  <value>0x00000008</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD1_GSYNC</name>
                  <value>0x0000000C</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD2</name>
              <description>[5:4] MnPWM2 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD2_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD2_LSYNC</name>
                  <value>0x00000020</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD2_GSYNC</name>
                  <value>0x00000030</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD3</name>
              <description>[7:6] MnPWM3 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD3_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD3_LSYNC</name>
                  <value>0x00000080</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD3_GSYNC</name>
                  <value>0x000000C0</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD4</name>
              <description>[9:8] MnPWM4 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD4_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD4_LSYNC</name>
                  <value>0x00000200</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD4_GSYNC</name>
                  <value>0x00000300</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD5</name>
              <description>[11:10] MnPWM5 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD5_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD5_LSYNC</name>
                  <value>0x00000800</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD5_GSYNC</name>
                  <value>0x00000C00</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD6</name>
              <description>[13:12] MnPWM6 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD6_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD6_LSYNC</name>
                  <value>0x00002000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD6_GSYNC</name>
                  <value>0x00003000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_ENUPD_ENUPD7</name>
              <description>[15:14] MnPWM7 Enable Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD7_IMM</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD7_LSYNC</name>
                  <value>0x00008000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_ENUPD_ENUPD7_GSYNC</name>
                  <value>0x0000C000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_CTL</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>PWM0 Control</description>
          <fields>
            <field>
              <name>PWM_0_CTL_ENABLE</name>
              <description>[0:0] PWM Block Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_MODE</name>
              <description>[1:1] Counter Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_DEBUG</name>
              <description>[2:2] Debug Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_LOADUPD</name>
              <description>[3:3] Load Register Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_CMPAUPD</name>
              <description>[4:4] Comparator A Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_CMPBUPD</name>
              <description>[5:5] Comparator B Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_GENAUPD</name>
              <description>[7:6] PWMnGENA Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_CTL_GENAUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_GENAUPD_LS</name>
                  <value>0x00000080</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_GENAUPD_GS</name>
                  <value>0x000000C0</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_CTL_GENBUPD</name>
              <description>[9:8] PWMnGENB Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_CTL_GENBUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_GENBUPD_LS</name>
                  <value>0x00000200</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_GENBUPD_GS</name>
                  <value>0x00000300</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_CTL_DBCTLUPD</name>
              <description>[11:10] PWMnDBCTL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBCTLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBCTLUPD_LS</name>
                  <value>0x00000800</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBCTLUPD_GS</name>
                  <value>0x00000C00</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_CTL_DBRISEUPD</name>
              <description>[13:12] PWMnDBRISE Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBRISEUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBRISEUPD_LS</name>
                  <value>0x00002000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBRISEUPD_GS</name>
                  <value>0x00003000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_CTL_DBFALLUPD</name>
              <description>[15:14] PWMnDBFALL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBFALLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBFALLUPD_LS</name>
                  <value>0x00008000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_CTL_DBFALLUPD_GS</name>
                  <value>0x0000C000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_CTL_FLTSRC</name>
              <description>[16:16] Fault Condition Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_MINFLTPER</name>
              <description>[17:17] Minimum Fault Period</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_0_CTL_LATCH</name>
              <description>[18:18] Latch Fault Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_INTEN</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>PWM0 Interrupt and Trigger Enable</description>
          <fields>
            <field>
              <name>PWM_0_INTEN_INTCNTZERO</name>
              <description>[0:0] Interrupt for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_INTCNTLOAD</name>
              <description>[1:1] Interrupt for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_INTCMPAU</name>
              <description>[2:2] Interrupt for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_INTCMPAD</name>
              <description>[3:3] Interrupt for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_INTCMPBU</name>
              <description>[4:4] Interrupt for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_INTCMPBD</name>
              <description>[5:5] Interrupt for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_TRCNTZERO</name>
              <description>[8:8] Trigger for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_TRCNTLOAD</name>
              <description>[9:9] Trigger for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_TRCMPAU</name>
              <description>[10:10] Trigger for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_TRCMPAD</name>
              <description>[11:11] Trigger for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_TRCMPBU</name>
              <description>[12:12] Trigger for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>PWM_0_INTEN_TRCMPBD</name>
              <description>[13:13] Trigger for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_RIS</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>PWM0 Raw Interrupt Status</description>
          <fields>
            <field>
              <name>PWM_0_RIS_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_RIS_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_RIS_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_RIS_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_0_RIS_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_0_RIS_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_ISC</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>PWM0 Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>PWM_0_ISC_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_ISC_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_ISC_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_ISC_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_0_ISC_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_0_ISC_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_LOAD</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>PWM0 Load</description>
          <fields>
            <field>
              <name>PWM_0_LOAD</name>
              <description>[15:0] Counter Load Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_COUNT</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>PWM0 Counter</description>
          <fields>
            <field>
              <name>PWM_0_COUNT</name>
              <description>[15:0] Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_CMPA</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>PWM0 Compare A</description>
          <fields>
            <field>
              <name>PWM_0_CMPA</name>
              <description>[15:0] Comparator A Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_CMPB</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>PWM0 Compare B</description>
          <fields>
            <field>
              <name>PWM_0_CMPB</name>
              <description>[15:0] Comparator B Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_GENA</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>PWM0 Generator A Control</description>
          <fields>
            <field>
              <name>PWM_0_GENA_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENA_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENA_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENA_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENA_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENA_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENA_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_GENB</name>
          <addressOffset>0x00000064</addressOffset>
          <size>32</size>
          <description>PWM0 Generator B Control</description>
          <fields>
            <field>
              <name>PWM_0_GENB_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENB_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENB_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENB_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENB_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_0_GENB_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_0_GENB_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_DBCTL</name>
          <addressOffset>0x00000068</addressOffset>
          <size>32</size>
          <description>PWM0 Dead-Band Control</description>
          <fields>
            <field>
              <name>PWM_0_DBCTL_ENABLE</name>
              <description>[0:0] Dead-Band Generator Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_DBRISE</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>PWM0 Dead-Band Rising-Edge Delay</description>
          <fields>
            <field>
              <name>PWM_0_DBRISE_DELAY</name>
              <description>[11:0] Dead-Band Rise Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_DBFALL</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>PWM0 Dead-Band Falling-Edge-Delay</description>
          <fields>
            <field>
              <name>PWM_0_DBFALL_DELAY</name>
              <description>[11:0] Dead-Band Fall Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_FLTSRC0</name>
          <addressOffset>0x00000074</addressOffset>
          <size>32</size>
          <description>PWM0 Fault Source 0</description>
          <fields>
            <field>
              <name>PWM_0_FLTSRC0_FAULT0</name>
              <description>[0:0] Fault0 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC0_FAULT1</name>
              <description>[1:1] Fault1 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC0_FAULT2</name>
              <description>[2:2] Fault2 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC0_FAULT3</name>
              <description>[3:3] Fault3 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_FLTSRC1</name>
          <addressOffset>0x00000078</addressOffset>
          <size>32</size>
          <description>PWM0 Fault Source 1</description>
          <fields>
            <field>
              <name>PWM_0_FLTSRC1_DCMP0</name>
              <description>[0:0] Digital Comparator 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP1</name>
              <description>[1:1] Digital Comparator 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP2</name>
              <description>[2:2] Digital Comparator 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP3</name>
              <description>[3:3] Digital Comparator 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP4</name>
              <description>[4:4] Digital Comparator 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP5</name>
              <description>[5:5] Digital Comparator 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP6</name>
              <description>[6:6] Digital Comparator 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSRC1_DCMP7</name>
              <description>[7:7] Digital Comparator 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_MINFLTPER</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>32</size>
          <description>PWM0 Minimum Fault Period</description>
          <fields>
            <field>
              <name>PWM_0_MINFLTPER</name>
              <description>[15:0] Minimum Fault Period</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_CTL</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>PWM1 Control</description>
          <fields>
            <field>
              <name>PWM_1_CTL_ENABLE</name>
              <description>[0:0] PWM Block Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_MODE</name>
              <description>[1:1] Counter Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_DEBUG</name>
              <description>[2:2] Debug Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_LOADUPD</name>
              <description>[3:3] Load Register Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_CMPAUPD</name>
              <description>[4:4] Comparator A Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_CMPBUPD</name>
              <description>[5:5] Comparator B Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_GENAUPD</name>
              <description>[7:6] PWMnGENA Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_CTL_GENAUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_GENAUPD_LS</name>
                  <value>0x00000080</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_GENAUPD_GS</name>
                  <value>0x000000C0</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_CTL_GENBUPD</name>
              <description>[9:8] PWMnGENB Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_CTL_GENBUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_GENBUPD_LS</name>
                  <value>0x00000200</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_GENBUPD_GS</name>
                  <value>0x00000300</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_CTL_DBCTLUPD</name>
              <description>[11:10] PWMnDBCTL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBCTLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBCTLUPD_LS</name>
                  <value>0x00000800</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBCTLUPD_GS</name>
                  <value>0x00000C00</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_CTL_DBRISEUPD</name>
              <description>[13:12] PWMnDBRISE Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBRISEUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBRISEUPD_LS</name>
                  <value>0x00002000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBRISEUPD_GS</name>
                  <value>0x00003000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_CTL_DBFALLUPD</name>
              <description>[15:14] PWMnDBFALL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBFALLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBFALLUPD_LS</name>
                  <value>0x00008000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_CTL_DBFALLUPD_GS</name>
                  <value>0x0000C000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_CTL_FLTSRC</name>
              <description>[16:16] Fault Condition Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_MINFLTPER</name>
              <description>[17:17] Minimum Fault Period</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_1_CTL_LATCH</name>
              <description>[18:18] Latch Fault Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_INTEN</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>PWM1 Interrupt and Trigger Enable</description>
          <fields>
            <field>
              <name>PWM_1_INTEN_INTCNTZERO</name>
              <description>[0:0] Interrupt for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_INTCNTLOAD</name>
              <description>[1:1] Interrupt for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_INTCMPAU</name>
              <description>[2:2] Interrupt for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_INTCMPAD</name>
              <description>[3:3] Interrupt for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_INTCMPBU</name>
              <description>[4:4] Interrupt for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_INTCMPBD</name>
              <description>[5:5] Interrupt for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_TRCNTZERO</name>
              <description>[8:8] Trigger for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_TRCNTLOAD</name>
              <description>[9:9] Trigger for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_TRCMPAU</name>
              <description>[10:10] Trigger for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_TRCMPAD</name>
              <description>[11:11] Trigger for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_TRCMPBU</name>
              <description>[12:12] Trigger for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>PWM_1_INTEN_TRCMPBD</name>
              <description>[13:13] Trigger for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_RIS</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>PWM1 Raw Interrupt Status</description>
          <fields>
            <field>
              <name>PWM_1_RIS_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_RIS_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_RIS_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_RIS_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_1_RIS_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_1_RIS_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_ISC</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>PWM1 Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>PWM_1_ISC_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_ISC_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_ISC_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_ISC_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_1_ISC_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_1_ISC_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_LOAD</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>PWM1 Load</description>
          <fields>
            <field>
              <name>PWM_1_LOAD_LOAD</name>
              <description>[15:0] Counter Load Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_COUNT</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>PWM1 Counter</description>
          <fields>
            <field>
              <name>PWM_1_COUNT_COUNT</name>
              <description>[15:0] Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_CMPA</name>
          <addressOffset>0x00000098</addressOffset>
          <size>32</size>
          <description>PWM1 Compare A</description>
          <fields>
            <field>
              <name>PWM_1_CMPA_COMPA</name>
              <description>[15:0] Comparator A Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_CMPB</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>32</size>
          <description>PWM1 Compare B</description>
          <fields>
            <field>
              <name>PWM_1_CMPB_COMPB</name>
              <description>[15:0] Comparator B Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_GENA</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>32</size>
          <description>PWM1 Generator A Control</description>
          <fields>
            <field>
              <name>PWM_1_GENA_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENA_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENA_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENA_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENA_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENA_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENA_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_GENB</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>PWM1 Generator B Control</description>
          <fields>
            <field>
              <name>PWM_1_GENB_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENB_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENB_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENB_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENB_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_1_GENB_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_1_GENB_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_DBCTL</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>PWM1 Dead-Band Control</description>
          <fields>
            <field>
              <name>PWM_1_DBCTL_ENABLE</name>
              <description>[0:0] Dead-Band Generator Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_DBRISE</name>
          <addressOffset>0x000000AC</addressOffset>
          <size>32</size>
          <description>PWM1 Dead-Band Rising-Edge Delay</description>
          <fields>
            <field>
              <name>PWM_1_DBRISE_RISEDELAY</name>
              <description>[11:0] Dead-Band Rise Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_DBFALL</name>
          <addressOffset>0x000000B0</addressOffset>
          <size>32</size>
          <description>PWM1 Dead-Band Falling-Edge-Delay</description>
          <fields>
            <field>
              <name>PWM_1_DBFALL_FALLDELAY</name>
              <description>[11:0] Dead-Band Fall Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_FLTSRC0</name>
          <addressOffset>0x000000B4</addressOffset>
          <size>32</size>
          <description>PWM1 Fault Source 0</description>
          <fields>
            <field>
              <name>PWM_1_FLTSRC0_FAULT0</name>
              <description>[0:0] Fault0 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC0_FAULT1</name>
              <description>[1:1] Fault1 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC0_FAULT2</name>
              <description>[2:2] Fault2 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC0_FAULT3</name>
              <description>[3:3] Fault3 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_FLTSRC1</name>
          <addressOffset>0x000000B8</addressOffset>
          <size>32</size>
          <description>PWM1 Fault Source 1</description>
          <fields>
            <field>
              <name>PWM_1_FLTSRC1_DCMP0</name>
              <description>[0:0] Digital Comparator 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP1</name>
              <description>[1:1] Digital Comparator 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP2</name>
              <description>[2:2] Digital Comparator 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP3</name>
              <description>[3:3] Digital Comparator 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP4</name>
              <description>[4:4] Digital Comparator 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP5</name>
              <description>[5:5] Digital Comparator 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP6</name>
              <description>[6:6] Digital Comparator 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSRC1_DCMP7</name>
              <description>[7:7] Digital Comparator 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_MINFLTPER</name>
          <addressOffset>0x000000BC</addressOffset>
          <size>32</size>
          <description>PWM1 Minimum Fault Period</description>
          <fields>
            <field>
              <name>PWM_1_MINFLTPER_MFP</name>
              <description>[15:0] Minimum Fault Period</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_CTL</name>
          <addressOffset>0x000000C0</addressOffset>
          <size>32</size>
          <description>PWM2 Control</description>
          <fields>
            <field>
              <name>PWM_2_CTL_ENABLE</name>
              <description>[0:0] PWM Block Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_MODE</name>
              <description>[1:1] Counter Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_DEBUG</name>
              <description>[2:2] Debug Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_LOADUPD</name>
              <description>[3:3] Load Register Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_CMPAUPD</name>
              <description>[4:4] Comparator A Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_CMPBUPD</name>
              <description>[5:5] Comparator B Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_GENAUPD</name>
              <description>[7:6] PWMnGENA Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_CTL_GENAUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_GENAUPD_LS</name>
                  <value>0x00000080</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_GENAUPD_GS</name>
                  <value>0x000000C0</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_CTL_GENBUPD</name>
              <description>[9:8] PWMnGENB Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_CTL_GENBUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_GENBUPD_LS</name>
                  <value>0x00000200</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_GENBUPD_GS</name>
                  <value>0x00000300</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_CTL_DBCTLUPD</name>
              <description>[11:10] PWMnDBCTL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBCTLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBCTLUPD_LS</name>
                  <value>0x00000800</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBCTLUPD_GS</name>
                  <value>0x00000C00</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_CTL_DBRISEUPD</name>
              <description>[13:12] PWMnDBRISE Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBRISEUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBRISEUPD_LS</name>
                  <value>0x00002000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBRISEUPD_GS</name>
                  <value>0x00003000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_CTL_DBFALLUPD</name>
              <description>[15:14] PWMnDBFALL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBFALLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBFALLUPD_LS</name>
                  <value>0x00008000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_CTL_DBFALLUPD_GS</name>
                  <value>0x0000C000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_CTL_FLTSRC</name>
              <description>[16:16] Fault Condition Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_MINFLTPER</name>
              <description>[17:17] Minimum Fault Period</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_2_CTL_LATCH</name>
              <description>[18:18] Latch Fault Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_INTEN</name>
          <addressOffset>0x000000C4</addressOffset>
          <size>32</size>
          <description>PWM2 Interrupt and Trigger Enable</description>
          <fields>
            <field>
              <name>PWM_2_INTEN_INTCNTZERO</name>
              <description>[0:0] Interrupt for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_INTCNTLOAD</name>
              <description>[1:1] Interrupt for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_INTCMPAU</name>
              <description>[2:2] Interrupt for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_INTCMPAD</name>
              <description>[3:3] Interrupt for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_INTCMPBU</name>
              <description>[4:4] Interrupt for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_INTCMPBD</name>
              <description>[5:5] Interrupt for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_TRCNTZERO</name>
              <description>[8:8] Trigger for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_TRCNTLOAD</name>
              <description>[9:9] Trigger for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_TRCMPAU</name>
              <description>[10:10] Trigger for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_TRCMPAD</name>
              <description>[11:11] Trigger for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_TRCMPBU</name>
              <description>[12:12] Trigger for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>PWM_2_INTEN_TRCMPBD</name>
              <description>[13:13] Trigger for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_RIS</name>
          <addressOffset>0x000000C8</addressOffset>
          <size>32</size>
          <description>PWM2 Raw Interrupt Status</description>
          <fields>
            <field>
              <name>PWM_2_RIS_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_RIS_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_RIS_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_RIS_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_2_RIS_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_2_RIS_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_ISC</name>
          <addressOffset>0x000000CC</addressOffset>
          <size>32</size>
          <description>PWM2 Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>PWM_2_ISC_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_ISC_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_ISC_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_ISC_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_2_ISC_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_2_ISC_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_LOAD</name>
          <addressOffset>0x000000D0</addressOffset>
          <size>32</size>
          <description>PWM2 Load</description>
          <fields>
            <field>
              <name>PWM_2_LOAD_LOAD</name>
              <description>[15:0] Counter Load Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_COUNT</name>
          <addressOffset>0x000000D4</addressOffset>
          <size>32</size>
          <description>PWM2 Counter</description>
          <fields>
            <field>
              <name>PWM_2_COUNT_COUNT</name>
              <description>[15:0] Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_CMPA</name>
          <addressOffset>0x000000D8</addressOffset>
          <size>32</size>
          <description>PWM2 Compare A</description>
          <fields>
            <field>
              <name>PWM_2_CMPA_COMPA</name>
              <description>[15:0] Comparator A Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_CMPB</name>
          <addressOffset>0x000000DC</addressOffset>
          <size>32</size>
          <description>PWM2 Compare B</description>
          <fields>
            <field>
              <name>PWM_2_CMPB_COMPB</name>
              <description>[15:0] Comparator B Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_GENA</name>
          <addressOffset>0x000000E0</addressOffset>
          <size>32</size>
          <description>PWM2 Generator A Control</description>
          <fields>
            <field>
              <name>PWM_2_GENA_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENA_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENA_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENA_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENA_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENA_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENA_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_GENB</name>
          <addressOffset>0x000000E4</addressOffset>
          <size>32</size>
          <description>PWM2 Generator B Control</description>
          <fields>
            <field>
              <name>PWM_2_GENB_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENB_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENB_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENB_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENB_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_2_GENB_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_2_GENB_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_DBCTL</name>
          <addressOffset>0x000000E8</addressOffset>
          <size>32</size>
          <description>PWM2 Dead-Band Control</description>
          <fields>
            <field>
              <name>PWM_2_DBCTL_ENABLE</name>
              <description>[0:0] Dead-Band Generator Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_DBRISE</name>
          <addressOffset>0x000000EC</addressOffset>
          <size>32</size>
          <description>PWM2 Dead-Band Rising-Edge Delay</description>
          <fields>
            <field>
              <name>PWM_2_DBRISE_RISEDELAY</name>
              <description>[11:0] Dead-Band Rise Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_DBFALL</name>
          <addressOffset>0x000000F0</addressOffset>
          <size>32</size>
          <description>PWM2 Dead-Band Falling-Edge-Delay</description>
          <fields>
            <field>
              <name>PWM_2_DBFALL_FALLDELAY</name>
              <description>[11:0] Dead-Band Fall Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_FLTSRC0</name>
          <addressOffset>0x000000F4</addressOffset>
          <size>32</size>
          <description>PWM2 Fault Source 0</description>
          <fields>
            <field>
              <name>PWM_2_FLTSRC0_FAULT0</name>
              <description>[0:0] Fault0 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC0_FAULT1</name>
              <description>[1:1] Fault1 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC0_FAULT2</name>
              <description>[2:2] Fault2 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC0_FAULT3</name>
              <description>[3:3] Fault3 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_FLTSRC1</name>
          <addressOffset>0x000000F8</addressOffset>
          <size>32</size>
          <description>PWM2 Fault Source 1</description>
          <fields>
            <field>
              <name>PWM_2_FLTSRC1_DCMP0</name>
              <description>[0:0] Digital Comparator 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP1</name>
              <description>[1:1] Digital Comparator 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP2</name>
              <description>[2:2] Digital Comparator 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP3</name>
              <description>[3:3] Digital Comparator 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP4</name>
              <description>[4:4] Digital Comparator 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP5</name>
              <description>[5:5] Digital Comparator 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP6</name>
              <description>[6:6] Digital Comparator 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSRC1_DCMP7</name>
              <description>[7:7] Digital Comparator 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_MINFLTPER</name>
          <addressOffset>0x000000FC</addressOffset>
          <size>32</size>
          <description>PWM2 Minimum Fault Period</description>
          <fields>
            <field>
              <name>PWM_2_MINFLTPER_MFP</name>
              <description>[15:0] Minimum Fault Period</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_CTL</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>PWM3 Control</description>
          <fields>
            <field>
              <name>PWM_3_CTL_ENABLE</name>
              <description>[0:0] PWM Block Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_MODE</name>
              <description>[1:1] Counter Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_DEBUG</name>
              <description>[2:2] Debug Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_LOADUPD</name>
              <description>[3:3] Load Register Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_CMPAUPD</name>
              <description>[4:4] Comparator A Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_CMPBUPD</name>
              <description>[5:5] Comparator B Update Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_GENAUPD</name>
              <description>[7:6] PWMnGENA Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_CTL_GENAUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_GENAUPD_LS</name>
                  <value>0x00000080</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_GENAUPD_GS</name>
                  <value>0x000000C0</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_CTL_GENBUPD</name>
              <description>[9:8] PWMnGENB Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_CTL_GENBUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_GENBUPD_LS</name>
                  <value>0x00000200</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_GENBUPD_GS</name>
                  <value>0x00000300</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_CTL_DBCTLUPD</name>
              <description>[11:10] PWMnDBCTL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBCTLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBCTLUPD_LS</name>
                  <value>0x00000800</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBCTLUPD_GS</name>
                  <value>0x00000C00</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_CTL_DBRISEUPD</name>
              <description>[13:12] PWMnDBRISE Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBRISEUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBRISEUPD_LS</name>
                  <value>0x00002000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBRISEUPD_GS</name>
                  <value>0x00003000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_CTL_DBFALLUPD</name>
              <description>[15:14] PWMnDBFALL Update Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBFALLUPD_I</name>
                  <value>0x00000000</value>
                  <description>Immediate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBFALLUPD_LS</name>
                  <value>0x00008000</value>
                  <description>Locally Synchronized</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_CTL_DBFALLUPD_GS</name>
                  <value>0x0000C000</value>
                  <description>Globally Synchronized</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_CTL_FLTSRC</name>
              <description>[16:16] Fault Condition Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_MINFLTPER</name>
              <description>[17:17] Minimum Fault Period</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>PWM_3_CTL_LATCH</name>
              <description>[18:18] Latch Fault Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_INTEN</name>
          <addressOffset>0x00000104</addressOffset>
          <size>32</size>
          <description>PWM3 Interrupt and Trigger Enable</description>
          <fields>
            <field>
              <name>PWM_3_INTEN_INTCNTZERO</name>
              <description>[0:0] Interrupt for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_INTCNTLOAD</name>
              <description>[1:1] Interrupt for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_INTCMPAU</name>
              <description>[2:2] Interrupt for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_INTCMPAD</name>
              <description>[3:3] Interrupt for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_INTCMPBU</name>
              <description>[4:4] Interrupt for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_INTCMPBD</name>
              <description>[5:5] Interrupt for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_TRCNTZERO</name>
              <description>[8:8] Trigger for Counter=0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_TRCNTLOAD</name>
              <description>[9:9] Trigger for Counter=PWMnLOAD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_TRCMPAU</name>
              <description>[10:10] Trigger for Counter=PWMnCMPA Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_TRCMPAD</name>
              <description>[11:11] Trigger for Counter=PWMnCMPA Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_TRCMPBU</name>
              <description>[12:12] Trigger for Counter=PWMnCMPB Up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>PWM_3_INTEN_TRCMPBD</name>
              <description>[13:13] Trigger for Counter=PWMnCMPB Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_RIS</name>
          <addressOffset>0x00000108</addressOffset>
          <size>32</size>
          <description>PWM3 Raw Interrupt Status</description>
          <fields>
            <field>
              <name>PWM_3_RIS_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_RIS_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_RIS_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_RIS_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_3_RIS_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_3_RIS_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_ISC</name>
          <addressOffset>0x0000010C</addressOffset>
          <size>32</size>
          <description>PWM3 Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>PWM_3_ISC_INTCNTZERO</name>
              <description>[0:0] Counter=0 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_ISC_INTCNTLOAD</name>
              <description>[1:1] Counter=Load Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_ISC_INTCMPAU</name>
              <description>[2:2] Comparator A Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_ISC_INTCMPAD</name>
              <description>[3:3] Comparator A Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_3_ISC_INTCMPBU</name>
              <description>[4:4] Comparator B Up Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_3_ISC_INTCMPBD</name>
              <description>[5:5] Comparator B Down Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_LOAD</name>
          <addressOffset>0x00000110</addressOffset>
          <size>32</size>
          <description>PWM3 Load</description>
          <fields>
            <field>
              <name>PWM_3_LOAD_LOAD</name>
              <description>[15:0] Counter Load Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_COUNT</name>
          <addressOffset>0x00000114</addressOffset>
          <size>32</size>
          <description>PWM3 Counter</description>
          <fields>
            <field>
              <name>PWM_3_COUNT_COUNT</name>
              <description>[15:0] Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_CMPA</name>
          <addressOffset>0x00000118</addressOffset>
          <size>32</size>
          <description>PWM3 Compare A</description>
          <fields>
            <field>
              <name>PWM_3_CMPA_COMPA</name>
              <description>[15:0] Comparator A Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_CMPB</name>
          <addressOffset>0x0000011C</addressOffset>
          <size>32</size>
          <description>PWM3 Compare B</description>
          <fields>
            <field>
              <name>PWM_3_CMPB_COMPB</name>
              <description>[15:0] Comparator B Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_GENA</name>
          <addressOffset>0x00000120</addressOffset>
          <size>32</size>
          <description>PWM3 Generator A Control</description>
          <fields>
            <field>
              <name>PWM_3_GENA_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENA_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENA_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENA_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENA_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENA_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmA Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENA_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmA High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_GENB</name>
          <addressOffset>0x00000124</addressOffset>
          <size>32</size>
          <description>PWM3 Generator B Control</description>
          <fields>
            <field>
              <name>PWM_3_GENB_ACTZERO</name>
              <description>[1:0] Action for Counter=0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTZERO_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTZERO_INV</name>
                  <value>0x00000001</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTZERO_ZERO</name>
                  <value>0x00000002</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTZERO_ONE</name>
                  <value>0x00000003</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENB_ACTLOAD</name>
              <description>[3:2] Action for Counter=LOAD</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTLOAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTLOAD_INV</name>
                  <value>0x00000004</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTLOAD_ZERO</name>
                  <value>0x00000008</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTLOAD_ONE</name>
                  <value>0x0000000C</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENB_ACTCMPAU</name>
              <description>[5:4] Action for Comparator A Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAU_INV</name>
                  <value>0x00000010</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAU_ZERO</name>
                  <value>0x00000020</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAU_ONE</name>
                  <value>0x00000030</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENB_ACTCMPAD</name>
              <description>[7:6] Action for Comparator A Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAD_INV</name>
                  <value>0x00000040</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAD_ZERO</name>
                  <value>0x00000080</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPAD_ONE</name>
                  <value>0x000000C0</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENB_ACTCMPBU</name>
              <description>[9:8] Action for Comparator B Up</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBU_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBU_INV</name>
                  <value>0x00000100</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBU_ZERO</name>
                  <value>0x00000200</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBU_ONE</name>
                  <value>0x00000300</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_3_GENB_ACTCMPBD</name>
              <description>[11:10] Action for Comparator B Down</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBD_NONE</name>
                  <value>0x00000000</value>
                  <description>Do nothing</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBD_INV</name>
                  <value>0x00000400</value>
                  <description>Invert pwmB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBD_ZERO</name>
                  <value>0x00000800</value>
                  <description>Drive pwmB Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_3_GENB_ACTCMPBD_ONE</name>
                  <value>0x00000C00</value>
                  <description>Drive pwmB High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_DBCTL</name>
          <addressOffset>0x00000128</addressOffset>
          <size>32</size>
          <description>PWM3 Dead-Band Control</description>
          <fields>
            <field>
              <name>PWM_3_DBCTL_ENABLE</name>
              <description>[0:0] Dead-Band Generator Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_DBRISE</name>
          <addressOffset>0x0000012C</addressOffset>
          <size>32</size>
          <description>PWM3 Dead-Band Rising-Edge Delay</description>
          <fields>
            <field>
              <name>PWM_3_DBRISE_RISEDELAY</name>
              <description>[11:0] Dead-Band Rise Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_DBFALL</name>
          <addressOffset>0x00000130</addressOffset>
          <size>32</size>
          <description>PWM3 Dead-Band Falling-Edge-Delay</description>
          <fields>
            <field>
              <name>PWM_3_DBFALL_FALLDELAY</name>
              <description>[11:0] Dead-Band Fall Delay</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_FLTSRC0</name>
          <addressOffset>0x00000134</addressOffset>
          <size>32</size>
          <description>PWM3 Fault Source 0</description>
          <fields>
            <field>
              <name>PWM_3_FLTSRC0_FAULT0</name>
              <description>[0:0] Fault0 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC0_FAULT1</name>
              <description>[1:1] Fault1 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC0_FAULT2</name>
              <description>[2:2] Fault2 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC0_FAULT3</name>
              <description>[3:3] Fault3 Input</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_FLTSRC1</name>
          <addressOffset>0x00000138</addressOffset>
          <size>32</size>
          <description>PWM3 Fault Source 1</description>
          <fields>
            <field>
              <name>PWM_3_FLTSRC1_DCMP0</name>
              <description>[0:0] Digital Comparator 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP1</name>
              <description>[1:1] Digital Comparator 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP2</name>
              <description>[2:2] Digital Comparator 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP3</name>
              <description>[3:3] Digital Comparator 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP4</name>
              <description>[4:4] Digital Comparator 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP5</name>
              <description>[5:5] Digital Comparator 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP6</name>
              <description>[6:6] Digital Comparator 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSRC1_DCMP7</name>
              <description>[7:7] Digital Comparator 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_MINFLTPER</name>
          <addressOffset>0x0000013C</addressOffset>
          <size>32</size>
          <description>PWM3 Minimum Fault Period</description>
          <fields>
            <field>
              <name>PWM_3_MINFLTPER_MFP</name>
              <description>[15:0] Minimum Fault Period</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_FLTSEN</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>PWM0 Fault Pin Logic Sense</description>
          <fields>
            <field>
              <name>PWM_0_FLTSEN_FAULT0</name>
              <description>[0:0] Fault0 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSEN_FAULT1</name>
              <description>[1:1] Fault1 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSEN_FAULT2</name>
              <description>[2:2] Fault2 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSEN_FAULT3</name>
              <description>[3:3] Fault3 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_FLTSTAT0</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>PWM0 Fault Status 0</description>
          <fields>
            <field>
              <name>PWM_0_FLTSTAT0_FAULT0</name>
              <description>[0:0] Fault Input 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT0_FAULT1</name>
              <description>[1:1] Fault Input 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT0_FAULT2</name>
              <description>[2:2] Fault Input 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT0_FAULT3</name>
              <description>[3:3] Fault Input 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_0_FLTSTAT1</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>PWM0 Fault Status 1</description>
          <fields>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP0</name>
              <description>[0:0] Digital Comparator 0 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP1</name>
              <description>[1:1] Digital Comparator 1 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP2</name>
              <description>[2:2] Digital Comparator 2 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP3</name>
              <description>[3:3] Digital Comparator 3 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP4</name>
              <description>[4:4] Digital Comparator 4 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP5</name>
              <description>[5:5] Digital Comparator 5 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP6</name>
              <description>[6:6] Digital Comparator 6 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_0_FLTSTAT1_DCMP7</name>
              <description>[7:7] Digital Comparator 7 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_FLTSEN</name>
          <addressOffset>0x00000880</addressOffset>
          <size>32</size>
          <description>PWM1 Fault Pin Logic Sense</description>
          <fields>
            <field>
              <name>PWM_1_FLTSEN_FAULT0</name>
              <description>[0:0] Fault0 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSEN_FAULT1</name>
              <description>[1:1] Fault1 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSEN_FAULT2</name>
              <description>[2:2] Fault2 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSEN_FAULT3</name>
              <description>[3:3] Fault3 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_FLTSTAT0</name>
          <addressOffset>0x00000884</addressOffset>
          <size>32</size>
          <description>PWM1 Fault Status 0</description>
          <fields>
            <field>
              <name>PWM_1_FLTSTAT0_FAULT0</name>
              <description>[0:0] Fault Input 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT0_FAULT1</name>
              <description>[1:1] Fault Input 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT0_FAULT2</name>
              <description>[2:2] Fault Input 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT0_FAULT3</name>
              <description>[3:3] Fault Input 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_1_FLTSTAT1</name>
          <addressOffset>0x00000888</addressOffset>
          <size>32</size>
          <description>PWM1 Fault Status 1</description>
          <fields>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP0</name>
              <description>[0:0] Digital Comparator 0 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP1</name>
              <description>[1:1] Digital Comparator 1 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP2</name>
              <description>[2:2] Digital Comparator 2 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP3</name>
              <description>[3:3] Digital Comparator 3 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP4</name>
              <description>[4:4] Digital Comparator 4 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP5</name>
              <description>[5:5] Digital Comparator 5 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP6</name>
              <description>[6:6] Digital Comparator 6 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_1_FLTSTAT1_DCMP7</name>
              <description>[7:7] Digital Comparator 7 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_FLTSEN</name>
          <addressOffset>0x00000900</addressOffset>
          <size>32</size>
          <description>PWM2 Fault Pin Logic Sense</description>
          <fields>
            <field>
              <name>PWM_2_FLTSEN_FAULT0</name>
              <description>[0:0] Fault0 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSEN_FAULT1</name>
              <description>[1:1] Fault1 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSEN_FAULT2</name>
              <description>[2:2] Fault2 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSEN_FAULT3</name>
              <description>[3:3] Fault3 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_FLTSTAT0</name>
          <addressOffset>0x00000904</addressOffset>
          <size>32</size>
          <description>PWM2 Fault Status 0</description>
          <fields>
            <field>
              <name>PWM_2_FLTSTAT0_FAULT0</name>
              <description>[0:0] Fault Input 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT0_FAULT1</name>
              <description>[1:1] Fault Input 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT0_FAULT2</name>
              <description>[2:2] Fault Input 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT0_FAULT3</name>
              <description>[3:3] Fault Input 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_2_FLTSTAT1</name>
          <addressOffset>0x00000908</addressOffset>
          <size>32</size>
          <description>PWM2 Fault Status 1</description>
          <fields>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP0</name>
              <description>[0:0] Digital Comparator 0 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP1</name>
              <description>[1:1] Digital Comparator 1 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP2</name>
              <description>[2:2] Digital Comparator 2 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP3</name>
              <description>[3:3] Digital Comparator 3 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP4</name>
              <description>[4:4] Digital Comparator 4 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP5</name>
              <description>[5:5] Digital Comparator 5 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP6</name>
              <description>[6:6] Digital Comparator 6 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_2_FLTSTAT1_DCMP7</name>
              <description>[7:7] Digital Comparator 7 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_FLTSEN</name>
          <addressOffset>0x00000980</addressOffset>
          <size>32</size>
          <description>PWM3 Fault Pin Logic Sense</description>
          <fields>
            <field>
              <name>PWM_3_FLTSEN_FAULT0</name>
              <description>[0:0] Fault0 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSEN_FAULT1</name>
              <description>[1:1] Fault1 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSEN_FAULT2</name>
              <description>[2:2] Fault2 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSEN_FAULT3</name>
              <description>[3:3] Fault3 Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_FLTSTAT0</name>
          <addressOffset>0x00000984</addressOffset>
          <size>32</size>
          <description>PWM3 Fault Status 0</description>
          <fields>
            <field>
              <name>PWM_3_FLTSTAT0_FAULT0</name>
              <description>[0:0] Fault Input 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT0_FAULT1</name>
              <description>[1:1] Fault Input 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT0_FAULT2</name>
              <description>[2:2] Fault Input 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT0_FAULT3</name>
              <description>[3:3] Fault Input 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_3_FLTSTAT1</name>
          <addressOffset>0x00000988</addressOffset>
          <size>32</size>
          <description>PWM3 Fault Status 1</description>
          <fields>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP0</name>
              <description>[0:0] Digital Comparator 0 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP1</name>
              <description>[1:1] Digital Comparator 1 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP2</name>
              <description>[2:2] Digital Comparator 2 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP3</name>
              <description>[3:3] Digital Comparator 3 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP4</name>
              <description>[4:4] Digital Comparator 4 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP5</name>
              <description>[5:5] Digital Comparator 5 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP6</name>
              <description>[6:6] Digital Comparator 6 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>PWM_3_FLTSTAT1_DCMP7</name>
              <description>[7:7] Digital Comparator 7 Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>PWM Peripheral Properties</description>
          <fields>
            <field>
              <name>PWM_PP_GCNT</name>
              <description>[3:0] Generators</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>PWM_PP_FCNT</name>
              <description>[7:4] Fault Inputs (per PWM unit)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>PWM_PP_ESYNC</name>
              <description>[8:8] Extended Synchronization</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>PWM_PP_EFAULT</name>
              <description>[9:9] Extended Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>PWM_PP_ONE</name>
              <description>[10:10] One-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>PWM_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>PWM Clock Configuration</description>
          <fields>
            <field>
              <name>PWM_CC_PWMDIV</name>
              <description>[2:0] PWM Clock Divider</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_CC_PWMDIV_2</name>
                  <value>0x00000000</value>
                  <description>/2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_CC_PWMDIV_4</name>
                  <value>0x00000001</value>
                  <description>/4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_CC_PWMDIV_8</name>
                  <value>0x00000002</value>
                  <description>/8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_CC_PWMDIV_16</name>
                  <value>0x00000003</value>
                  <description>/16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_CC_PWMDIV_32</name>
                  <value>0x00000004</value>
                  <description>/32</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_CC_PWMDIV_64</name>
                  <value>0x00000005</value>
                  <description>/64</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_CC_USEPWM</name>
              <description>[8:8] Use PWM Clock Divisor</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>QEI0</name>
      <baseAddress>0x4002C000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>QEI register offsets</description>
      <registers>
        <register>
          <name>QEI_CTL</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>QEI Control</description>
          <fields>
            <field>
              <name>QEI_CTL_ENABLE</name>
              <description>[0:0] Enable QEI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_SWAP</name>
              <description>[1:1] Swap Signals</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_SIGMODE</name>
              <description>[2:2] Signal Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_CAPMODE</name>
              <description>[3:3] Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_RESMODE</name>
              <description>[4:4] Reset Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_VELEN</name>
              <description>[5:5] Capture Velocity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_VELDIV</name>
              <description>[8:6] Predivide Velocity</description>
              <bitWidth>3</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_1</name>
                  <value>0x00000000</value>
                  <description>QEI clock /1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_2</name>
                  <value>0x00000040</value>
                  <description>QEI clock /2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_4</name>
                  <value>0x00000080</value>
                  <description>QEI clock /4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_8</name>
                  <value>0x000000C0</value>
                  <description>QEI clock /8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_16</name>
                  <value>0x00000100</value>
                  <description>QEI clock /16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_32</name>
                  <value>0x00000140</value>
                  <description>QEI clock /32</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_64</name>
                  <value>0x00000180</value>
                  <description>QEI clock /64</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QEI_CTL_VELDIV_128</name>
                  <value>0x000001C0</value>
                  <description>QEI clock /128</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>QEI_CTL_INVA</name>
              <description>[9:9] Invert PhA</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_INVB</name>
              <description>[10:10] Invert PhB</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_INVI</name>
              <description>[11:11] Invert Index Pulse</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_STALLEN</name>
              <description>[12:12] Stall QEI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_FILTEN</name>
              <description>[13:13] Enable Input Filter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>QEI_CTL_FILTCNT</name>
              <description>[19:16] Input Filter Prescale Count</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_STAT</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>QEI Status</description>
          <fields>
            <field>
              <name>QEI_STAT_ERROR</name>
              <description>[0:0] Error Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>QEI_STAT_DIRECTION</name>
              <description>[1:1] Direction of Rotation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_POS</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>QEI Position</description>
          <fields>
            <field>
              <name>QEI_POS</name>
              <description>[31:0] Current Position Integrator Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_MAXPOS</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>QEI Maximum Position</description>
          <fields>
            <field>
              <name>QEI_MAXPOS</name>
              <description>[31:0] Maximum Position Integrator Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_LOAD</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>QEI Timer Load</description>
          <fields>
            <field>
              <name>QEI_LOAD</name>
              <description>[31:0] Velocity Timer Load Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_TIME</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>QEI Timer</description>
          <fields>
            <field>
              <name>QEI_TIME</name>
              <description>[31:0] Velocity Timer Current Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_COUNT</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>QEI Velocity Counter</description>
          <fields>
            <field>
              <name>QEI_COUNT</name>
              <description>[31:0] Velocity Pulse Count</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_SPEED</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>QEI Velocity</description>
          <fields>
            <field>
              <name>QEI_SPEED</name>
              <description>[31:0] Velocity</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_INTEN</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>QEI Interrupt Enable</description>
          <fields>
            <field>
              <name>QEI_INTEN_INDEX</name>
              <description>[0:0] Index Pulse Detected Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>QEI_INTEN_TIMER</name>
              <description>[1:1] Timer Expires Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>QEI_INTEN_DIR</name>
              <description>[2:2] Direction Change Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>QEI_INTEN_ERROR</name>
              <description>[3:3] Phase Error Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_RIS</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>QEI Raw Interrupt Status</description>
          <fields>
            <field>
              <name>QEI_RIS_INDEX</name>
              <description>[0:0] Index Pulse Asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>QEI_RIS_TIMER</name>
              <description>[1:1] Velocity Timer Expired</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>QEI_RIS_DIR</name>
              <description>[2:2] Direction Change Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>QEI_RIS_ERROR</name>
              <description>[3:3] Phase Error Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>QEI_ISC</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>QEI Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>QEI_ISC_INDEX</name>
              <description>[0:0] Index Pulse Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>QEI_ISC_TIMER</name>
              <description>[1:1] Velocity Timer Expired Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>QEI_ISC_DIR</name>
              <description>[2:2] Direction Change Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>QEI_ISC_ERROR</name>
              <description>[3:3] Phase Error Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER0</name>
      <baseAddress>0x40030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER1</name>
      <baseAddress>0x40031000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER2</name>
      <baseAddress>0x40032000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER3</name>
      <baseAddress>0x40033000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER4</name>
      <baseAddress>0x40034000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER5</name>
      <baseAddress>0x40035000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC0</name>
      <baseAddress>0x40038000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>ADC register offsets</description>
      <registers>
        <register>
          <name>ADC_ACTSS</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>ADC Active Sample Sequencer</description>
          <fields>
            <field>
              <name>ADC_ACTSS_ASEN0</name>
              <description>[0:0] ADC SS0 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ASEN1</name>
              <description>[1:1] ADC SS1 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ASEN2</name>
              <description>[2:2] ADC SS2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ASEN3</name>
              <description>[3:3] ADC SS3 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN0</name>
              <description>[8:8] ADC SS1 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN1</name>
              <description>[9:9] ADC SS1 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN2</name>
              <description>[10:10] ADC SS2 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN3</name>
              <description>[11:11] ADC SS3 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_BUSY</name>
              <description>[16:16] ADC Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_RIS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>ADC Raw Interrupt Status</description>
          <fields>
            <field>
              <name>ADC_RIS_INR0</name>
              <description>[0:0] SS0 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INR1</name>
              <description>[1:1] SS1 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INR2</name>
              <description>[2:2] SS2 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INR3</name>
              <description>[3:3] SS3 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR0</name>
              <description>[8:8] SS0 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR1</name>
              <description>[9:9] SS1 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR2</name>
              <description>[10:10] SS2 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR3</name>
              <description>[11:11] SS3 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INRDC</name>
              <description>[16:16] Digital Comparator Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_IM</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>ADC Interrupt Mask</description>
          <fields>
            <field>
              <name>ADC_IM_MASK0</name>
              <description>[0:0] SS0 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_IM_MASK1</name>
              <description>[1:1] SS1 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_IM_MASK2</name>
              <description>[2:2] SS2 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_IM_MASK3</name>
              <description>[3:3] SS3 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK0</name>
              <description>[8:8] SS0 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK1</name>
              <description>[9:9] SS1 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK2</name>
              <description>[10:10] SS2 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK3</name>
              <description>[11:11] SS3 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS0</name>
              <description>[16:16] Digital Comparator Interrupt on SS0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS1</name>
              <description>[17:17] Digital Comparator Interrupt on SS1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS2</name>
              <description>[18:18] Digital Comparator Interrupt on SS2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS3</name>
              <description>[19:19] Digital Comparator Interrupt on SS3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_ISC</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>ADC Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>ADC_ISC_IN0</name>
              <description>[0:0] SS0 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_IN1</name>
              <description>[1:1] SS1 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_IN2</name>
              <description>[2:2] SS2 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_IN3</name>
              <description>[3:3] SS3 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN0</name>
              <description>[8:8] SS0 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN1</name>
              <description>[9:9] SS1 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN2</name>
              <description>[10:10] SS2 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN3</name>
              <description>[11:11] SS3 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS0</name>
              <description>[16:16] Digital Comparator Interrupt Status on SS0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS1</name>
              <description>[17:17] Digital Comparator Interrupt Status on SS1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS2</name>
              <description>[18:18] Digital Comparator Interrupt Status on SS2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS3</name>
              <description>[19:19] Digital Comparator Interrupt Status on SS3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_OSTAT</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>ADC Overflow Status</description>
          <fields>
            <field>
              <name>ADC_OSTAT_OV0</name>
              <description>[0:0] SS0 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_OSTAT_OV1</name>
              <description>[1:1] SS1 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_OSTAT_OV2</name>
              <description>[2:2] SS2 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_OSTAT_OV3</name>
              <description>[3:3] SS3 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_EMUX</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>ADC Event Multiplexer Select</description>
          <fields>
            <field>
              <name>ADC_EMUX_EM0</name>
              <description>[3:0] SS0 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_COMP0</name>
                  <value>0x00000001</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_COMP1</name>
                  <value>0x00000002</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_COMP2</name>
                  <value>0x00000003</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_EXTERNAL</name>
                  <value>0x00000004</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_TIMER</name>
                  <value>0x00000005</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM0</name>
                  <value>0x00000006</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM1</name>
                  <value>0x00000007</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM2</name>
                  <value>0x00000008</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM3</name>
                  <value>0x00000009</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_NEVER</name>
                  <value>0x0000000E</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_ALWAYS</name>
                  <value>0x0000000F</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EMUX_EM1</name>
              <description>[7:4] SS1 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_COMP0</name>
                  <value>0x00000010</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_COMP1</name>
                  <value>0x00000020</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_COMP2</name>
                  <value>0x00000030</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_EXTERNAL</name>
                  <value>0x00000040</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_TIMER</name>
                  <value>0x00000050</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM0</name>
                  <value>0x00000060</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM1</name>
                  <value>0x00000070</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM2</name>
                  <value>0x00000080</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM3</name>
                  <value>0x00000090</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_NEVER</name>
                  <value>0x000000E0</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_ALWAYS</name>
                  <value>0x000000F0</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EMUX_EM2</name>
              <description>[11:8] SS2 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_COMP0</name>
                  <value>0x00000100</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_COMP1</name>
                  <value>0x00000200</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_COMP2</name>
                  <value>0x00000300</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_EXTERNAL</name>
                  <value>0x00000400</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_TIMER</name>
                  <value>0x00000500</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM0</name>
                  <value>0x00000600</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM1</name>
                  <value>0x00000700</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM2</name>
                  <value>0x00000800</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM3</name>
                  <value>0x00000900</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_NEVER</name>
                  <value>0x00000E00</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_ALWAYS</name>
                  <value>0x00000F00</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EMUX_EM3</name>
              <description>[15:12] SS3 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_COMP0</name>
                  <value>0x00001000</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_COMP1</name>
                  <value>0x00002000</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_COMP2</name>
                  <value>0x00003000</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_EXTERNAL</name>
                  <value>0x00004000</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_TIMER</name>
                  <value>0x00005000</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM0</name>
                  <value>0x00006000</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM1</name>
                  <value>0x00007000</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM2</name>
                  <value>0x00008000</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM3</name>
                  <value>0x00009000</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_NEVER</name>
                  <value>0x0000E000</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_ALWAYS</name>
                  <value>0x0000F000</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_USTAT</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>ADC Underflow Status</description>
          <fields>
            <field>
              <name>ADC_USTAT_UV0</name>
              <description>[0:0] SS0 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_USTAT_UV1</name>
              <description>[1:1] SS1 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_USTAT_UV2</name>
              <description>[2:2] SS2 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_USTAT_UV3</name>
              <description>[3:3] SS3 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_TSSEL</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>ADC Trigger Source Select</description>
          <fields>
            <field>
              <name>ADC_TSSEL_PS0</name>
              <description>[5:4] Generator 0 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS0_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 0 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_TSSEL_PS1</name>
              <description>[13:12] Generator 1 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS1_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 1 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_TSSEL_PS2</name>
              <description>[21:20] Generator 2 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS2_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 2 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_TSSEL_PS3</name>
              <description>[29:28] Generator 3 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS3_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 3 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSPRI</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequencer Priority</description>
          <fields>
            <field>
              <name>ADC_SSPRI_SS0</name>
              <description>[1:0] SS0 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSPRI_SS1</name>
              <description>[5:4] SS1 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSPRI_SS2</name>
              <description>[9:8] SS2 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSPRI_SS3</name>
              <description>[13:12] SS3 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SPC</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>ADC Sample Phase Control</description>
          <fields>
            <field>
              <name>ADC_SPC_PHASE</name>
              <description>[3:0] Phase Difference</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_0</name>
                  <value>0x00000000</value>
                  <description>ADC sample lags by 0.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_22_5</name>
                  <value>0x00000001</value>
                  <description>ADC sample lags by 22.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_45</name>
                  <value>0x00000002</value>
                  <description>ADC sample lags by 45.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_67_5</name>
                  <value>0x00000003</value>
                  <description>ADC sample lags by 67.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_90</name>
                  <value>0x00000004</value>
                  <description>ADC sample lags by 90.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_112_5</name>
                  <value>0x00000005</value>
                  <description>ADC sample lags by 112.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_135</name>
                  <value>0x00000006</value>
                  <description>ADC sample lags by 135.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_157_5</name>
                  <value>0x00000007</value>
                  <description>ADC sample lags by 157.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_180</name>
                  <value>0x00000008</value>
                  <description>ADC sample lags by 180.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_202_5</name>
                  <value>0x00000009</value>
                  <description>ADC sample lags by 202.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_225</name>
                  <value>0x0000000A</value>
                  <description>ADC sample lags by 225.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_247_5</name>
                  <value>0x0000000B</value>
                  <description>ADC sample lags by 247.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_270</name>
                  <value>0x0000000C</value>
                  <description>ADC sample lags by 270.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_292_5</name>
                  <value>0x0000000D</value>
                  <description>ADC sample lags by 292.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_315</name>
                  <value>0x0000000E</value>
                  <description>ADC sample lags by 315.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_337_5</name>
                  <value>0x0000000F</value>
                  <description>ADC sample lags by 337.5</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_PSSI</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>ADC Processor Sample Sequence Initiate</description>
          <fields>
            <field>
              <name>ADC_PSSI_SS0</name>
              <description>[0:0] SS0 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SS1</name>
              <description>[1:1] SS1 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SS2</name>
              <description>[2:2] SS2 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SS3</name>
              <description>[3:3] SS3 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SYNCWAIT</name>
              <description>[27:27] Synchronize Wait</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_GSYNC</name>
              <description>[31:31] Global Synchronize</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SAC</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>ADC Sample Averaging Control</description>
          <fields>
            <field>
              <name>ADC_SAC_AVG</name>
              <description>[2:0] Hardware Averaging Control</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_OFF</name>
                  <value>0x00000000</value>
                  <description>No hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_2X</name>
                  <value>0x00000001</value>
                  <description>2x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_4X</name>
                  <value>0x00000002</value>
                  <description>4x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_8X</name>
                  <value>0x00000003</value>
                  <description>8x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_16X</name>
                  <value>0x00000004</value>
                  <description>16x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_32X</name>
                  <value>0x00000005</value>
                  <description>32x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_64X</name>
                  <value>0x00000006</value>
                  <description>64x hardware oversampling</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCISC</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>ADC_DCISC_DCINT0</name>
              <description>[0:0] Digital Comparator 0 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT1</name>
              <description>[1:1] Digital Comparator 1 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT2</name>
              <description>[2:2] Digital Comparator 2 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT3</name>
              <description>[3:3] Digital Comparator 3 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT4</name>
              <description>[4:4] Digital Comparator 4 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT5</name>
              <description>[5:5] Digital Comparator 5 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT6</name>
              <description>[6:6] Digital Comparator 6 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT7</name>
              <description>[7:7] Digital Comparator 7 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_CTL</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>ADC Control</description>
          <fields>
            <field>
              <name>ADC_CTL_VREF</name>
              <description>[0:0] Voltage Reference Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_CTL_VREF_INTERNAL</name>
                  <value>0x00000000</value>
                  <description>VDDA and GNDA are the voltage references</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_CTL_VREF_EXT_3V</name>
                  <value>0x00000001</value>
                  <description>The external VREFA+ and VREFA- inputs are the voltage references</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX0</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 0</description>
          <fields>
            <field>
              <name>ADC_SSMUX0_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX1</name>
              <description>[7:4] 2nd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX2</name>
              <description>[11:8] 3rd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX3</name>
              <description>[15:12] 4th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX4</name>
              <description>[19:16] 5th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX5</name>
              <description>[23:20] 6th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX6</name>
              <description>[27:24] 7th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX7</name>
              <description>[31:28] 8th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL0</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 0</description>
          <fields>
            <field>
              <name>ADC_SSCTL0_D0</name>
              <description>[0:0] 1st Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END0</name>
              <description>[1:1] 1st Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE0</name>
              <description>[2:2] 1st Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D1</name>
              <description>[4:4] 2nd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END1</name>
              <description>[5:5] 2nd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE1</name>
              <description>[6:6] 2nd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS1</name>
              <description>[7:7] 2nd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D2</name>
              <description>[8:8] 3rd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END2</name>
              <description>[9:9] 3rd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE2</name>
              <description>[10:10] 3rd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS2</name>
              <description>[11:11] 3rd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D3</name>
              <description>[12:12] 4th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END3</name>
              <description>[13:13] 4th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE3</name>
              <description>[14:14] 4th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS3</name>
              <description>[15:15] 4th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D4</name>
              <description>[16:16] 5th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END4</name>
              <description>[17:17] 5th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE4</name>
              <description>[18:18] 5th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS4</name>
              <description>[19:19] 5th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D5</name>
              <description>[20:20] 6th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END5</name>
              <description>[21:21] 6th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE5</name>
              <description>[22:22] 6th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS5</name>
              <description>[23:23] 6th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D6</name>
              <description>[24:24] 7th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END6</name>
              <description>[25:25] 7th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE6</name>
              <description>[26:26] 7th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS6</name>
              <description>[27:27] 7th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D7</name>
              <description>[28:28] 8th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END7</name>
              <description>[29:29] 8th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE7</name>
              <description>[30:30] 8th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS7</name>
              <description>[31:31] 8th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO0</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 0</description>
          <fields>
            <field>
              <name>ADC_SSFIFO0_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT0</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 0 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT0_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT0_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT0_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT0_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP0</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 0 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP0_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S1DCOP</name>
              <description>[4:4] Sample 1 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S2DCOP</name>
              <description>[8:8] Sample 2 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S3DCOP</name>
              <description>[12:12] Sample 3 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S4DCOP</name>
              <description>[16:16] Sample 4 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S5DCOP</name>
              <description>[20:20] Sample 5 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S6DCOP</name>
              <description>[24:24] Sample 6 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S7DCOP</name>
              <description>[28:28] Sample 7 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC0</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 0 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC0_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S1DCSEL</name>
              <description>[7:4] Sample 1 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S2DCSEL</name>
              <description>[11:8] Sample 2 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S3DCSEL</name>
              <description>[15:12] Sample 3 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S4DCSEL</name>
              <description>[19:16] Sample 4 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S5DCSEL</name>
              <description>[23:20] Sample 5 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S6DCSEL</name>
              <description>[27:24] Sample 6 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S7DCSEL</name>
              <description>[31:28] Sample 7 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX0</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 0</description>
          <fields>
            <field>
              <name>ADC_SSEMUX0_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX1</name>
              <description>[4:4] 2th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX2</name>
              <description>[8:8] 3rd Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX3</name>
              <description>[12:12] 4th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX4</name>
              <description>[16:16] 5th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX5</name>
              <description>[20:20] 6th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX6</name>
              <description>[24:24] 7th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX7</name>
              <description>[28:28] 8th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH0</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 0 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH0_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH1</name>
              <description>[7:4] 2nd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH2</name>
              <description>[11:8] 3rd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH3</name>
              <description>[15:12] 4th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH4</name>
              <description>[19:16] 5th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH5</name>
              <description>[23:20] 6th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH6</name>
              <description>[27:24] 7th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH7</name>
              <description>[31:28] 8th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX1</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 1</description>
          <fields>
            <field>
              <name>ADC_SSMUX1_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX1_MUX1</name>
              <description>[7:4] 2nd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX1_MUX2</name>
              <description>[11:8] 3rd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX1_MUX3</name>
              <description>[15:12] 4th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL1</name>
          <addressOffset>0x00000064</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 1</description>
          <fields>
            <field>
              <name>ADC_SSCTL1_D0</name>
              <description>[0:0] 1st Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END0</name>
              <description>[1:1] 1st Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE0</name>
              <description>[2:2] 1st Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_D1</name>
              <description>[4:4] 2nd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END1</name>
              <description>[5:5] 2nd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE1</name>
              <description>[6:6] 2nd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS1</name>
              <description>[7:7] 2nd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_D2</name>
              <description>[8:8] 3rd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END2</name>
              <description>[9:9] 3rd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE2</name>
              <description>[10:10] 3rd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS2</name>
              <description>[11:11] 3rd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_D3</name>
              <description>[12:12] 4th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END3</name>
              <description>[13:13] 4th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE3</name>
              <description>[14:14] 4th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS3</name>
              <description>[15:15] 4th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO1</name>
          <addressOffset>0x00000068</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 1</description>
          <fields>
            <field>
              <name>ADC_SSFIFO1_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT1</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 1 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT1_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT1_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT1_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT1_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP1</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 1 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP1_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP1_S1DCOP</name>
              <description>[4:4] Sample 1 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP1_S2DCOP</name>
              <description>[8:8] Sample 2 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP1_S3DCOP</name>
              <description>[12:12] Sample 3 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC1</name>
          <addressOffset>0x00000074</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 1 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC1_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC1_S1DCSEL</name>
              <description>[7:4] Sample 1 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC1_S2DCSEL</name>
              <description>[11:8] Sample 2 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC1_S3DCSEL</name>
              <description>[15:12] Sample 3 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX1</name>
          <addressOffset>0x00000078</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 1</description>
          <fields>
            <field>
              <name>ADC_SSEMUX1_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX1_EMUX1</name>
              <description>[4:4] 2th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX1_EMUX2</name>
              <description>[8:8] 3rd Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX1_EMUX3</name>
              <description>[12:12] 4th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH1</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 1 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH1_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH1_TSH1</name>
              <description>[7:4] 2nd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH1_TSH2</name>
              <description>[11:8] 3rd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH1_TSH3</name>
              <description>[15:12] 4th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX2</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 2</description>
          <fields>
            <field>
              <name>ADC_SSMUX2_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX2_MUX1</name>
              <description>[7:4] 2nd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX2_MUX2</name>
              <description>[11:8] 3rd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX2_MUX3</name>
              <description>[15:12] 4th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL2</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 2</description>
          <fields>
            <field>
              <name>ADC_SSCTL2_D0</name>
              <description>[0:0] 1st Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END0</name>
              <description>[1:1] 1st Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE0</name>
              <description>[2:2] 1st Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_D1</name>
              <description>[4:4] 2nd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END1</name>
              <description>[5:5] 2nd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE1</name>
              <description>[6:6] 2nd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS1</name>
              <description>[7:7] 2nd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_D2</name>
              <description>[8:8] 3rd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END2</name>
              <description>[9:9] 3rd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE2</name>
              <description>[10:10] 3rd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS2</name>
              <description>[11:11] 3rd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_D3</name>
              <description>[12:12] 4th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END3</name>
              <description>[13:13] 4th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE3</name>
              <description>[14:14] 4th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS3</name>
              <description>[15:15] 4th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO2</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 2</description>
          <fields>
            <field>
              <name>ADC_SSFIFO2_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT2</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 2 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT2_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT2_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT2_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT2_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP2</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 2 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP2_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP2_S1DCOP</name>
              <description>[4:4] Sample 1 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP2_S2DCOP</name>
              <description>[8:8] Sample 2 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP2_S3DCOP</name>
              <description>[12:12] Sample 3 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC2</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 2 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC2_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC2_S1DCSEL</name>
              <description>[7:4] Sample 1 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC2_S2DCSEL</name>
              <description>[11:8] Sample 2 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC2_S3DCSEL</name>
              <description>[15:12] Sample 3 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX2</name>
          <addressOffset>0x00000098</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 2</description>
          <fields>
            <field>
              <name>ADC_SSEMUX2_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX2_EMUX1</name>
              <description>[4:4] 2th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX2_EMUX2</name>
              <description>[8:8] 3rd Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX2_EMUX3</name>
              <description>[12:12] 4th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH2</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 2 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH2_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH2_TSH1</name>
              <description>[7:4] 2nd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH2_TSH2</name>
              <description>[11:8] 3rd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH2_TSH3</name>
              <description>[15:12] 4th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX3</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 3</description>
          <fields>
            <field>
              <name>ADC_SSMUX3_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL3</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 3</description>
          <fields>
            <field>
              <name>ADC_SSCTL3_D0</name>
              <description>[0:0] Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL3_END0</name>
              <description>[1:1] End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL3_IE0</name>
              <description>[2:2] Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL3_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO3</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 3</description>
          <fields>
            <field>
              <name>ADC_SSFIFO3_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT3</name>
          <addressOffset>0x000000AC</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 3 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT3_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT3_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT3_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT3_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP3</name>
          <addressOffset>0x000000B0</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 3 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP3_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC3</name>
          <addressOffset>0x000000B4</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 3 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC3_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX3</name>
          <addressOffset>0x000000B8</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 3</description>
          <fields>
            <field>
              <name>ADC_SSEMUX3_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH3</name>
          <addressOffset>0x000000BC</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 3 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH3_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCRIC</name>
          <addressOffset>0x00000D00</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Reset Initial Conditions</description>
          <fields>
            <field>
              <name>ADC_DCRIC_DCINT0</name>
              <description>[0:0] Digital Comparator Interrupt 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT1</name>
              <description>[1:1] Digital Comparator Interrupt 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT2</name>
              <description>[2:2] Digital Comparator Interrupt 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT3</name>
              <description>[3:3] Digital Comparator Interrupt 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT4</name>
              <description>[4:4] Digital Comparator Interrupt 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT5</name>
              <description>[5:5] Digital Comparator Interrupt 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT6</name>
              <description>[6:6] Digital Comparator Interrupt 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT7</name>
              <description>[7:7] Digital Comparator Interrupt 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG0</name>
              <description>[16:16] Digital Comparator Trigger 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG1</name>
              <description>[17:17] Digital Comparator Trigger 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG2</name>
              <description>[18:18] Digital Comparator Trigger 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG3</name>
              <description>[19:19] Digital Comparator Trigger 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG4</name>
              <description>[20:20] Digital Comparator Trigger 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG5</name>
              <description>[21:21] Digital Comparator Trigger 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG6</name>
              <description>[22:22] Digital Comparator Trigger 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG7</name>
              <description>[23:23] Digital Comparator Trigger 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL0</name>
          <addressOffset>0x00000E00</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 0</description>
          <fields>
            <field>
              <name>ADC_DCCTL0_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL0_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL1</name>
          <addressOffset>0x00000E04</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 1</description>
          <fields>
            <field>
              <name>ADC_DCCTL1_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL1_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL2</name>
          <addressOffset>0x00000E08</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 2</description>
          <fields>
            <field>
              <name>ADC_DCCTL2_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL2_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL3</name>
          <addressOffset>0x00000E0C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 3</description>
          <fields>
            <field>
              <name>ADC_DCCTL3_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL3_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL4</name>
          <addressOffset>0x00000E10</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 4</description>
          <fields>
            <field>
              <name>ADC_DCCTL4_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL4_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL5</name>
          <addressOffset>0x00000E14</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 5</description>
          <fields>
            <field>
              <name>ADC_DCCTL5_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL5_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL6</name>
          <addressOffset>0x00000E18</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 6</description>
          <fields>
            <field>
              <name>ADC_DCCTL6_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL6_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL7</name>
          <addressOffset>0x00000E1C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 7</description>
          <fields>
            <field>
              <name>ADC_DCCTL7_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL7_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP0</name>
          <addressOffset>0x00000E40</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 0</description>
          <fields>
            <field>
              <name>ADC_DCCMP0_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP0_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP1</name>
          <addressOffset>0x00000E44</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 1</description>
          <fields>
            <field>
              <name>ADC_DCCMP1_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP1_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP2</name>
          <addressOffset>0x00000E48</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 2</description>
          <fields>
            <field>
              <name>ADC_DCCMP2_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP2_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP3</name>
          <addressOffset>0x00000E4C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 3</description>
          <fields>
            <field>
              <name>ADC_DCCMP3_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP3_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP4</name>
          <addressOffset>0x00000E50</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 4</description>
          <fields>
            <field>
              <name>ADC_DCCMP4_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP4_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP5</name>
          <addressOffset>0x00000E54</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 5</description>
          <fields>
            <field>
              <name>ADC_DCCMP5_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP5_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP6</name>
          <addressOffset>0x00000E58</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 6</description>
          <fields>
            <field>
              <name>ADC_DCCMP6_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP6_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP7</name>
          <addressOffset>0x00000E5C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 7</description>
          <fields>
            <field>
              <name>ADC_DCCMP7_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP7_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>ADC Peripheral Properties</description>
          <fields>
            <field>
              <name>ADC_PP_MCR</name>
              <description>[3:0] Maximum Conversion Rate</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_PP_MCR_FULL</name>
                  <value>0x00000007</value>
                  <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_PP_CH</name>
              <description>[9:4] ADC Channel Count</description>
              <bitWidth>6</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_PP_DC</name>
              <description>[15:10] Digital Comparator Count</description>
              <bitWidth>6</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_PP_TYPE</name>
              <description>[17:16] ADC Architecture</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_PP_TYPE_SAR</name>
                  <value>0x00000000</value>
                  <description>SAR</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_PP_RSL</name>
              <description>[22:18] Resolution</description>
              <bitWidth>5</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_PP_TS</name>
              <description>[23:23] Temperature Sensor</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>ADC_PP_APSHT</name>
              <description>[24:24] Application-Programmable Sample-and-Hold Time</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>ADC Peripheral Configuration</description>
          <fields>
            <field>
              <name>ADC_PC_MCR</name>
              <description>[3:0] Conversion Rate</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_PC_MCR_1_8</name>
                  <value>0x00000001</value>
                  <description>Eighth conversion rate. After a conversion completes, the logic pauses for 112 TADC periods before starting the next conversion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_PC_MCR_1_4</name>
                  <value>0x00000003</value>
                  <description>Quarter conversion rate. After a conversion completes, the logic pauses for 48 TADC periods before starting the next conversion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_PC_MCR_1_2</name>
                  <value>0x00000005</value>
                  <description>Half conversion rate. After a conversion completes, the logic pauses for 16 TADC periods before starting the next conversion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_PC_MCR_FULL</name>
                  <value>0x00000007</value>
                  <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>ADC Clock Configuration</description>
          <fields>
            <field>
              <name>ADC_CC_CS</name>
              <description>[3:0] ADC Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_CC_CS_SYSPLL</name>
                  <value>0x00000000</value>
                  <description>PLL VCO divided by CLKDIV</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_CC_CS_PIOSC</name>
                  <value>0x00000001</value>
                  <description>PIOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_CC_CS_MOSC</name>
                  <value>0x00000002</value>
                  <description>MOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CC_CLKDIV</name>
              <description>[9:4] PLL VCO Clock Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC1</name>
      <baseAddress>0x40039000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>ADC register offsets</description>
      <registers>
        <register>
          <name>ADC_ACTSS</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>ADC Active Sample Sequencer</description>
          <fields>
            <field>
              <name>ADC_ACTSS_ASEN0</name>
              <description>[0:0] ADC SS0 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ASEN1</name>
              <description>[1:1] ADC SS1 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ASEN2</name>
              <description>[2:2] ADC SS2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ASEN3</name>
              <description>[3:3] ADC SS3 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN0</name>
              <description>[8:8] ADC SS1 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN1</name>
              <description>[9:9] ADC SS1 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN2</name>
              <description>[10:10] ADC SS2 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_ADEN3</name>
              <description>[11:11] ADC SS3 DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_ACTSS_BUSY</name>
              <description>[16:16] ADC Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_RIS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>ADC Raw Interrupt Status</description>
          <fields>
            <field>
              <name>ADC_RIS_INR0</name>
              <description>[0:0] SS0 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INR1</name>
              <description>[1:1] SS1 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INR2</name>
              <description>[2:2] SS2 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INR3</name>
              <description>[3:3] SS3 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR0</name>
              <description>[8:8] SS0 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR1</name>
              <description>[9:9] SS1 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR2</name>
              <description>[10:10] SS2 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_DMAINR3</name>
              <description>[11:11] SS3 DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_RIS_INRDC</name>
              <description>[16:16] Digital Comparator Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_IM</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>ADC Interrupt Mask</description>
          <fields>
            <field>
              <name>ADC_IM_MASK0</name>
              <description>[0:0] SS0 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_IM_MASK1</name>
              <description>[1:1] SS1 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_IM_MASK2</name>
              <description>[2:2] SS2 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_IM_MASK3</name>
              <description>[3:3] SS3 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK0</name>
              <description>[8:8] SS0 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK1</name>
              <description>[9:9] SS1 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK2</name>
              <description>[10:10] SS2 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DMAMASK3</name>
              <description>[11:11] SS3 DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS0</name>
              <description>[16:16] Digital Comparator Interrupt on SS0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS1</name>
              <description>[17:17] Digital Comparator Interrupt on SS1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS2</name>
              <description>[18:18] Digital Comparator Interrupt on SS2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_IM_DCONSS3</name>
              <description>[19:19] Digital Comparator Interrupt on SS3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_ISC</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>ADC Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>ADC_ISC_IN0</name>
              <description>[0:0] SS0 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_IN1</name>
              <description>[1:1] SS1 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_IN2</name>
              <description>[2:2] SS2 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_IN3</name>
              <description>[3:3] SS3 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN0</name>
              <description>[8:8] SS0 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN1</name>
              <description>[9:9] SS1 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN2</name>
              <description>[10:10] SS2 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DMAIN3</name>
              <description>[11:11] SS3 DMA Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS0</name>
              <description>[16:16] Digital Comparator Interrupt Status on SS0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS1</name>
              <description>[17:17] Digital Comparator Interrupt Status on SS1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS2</name>
              <description>[18:18] Digital Comparator Interrupt Status on SS2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_ISC_DCINSS3</name>
              <description>[19:19] Digital Comparator Interrupt Status on SS3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_OSTAT</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>ADC Overflow Status</description>
          <fields>
            <field>
              <name>ADC_OSTAT_OV0</name>
              <description>[0:0] SS0 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_OSTAT_OV1</name>
              <description>[1:1] SS1 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_OSTAT_OV2</name>
              <description>[2:2] SS2 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_OSTAT_OV3</name>
              <description>[3:3] SS3 FIFO Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_EMUX</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>ADC Event Multiplexer Select</description>
          <fields>
            <field>
              <name>ADC_EMUX_EM0</name>
              <description>[3:0] SS0 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_COMP0</name>
                  <value>0x00000001</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_COMP1</name>
                  <value>0x00000002</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_COMP2</name>
                  <value>0x00000003</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_EXTERNAL</name>
                  <value>0x00000004</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_TIMER</name>
                  <value>0x00000005</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM0</name>
                  <value>0x00000006</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM1</name>
                  <value>0x00000007</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM2</name>
                  <value>0x00000008</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_PWM3</name>
                  <value>0x00000009</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_NEVER</name>
                  <value>0x0000000E</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM0_ALWAYS</name>
                  <value>0x0000000F</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EMUX_EM1</name>
              <description>[7:4] SS1 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_COMP0</name>
                  <value>0x00000010</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_COMP1</name>
                  <value>0x00000020</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_COMP2</name>
                  <value>0x00000030</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_EXTERNAL</name>
                  <value>0x00000040</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_TIMER</name>
                  <value>0x00000050</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM0</name>
                  <value>0x00000060</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM1</name>
                  <value>0x00000070</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM2</name>
                  <value>0x00000080</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_PWM3</name>
                  <value>0x00000090</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_NEVER</name>
                  <value>0x000000E0</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM1_ALWAYS</name>
                  <value>0x000000F0</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EMUX_EM2</name>
              <description>[11:8] SS2 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_COMP0</name>
                  <value>0x00000100</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_COMP1</name>
                  <value>0x00000200</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_COMP2</name>
                  <value>0x00000300</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_EXTERNAL</name>
                  <value>0x00000400</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_TIMER</name>
                  <value>0x00000500</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM0</name>
                  <value>0x00000600</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM1</name>
                  <value>0x00000700</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM2</name>
                  <value>0x00000800</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_PWM3</name>
                  <value>0x00000900</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_NEVER</name>
                  <value>0x00000E00</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM2_ALWAYS</name>
                  <value>0x00000F00</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EMUX_EM3</name>
              <description>[15:12] SS3 Trigger Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PROCESSOR</name>
                  <value>0x00000000</value>
                  <description>Processor (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_COMP0</name>
                  <value>0x00001000</value>
                  <description>Analog Comparator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_COMP1</name>
                  <value>0x00002000</value>
                  <description>Analog Comparator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_COMP2</name>
                  <value>0x00003000</value>
                  <description>Analog Comparator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_EXTERNAL</name>
                  <value>0x00004000</value>
                  <description>External (GPIO Pins)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_TIMER</name>
                  <value>0x00005000</value>
                  <description>Timer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM0</name>
                  <value>0x00006000</value>
                  <description>PWM generator 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM1</name>
                  <value>0x00007000</value>
                  <description>PWM generator 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM2</name>
                  <value>0x00008000</value>
                  <description>PWM generator 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_PWM3</name>
                  <value>0x00009000</value>
                  <description>PWM generator 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_NEVER</name>
                  <value>0x0000E000</value>
                  <description>Never Trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EMUX_EM3_ALWAYS</name>
                  <value>0x0000F000</value>
                  <description>Always (continuously sample)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_USTAT</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>ADC Underflow Status</description>
          <fields>
            <field>
              <name>ADC_USTAT_UV0</name>
              <description>[0:0] SS0 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_USTAT_UV1</name>
              <description>[1:1] SS1 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_USTAT_UV2</name>
              <description>[2:2] SS2 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_USTAT_UV3</name>
              <description>[3:3] SS3 FIFO Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_TSSEL</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>ADC Trigger Source Select</description>
          <fields>
            <field>
              <name>ADC_TSSEL_PS0</name>
              <description>[5:4] Generator 0 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS0_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 0 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_TSSEL_PS1</name>
              <description>[13:12] Generator 1 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS1_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 1 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_TSSEL_PS2</name>
              <description>[21:20] Generator 2 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS2_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 2 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_TSSEL_PS3</name>
              <description>[29:28] Generator 3 PWM Module Trigger Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TSSEL_PS3_0</name>
                  <value>0x00000000</value>
                  <description>Use Generator 3 (and its trigger) in PWM module 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSPRI</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequencer Priority</description>
          <fields>
            <field>
              <name>ADC_SSPRI_SS0</name>
              <description>[1:0] SS0 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSPRI_SS1</name>
              <description>[5:4] SS1 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSPRI_SS2</name>
              <description>[9:8] SS2 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSPRI_SS3</name>
              <description>[13:12] SS3 Priority</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SPC</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>ADC Sample Phase Control</description>
          <fields>
            <field>
              <name>ADC_SPC_PHASE</name>
              <description>[3:0] Phase Difference</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_0</name>
                  <value>0x00000000</value>
                  <description>ADC sample lags by 0.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_22_5</name>
                  <value>0x00000001</value>
                  <description>ADC sample lags by 22.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_45</name>
                  <value>0x00000002</value>
                  <description>ADC sample lags by 45.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_67_5</name>
                  <value>0x00000003</value>
                  <description>ADC sample lags by 67.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_90</name>
                  <value>0x00000004</value>
                  <description>ADC sample lags by 90.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_112_5</name>
                  <value>0x00000005</value>
                  <description>ADC sample lags by 112.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_135</name>
                  <value>0x00000006</value>
                  <description>ADC sample lags by 135.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_157_5</name>
                  <value>0x00000007</value>
                  <description>ADC sample lags by 157.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_180</name>
                  <value>0x00000008</value>
                  <description>ADC sample lags by 180.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_202_5</name>
                  <value>0x00000009</value>
                  <description>ADC sample lags by 202.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_225</name>
                  <value>0x0000000A</value>
                  <description>ADC sample lags by 225.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_247_5</name>
                  <value>0x0000000B</value>
                  <description>ADC sample lags by 247.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_270</name>
                  <value>0x0000000C</value>
                  <description>ADC sample lags by 270.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_292_5</name>
                  <value>0x0000000D</value>
                  <description>ADC sample lags by 292.5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_315</name>
                  <value>0x0000000E</value>
                  <description>ADC sample lags by 315.0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SPC_PHASE_337_5</name>
                  <value>0x0000000F</value>
                  <description>ADC sample lags by 337.5</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_PSSI</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>ADC Processor Sample Sequence Initiate</description>
          <fields>
            <field>
              <name>ADC_PSSI_SS0</name>
              <description>[0:0] SS0 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SS1</name>
              <description>[1:1] SS1 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SS2</name>
              <description>[2:2] SS2 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SS3</name>
              <description>[3:3] SS3 Initiate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_SYNCWAIT</name>
              <description>[27:27] Synchronize Wait</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>ADC_PSSI_GSYNC</name>
              <description>[31:31] Global Synchronize</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SAC</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>ADC Sample Averaging Control</description>
          <fields>
            <field>
              <name>ADC_SAC_AVG</name>
              <description>[2:0] Hardware Averaging Control</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_OFF</name>
                  <value>0x00000000</value>
                  <description>No hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_2X</name>
                  <value>0x00000001</value>
                  <description>2x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_4X</name>
                  <value>0x00000002</value>
                  <description>4x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_8X</name>
                  <value>0x00000003</value>
                  <description>8x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_16X</name>
                  <value>0x00000004</value>
                  <description>16x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_32X</name>
                  <value>0x00000005</value>
                  <description>32x hardware oversampling</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_SAC_AVG_64X</name>
                  <value>0x00000006</value>
                  <description>64x hardware oversampling</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCISC</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>ADC_DCISC_DCINT0</name>
              <description>[0:0] Digital Comparator 0 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT1</name>
              <description>[1:1] Digital Comparator 1 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT2</name>
              <description>[2:2] Digital Comparator 2 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT3</name>
              <description>[3:3] Digital Comparator 3 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT4</name>
              <description>[4:4] Digital Comparator 4 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT5</name>
              <description>[5:5] Digital Comparator 5 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT6</name>
              <description>[6:6] Digital Comparator 6 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_DCISC_DCINT7</name>
              <description>[7:7] Digital Comparator 7 Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_CTL</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>ADC Control</description>
          <fields>
            <field>
              <name>ADC_CTL_VREF</name>
              <description>[0:0] Voltage Reference Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_CTL_VREF_INTERNAL</name>
                  <value>0x00000000</value>
                  <description>VDDA and GNDA are the voltage references</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_CTL_VREF_EXT_3V</name>
                  <value>0x00000001</value>
                  <description>The external VREFA+ and VREFA- inputs are the voltage references</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX0</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 0</description>
          <fields>
            <field>
              <name>ADC_SSMUX0_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX1</name>
              <description>[7:4] 2nd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX2</name>
              <description>[11:8] 3rd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX3</name>
              <description>[15:12] 4th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX4</name>
              <description>[19:16] 5th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX5</name>
              <description>[23:20] 6th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX6</name>
              <description>[27:24] 7th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX0_MUX7</name>
              <description>[31:28] 8th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL0</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 0</description>
          <fields>
            <field>
              <name>ADC_SSCTL0_D0</name>
              <description>[0:0] 1st Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END0</name>
              <description>[1:1] 1st Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE0</name>
              <description>[2:2] 1st Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D1</name>
              <description>[4:4] 2nd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END1</name>
              <description>[5:5] 2nd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE1</name>
              <description>[6:6] 2nd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS1</name>
              <description>[7:7] 2nd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D2</name>
              <description>[8:8] 3rd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END2</name>
              <description>[9:9] 3rd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE2</name>
              <description>[10:10] 3rd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS2</name>
              <description>[11:11] 3rd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D3</name>
              <description>[12:12] 4th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END3</name>
              <description>[13:13] 4th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE3</name>
              <description>[14:14] 4th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS3</name>
              <description>[15:15] 4th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D4</name>
              <description>[16:16] 5th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END4</name>
              <description>[17:17] 5th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE4</name>
              <description>[18:18] 5th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS4</name>
              <description>[19:19] 5th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D5</name>
              <description>[20:20] 6th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END5</name>
              <description>[21:21] 6th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE5</name>
              <description>[22:22] 6th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS5</name>
              <description>[23:23] 6th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D6</name>
              <description>[24:24] 7th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END6</name>
              <description>[25:25] 7th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE6</name>
              <description>[26:26] 7th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS6</name>
              <description>[27:27] 7th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_D7</name>
              <description>[28:28] 8th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_END7</name>
              <description>[29:29] 8th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_IE7</name>
              <description>[30:30] 8th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL0_TS7</name>
              <description>[31:31] 8th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO0</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 0</description>
          <fields>
            <field>
              <name>ADC_SSFIFO0_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT0</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 0 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT0_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT0_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT0_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT0_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP0</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 0 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP0_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S1DCOP</name>
              <description>[4:4] Sample 1 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S2DCOP</name>
              <description>[8:8] Sample 2 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S3DCOP</name>
              <description>[12:12] Sample 3 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S4DCOP</name>
              <description>[16:16] Sample 4 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S5DCOP</name>
              <description>[20:20] Sample 5 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S6DCOP</name>
              <description>[24:24] Sample 6 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP0_S7DCOP</name>
              <description>[28:28] Sample 7 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC0</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 0 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC0_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S1DCSEL</name>
              <description>[7:4] Sample 1 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S2DCSEL</name>
              <description>[11:8] Sample 2 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S3DCSEL</name>
              <description>[15:12] Sample 3 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S4DCSEL</name>
              <description>[19:16] Sample 4 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S5DCSEL</name>
              <description>[23:20] Sample 5 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S6DCSEL</name>
              <description>[27:24] Sample 6 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC0_S7DCSEL</name>
              <description>[31:28] Sample 7 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX0</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 0</description>
          <fields>
            <field>
              <name>ADC_SSEMUX0_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX1</name>
              <description>[4:4] 2th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX2</name>
              <description>[8:8] 3rd Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX3</name>
              <description>[12:12] 4th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX4</name>
              <description>[16:16] 5th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX5</name>
              <description>[20:20] 6th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX6</name>
              <description>[24:24] 7th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX0_EMUX7</name>
              <description>[28:28] 8th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH0</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 0 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH0_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH1</name>
              <description>[7:4] 2nd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH2</name>
              <description>[11:8] 3rd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH3</name>
              <description>[15:12] 4th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH4</name>
              <description>[19:16] 5th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH5</name>
              <description>[23:20] 6th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH6</name>
              <description>[27:24] 7th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH0_TSH7</name>
              <description>[31:28] 8th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX1</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 1</description>
          <fields>
            <field>
              <name>ADC_SSMUX1_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX1_MUX1</name>
              <description>[7:4] 2nd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX1_MUX2</name>
              <description>[11:8] 3rd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX1_MUX3</name>
              <description>[15:12] 4th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL1</name>
          <addressOffset>0x00000064</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 1</description>
          <fields>
            <field>
              <name>ADC_SSCTL1_D0</name>
              <description>[0:0] 1st Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END0</name>
              <description>[1:1] 1st Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE0</name>
              <description>[2:2] 1st Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_D1</name>
              <description>[4:4] 2nd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END1</name>
              <description>[5:5] 2nd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE1</name>
              <description>[6:6] 2nd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS1</name>
              <description>[7:7] 2nd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_D2</name>
              <description>[8:8] 3rd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END2</name>
              <description>[9:9] 3rd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE2</name>
              <description>[10:10] 3rd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS2</name>
              <description>[11:11] 3rd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_D3</name>
              <description>[12:12] 4th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_END3</name>
              <description>[13:13] 4th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_IE3</name>
              <description>[14:14] 4th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL1_TS3</name>
              <description>[15:15] 4th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO1</name>
          <addressOffset>0x00000068</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 1</description>
          <fields>
            <field>
              <name>ADC_SSFIFO1_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT1</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 1 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT1_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT1_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT1_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT1_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP1</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 1 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP1_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP1_S1DCOP</name>
              <description>[4:4] Sample 1 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP1_S2DCOP</name>
              <description>[8:8] Sample 2 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP1_S3DCOP</name>
              <description>[12:12] Sample 3 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC1</name>
          <addressOffset>0x00000074</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 1 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC1_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC1_S1DCSEL</name>
              <description>[7:4] Sample 1 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC1_S2DCSEL</name>
              <description>[11:8] Sample 2 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC1_S3DCSEL</name>
              <description>[15:12] Sample 3 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX1</name>
          <addressOffset>0x00000078</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 1</description>
          <fields>
            <field>
              <name>ADC_SSEMUX1_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX1_EMUX1</name>
              <description>[4:4] 2th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX1_EMUX2</name>
              <description>[8:8] 3rd Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX1_EMUX3</name>
              <description>[12:12] 4th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH1</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 1 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH1_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH1_TSH1</name>
              <description>[7:4] 2nd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH1_TSH2</name>
              <description>[11:8] 3rd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH1_TSH3</name>
              <description>[15:12] 4th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX2</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 2</description>
          <fields>
            <field>
              <name>ADC_SSMUX2_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX2_MUX1</name>
              <description>[7:4] 2nd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX2_MUX2</name>
              <description>[11:8] 3rd Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSMUX2_MUX3</name>
              <description>[15:12] 4th Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL2</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 2</description>
          <fields>
            <field>
              <name>ADC_SSCTL2_D0</name>
              <description>[0:0] 1st Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END0</name>
              <description>[1:1] 1st Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE0</name>
              <description>[2:2] 1st Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_D1</name>
              <description>[4:4] 2nd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END1</name>
              <description>[5:5] 2nd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE1</name>
              <description>[6:6] 2nd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS1</name>
              <description>[7:7] 2nd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_D2</name>
              <description>[8:8] 3rd Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END2</name>
              <description>[9:9] 3rd Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE2</name>
              <description>[10:10] 3rd Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS2</name>
              <description>[11:11] 3rd Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_D3</name>
              <description>[12:12] 4th Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_END3</name>
              <description>[13:13] 4th Sample is End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_IE3</name>
              <description>[14:14] 4th Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL2_TS3</name>
              <description>[15:15] 4th Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO2</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 2</description>
          <fields>
            <field>
              <name>ADC_SSFIFO2_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT2</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 2 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT2_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT2_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT2_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT2_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP2</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 2 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP2_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP2_S1DCOP</name>
              <description>[4:4] Sample 1 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP2_S2DCOP</name>
              <description>[8:8] Sample 2 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSOP2_S3DCOP</name>
              <description>[12:12] Sample 3 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC2</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 2 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC2_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC2_S1DCSEL</name>
              <description>[7:4] Sample 1 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC2_S2DCSEL</name>
              <description>[11:8] Sample 2 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSDC2_S3DCSEL</name>
              <description>[15:12] Sample 3 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX2</name>
          <addressOffset>0x00000098</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 2</description>
          <fields>
            <field>
              <name>ADC_SSEMUX2_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX2_EMUX1</name>
              <description>[4:4] 2th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX2_EMUX2</name>
              <description>[8:8] 3rd Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSEMUX2_EMUX3</name>
              <description>[12:12] 4th Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH2</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 2 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH2_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH2_TSH1</name>
              <description>[7:4] 2nd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH2_TSH2</name>
              <description>[11:8] 3rd Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSTSH2_TSH3</name>
              <description>[15:12] 4th Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSMUX3</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Input Multiplexer Select 3</description>
          <fields>
            <field>
              <name>ADC_SSMUX3_MUX0</name>
              <description>[3:0] 1st Sample Input Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSCTL3</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Control 3</description>
          <fields>
            <field>
              <name>ADC_SSCTL3_D0</name>
              <description>[0:0] Sample Differential Input Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL3_END0</name>
              <description>[1:1] End of Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL3_IE0</name>
              <description>[2:2] Sample Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_SSCTL3_TS0</name>
              <description>[3:3] 1st Sample Temp Sensor Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFIFO3</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Result FIFO 3</description>
          <fields>
            <field>
              <name>ADC_SSFIFO3_DATA</name>
              <description>[11:0] Conversion Result Data</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSFSTAT3</name>
          <addressOffset>0x000000AC</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence FIFO 3 Status</description>
          <fields>
            <field>
              <name>ADC_SSFSTAT3_TPTR</name>
              <description>[3:0] FIFO Tail Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT3_HPTR</name>
              <description>[7:4] FIFO Head Pointer</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT3_EMPTY</name>
              <description>[8:8] FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>ADC_SSFSTAT3_FULL</name>
              <description>[12:12] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSOP3</name>
          <addressOffset>0x000000B0</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 3 Operation</description>
          <fields>
            <field>
              <name>ADC_SSOP3_S0DCOP</name>
              <description>[0:0] Sample 0 Digital Comparator Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSDC3</name>
          <addressOffset>0x000000B4</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 3 Digital Comparator Select</description>
          <fields>
            <field>
              <name>ADC_SSDC3_S0DCSEL</name>
              <description>[3:0] Sample 0 Digital Comparator Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSEMUX3</name>
          <addressOffset>0x000000B8</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence Extended Input Multiplexer Select 3</description>
          <fields>
            <field>
              <name>ADC_SSEMUX3_EMUX0</name>
              <description>[0:0] 1st Sample Input Select (Upper Bit)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_SSTSH3</name>
          <addressOffset>0x000000BC</addressOffset>
          <size>32</size>
          <description>ADC Sample Sequence 3 Sample and Hold Time</description>
          <fields>
            <field>
              <name>ADC_SSTSH3_TSH0</name>
              <description>[3:0] 1st Sample and Hold Period Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCRIC</name>
          <addressOffset>0x00000D00</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Reset Initial Conditions</description>
          <fields>
            <field>
              <name>ADC_DCRIC_DCINT0</name>
              <description>[0:0] Digital Comparator Interrupt 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT1</name>
              <description>[1:1] Digital Comparator Interrupt 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT2</name>
              <description>[2:2] Digital Comparator Interrupt 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT3</name>
              <description>[3:3] Digital Comparator Interrupt 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT4</name>
              <description>[4:4] Digital Comparator Interrupt 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT5</name>
              <description>[5:5] Digital Comparator Interrupt 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT6</name>
              <description>[6:6] Digital Comparator Interrupt 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCINT7</name>
              <description>[7:7] Digital Comparator Interrupt 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG0</name>
              <description>[16:16] Digital Comparator Trigger 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG1</name>
              <description>[17:17] Digital Comparator Trigger 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG2</name>
              <description>[18:18] Digital Comparator Trigger 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG3</name>
              <description>[19:19] Digital Comparator Trigger 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG4</name>
              <description>[20:20] Digital Comparator Trigger 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG5</name>
              <description>[21:21] Digital Comparator Trigger 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG6</name>
              <description>[22:22] Digital Comparator Trigger 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>ADC_DCRIC_DCTRIG7</name>
              <description>[23:23] Digital Comparator Trigger 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL0</name>
          <addressOffset>0x00000E00</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 0</description>
          <fields>
            <field>
              <name>ADC_DCCTL0_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL0_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL0_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL0_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL1</name>
          <addressOffset>0x00000E04</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 1</description>
          <fields>
            <field>
              <name>ADC_DCCTL1_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL1_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL1_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL1_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL2</name>
          <addressOffset>0x00000E08</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 2</description>
          <fields>
            <field>
              <name>ADC_DCCTL2_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL2_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL2_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL2_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL3</name>
          <addressOffset>0x00000E0C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 3</description>
          <fields>
            <field>
              <name>ADC_DCCTL3_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL3_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL3_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL3_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL4</name>
          <addressOffset>0x00000E10</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 4</description>
          <fields>
            <field>
              <name>ADC_DCCTL4_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL4_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL4_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL4_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL5</name>
          <addressOffset>0x00000E14</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 5</description>
          <fields>
            <field>
              <name>ADC_DCCTL5_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL5_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL5_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL5_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL6</name>
          <addressOffset>0x00000E18</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 6</description>
          <fields>
            <field>
              <name>ADC_DCCTL6_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL6_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL6_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL6_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCTL7</name>
          <addressOffset>0x00000E1C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Control 7</description>
          <fields>
            <field>
              <name>ADC_DCCTL7_CIM</name>
              <description>[1:0] Comparison Interrupt Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_ONCE</name>
                  <value>0x00000001</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_HALWAYS</name>
                  <value>0x00000002</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIM_HONCE</name>
                  <value>0x00000003</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CIC</name>
              <description>[3:2] Comparison Interrupt Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIC_MID</name>
                  <value>0x00000004</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CIC_HIGH</name>
                  <value>0x0000000C</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CIE</name>
              <description>[4:4] Comparison Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_DCCTL7_CTM</name>
              <description>[9:8] Comparison Trigger Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_ALWAYS</name>
                  <value>0x00000000</value>
                  <description>Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_ONCE</name>
                  <value>0x00000100</value>
                  <description>Once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_HALWAYS</name>
                  <value>0x00000200</value>
                  <description>Hysteresis Always</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTM_HONCE</name>
                  <value>0x00000300</value>
                  <description>Hysteresis Once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CTC</name>
              <description>[11:10] Comparison Trigger Condition</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTC_LOW</name>
                  <value>0x00000000</value>
                  <description>Low Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTC_MID</name>
                  <value>0x00000400</value>
                  <description>Mid Band</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_DCCTL7_CTC_HIGH</name>
                  <value>0x00000C00</value>
                  <description>High Band</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_DCCTL7_CTE</name>
              <description>[12:12] Comparison Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP0</name>
          <addressOffset>0x00000E40</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 0</description>
          <fields>
            <field>
              <name>ADC_DCCMP0_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP0_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP1</name>
          <addressOffset>0x00000E44</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 1</description>
          <fields>
            <field>
              <name>ADC_DCCMP1_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP1_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP2</name>
          <addressOffset>0x00000E48</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 2</description>
          <fields>
            <field>
              <name>ADC_DCCMP2_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP2_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP3</name>
          <addressOffset>0x00000E4C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 3</description>
          <fields>
            <field>
              <name>ADC_DCCMP3_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP3_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP4</name>
          <addressOffset>0x00000E50</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 4</description>
          <fields>
            <field>
              <name>ADC_DCCMP4_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP4_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP5</name>
          <addressOffset>0x00000E54</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 5</description>
          <fields>
            <field>
              <name>ADC_DCCMP5_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP5_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP6</name>
          <addressOffset>0x00000E58</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 6</description>
          <fields>
            <field>
              <name>ADC_DCCMP6_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP6_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_DCCMP7</name>
          <addressOffset>0x00000E5C</addressOffset>
          <size>32</size>
          <description>ADC Digital Comparator Range 7</description>
          <fields>
            <field>
              <name>ADC_DCCMP7_COMP0</name>
              <description>[11:0] Compare 0</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>ADC_DCCMP7_COMP1</name>
              <description>[27:16] Compare 1</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>ADC Peripheral Properties</description>
          <fields>
            <field>
              <name>ADC_PP_MCR</name>
              <description>[3:0] Maximum Conversion Rate</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_PP_MCR_FULL</name>
                  <value>0x00000007</value>
                  <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_PP_CH</name>
              <description>[9:4] ADC Channel Count</description>
              <bitWidth>6</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>ADC_PP_DC</name>
              <description>[15:10] Digital Comparator Count</description>
              <bitWidth>6</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>ADC_PP_TYPE</name>
              <description>[17:16] ADC Architecture</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_PP_TYPE_SAR</name>
                  <value>0x00000000</value>
                  <description>SAR</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_PP_RSL</name>
              <description>[22:18] Resolution</description>
              <bitWidth>5</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>ADC_PP_TS</name>
              <description>[23:23] Temperature Sensor</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>ADC_PP_APSHT</name>
              <description>[24:24] Application-Programmable Sample-and-Hold Time</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>ADC Peripheral Configuration</description>
          <fields>
            <field>
              <name>ADC_PC_MCR</name>
              <description>[3:0] Conversion Rate</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_PC_MCR_1_8</name>
                  <value>0x00000001</value>
                  <description>Eighth conversion rate. After a conversion completes, the logic pauses for 112 TADC periods before starting the next conversion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_PC_MCR_1_4</name>
                  <value>0x00000003</value>
                  <description>Quarter conversion rate. After a conversion completes, the logic pauses for 48 TADC periods before starting the next conversion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_PC_MCR_1_2</name>
                  <value>0x00000005</value>
                  <description>Half conversion rate. After a conversion completes, the logic pauses for 16 TADC periods before starting the next conversion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_PC_MCR_FULL</name>
                  <value>0x00000007</value>
                  <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>ADC_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>ADC Clock Configuration</description>
          <fields>
            <field>
              <name>ADC_CC_CS</name>
              <description>[3:0] ADC Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_CC_CS_SYSPLL</name>
                  <value>0x00000000</value>
                  <description>PLL VCO divided by CLKDIV</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_CC_CS_PIOSC</name>
                  <value>0x00000001</value>
                  <description>PIOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_CC_CS_MOSC</name>
                  <value>0x00000002</value>
                  <description>MOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CC_CLKDIV</name>
              <description>[9:4] PLL VCO Clock Divisor</description>
              <bitWidth>6</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>COMP</name>
      <baseAddress>0x4003C000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Comparator register offsets</description>
      <registers>
        <register>
          <name>COMP_ACMIS</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Analog Comparator Masked Interrupt Status</description>
          <fields>
            <field>
              <name>COMP_ACMIS_IN0</name>
              <description>[0:0] Comparator 0 Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>COMP_ACMIS_IN1</name>
              <description>[1:1] Comparator 1 Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_ACMIS_IN2</name>
              <description>[2:2] Comparator 2 Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACRIS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Analog Comparator Raw Interrupt Status</description>
          <fields>
            <field>
              <name>COMP_ACRIS_IN0</name>
              <description>[0:0] Comparator 0 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>COMP_ACRIS_IN1</name>
              <description>[1:1] Comparator 1 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_ACRIS_IN2</name>
              <description>[2:2] Comparator 2 Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACINTEN</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>Analog Comparator Interrupt Enable</description>
          <fields>
            <field>
              <name>COMP_ACINTEN_IN0</name>
              <description>[0:0] Comparator 0 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>COMP_ACINTEN_IN1</name>
              <description>[1:1] Comparator 1 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_ACINTEN_IN2</name>
              <description>[2:2] Comparator 2 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACREFCTL</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>Analog Comparator Reference Voltage Control</description>
          <fields>
            <field>
              <name>COMP_ACREFCTL_VREF</name>
              <description>[3:0] Resistor Ladder Voltage Ref</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>COMP_ACREFCTL_RNG</name>
              <description>[8:8] Resistor Ladder Range</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>COMP_ACREFCTL_EN</name>
              <description>[9:9] Resistor Ladder Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACSTAT0</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>Analog Comparator Status 0</description>
          <fields>
            <field>
              <name>COMP_ACSTAT0_OVAL</name>
              <description>[1:1] Comparator Output Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACCTL0</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>Analog Comparator Control 0</description>
          <fields>
            <field>
              <name>COMP_ACCTL0_CINV</name>
              <description>[1:1] Comparator Output Invert</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL0_ISEN</name>
              <description>[3:2] Interrupt Sense</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ISEN_LEVEL</name>
                  <value>0x00000000</value>
                  <description>Level sense, see ISLVAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ISEN_FALL</name>
                  <value>0x00000004</value>
                  <description>Falling edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ISEN_RISE</name>
                  <value>0x00000008</value>
                  <description>Rising edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ISEN_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Either edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL0_ISLVAL</name>
              <description>[4:4] Interrupt Sense Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL0_TSEN</name>
              <description>[6:5] Trigger Sense</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL0_TSEN_LEVEL</name>
                  <value>0x00000000</value>
                  <description>Level sense, see TSLVAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_TSEN_FALL</name>
                  <value>0x00000020</value>
                  <description>Falling edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_TSEN_RISE</name>
                  <value>0x00000040</value>
                  <description>Rising edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_TSEN_BOTH</name>
                  <value>0x00000060</value>
                  <description>Either edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL0_TSLVAL</name>
              <description>[7:7] Trigger Sense Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL0_ASRCP</name>
              <description>[10:9] Analog Source Positive</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ASRCP_PIN</name>
                  <value>0x00000000</value>
                  <description>Pin value of Cn+</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ASRCP_PIN0</name>
                  <value>0x00000200</value>
                  <description>Pin value of C0+</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL0_ASRCP_REF</name>
                  <value>0x00000400</value>
                  <description>Internal voltage reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL0_TOEN</name>
              <description>[11:11] Trigger Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACSTAT1</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>Analog Comparator Status 1</description>
          <fields>
            <field>
              <name>COMP_ACSTAT1_OVAL</name>
              <description>[1:1] Comparator Output Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACCTL1</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>Analog Comparator Control 1</description>
          <fields>
            <field>
              <name>COMP_ACCTL1_CINV</name>
              <description>[1:1] Comparator Output Invert</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL1_ISEN</name>
              <description>[3:2] Interrupt Sense</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ISEN_LEVEL</name>
                  <value>0x00000000</value>
                  <description>Level sense, see ISLVAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ISEN_FALL</name>
                  <value>0x00000004</value>
                  <description>Falling edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ISEN_RISE</name>
                  <value>0x00000008</value>
                  <description>Rising edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ISEN_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Either edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL1_ISLVAL</name>
              <description>[4:4] Interrupt Sense Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL1_TSEN</name>
              <description>[6:5] Trigger Sense</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL1_TSEN_LEVEL</name>
                  <value>0x00000000</value>
                  <description>Level sense, see TSLVAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_TSEN_FALL</name>
                  <value>0x00000020</value>
                  <description>Falling edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_TSEN_RISE</name>
                  <value>0x00000040</value>
                  <description>Rising edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_TSEN_BOTH</name>
                  <value>0x00000060</value>
                  <description>Either edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL1_TSLVAL</name>
              <description>[7:7] Trigger Sense Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL1_ASRCP</name>
              <description>[10:9] Analog Source Positive</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ASRCP_PIN</name>
                  <value>0x00000000</value>
                  <description>Pin value of Cn+</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ASRCP_PIN0</name>
                  <value>0x00000200</value>
                  <description>Pin value of C0+</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL1_ASRCP_REF</name>
                  <value>0x00000400</value>
                  <description>Internal voltage reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL1_TOEN</name>
              <description>[11:11] Trigger Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACSTAT2</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>Analog Comparator Status 2</description>
          <fields>
            <field>
              <name>COMP_ACSTAT2_OVAL</name>
              <description>[1:1] Comparator Output Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_ACCTL2</name>
          <addressOffset>0x00000064</addressOffset>
          <size>32</size>
          <description>Analog Comparator Control 2</description>
          <fields>
            <field>
              <name>COMP_ACCTL2_CINV</name>
              <description>[1:1] Comparator Output Invert</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL2_ISEN</name>
              <description>[3:2] Interrupt Sense</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ISEN_LEVEL</name>
                  <value>0x00000000</value>
                  <description>Level sense, see ISLVAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ISEN_FALL</name>
                  <value>0x00000004</value>
                  <description>Falling edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ISEN_RISE</name>
                  <value>0x00000008</value>
                  <description>Rising edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ISEN_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Either edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL2_ISLVAL</name>
              <description>[4:4] Interrupt Sense Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL2_TSEN</name>
              <description>[6:5] Trigger Sense</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL2_TSEN_LEVEL</name>
                  <value>0x00000000</value>
                  <description>Level sense, see TSLVAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_TSEN_FALL</name>
                  <value>0x00000020</value>
                  <description>Falling edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_TSEN_RISE</name>
                  <value>0x00000040</value>
                  <description>Rising edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_TSEN_BOTH</name>
                  <value>0x00000060</value>
                  <description>Either edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL2_TSLVAL</name>
              <description>[7:7] Trigger Sense Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>COMP_ACCTL2_ASRCP</name>
              <description>[10:9] Analog Source Positive</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ASRCP_PIN</name>
                  <value>0x00000000</value>
                  <description>Pin value of Cn+</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ASRCP_PIN0</name>
                  <value>0x00000200</value>
                  <description>Pin value of C0+</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_ACCTL2_ASRCP_REF</name>
                  <value>0x00000400</value>
                  <description>Internal voltage reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_ACCTL2_TOEN</name>
              <description>[11:11] Trigger Output Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>COMP_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>Analog Comparator Peripheral Properties</description>
          <fields>
            <field>
              <name>COMP_PP_CMP0</name>
              <description>[0:0] Comparator 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>COMP_PP_CMP1</name>
              <description>[1:1] Comparator 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>COMP_PP_CMP2</name>
              <description>[2:2] Comparator 2 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>COMP_PP_C0O</name>
              <description>[16:16] Comparator Output 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>COMP_PP_C1O</name>
              <description>[17:17] Comparator Output 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>COMP_PP_C2O</name>
              <description>[18:18] Comparator Output 2 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CAN0</name>
      <baseAddress>0x40040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>CAN register offsets</description>
      <registers>
        <register>
          <name>CAN_CTL</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>CAN Control</description>
          <fields>
            <field>
              <name>CAN_CTL_INIT</name>
              <description>[0:0] Initialization</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_IE</name>
              <description>[1:1] CAN Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_SIE</name>
              <description>[2:2] Status Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_EIE</name>
              <description>[3:3] Error Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_DAR</name>
              <description>[5:5] Disable Automatic-Retransmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_CCE</name>
              <description>[6:6] Configuration Change Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_TEST</name>
              <description>[7:7] Test Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_STS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>CAN Status</description>
          <fields>
            <field>
              <name>CAN_STS_LEC</name>
              <description>[2:0] Last Error Code</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAN_STS_LEC_NONE</name>
                  <value>0x00000000</value>
                  <description>No Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_STUFF</name>
                  <value>0x00000001</value>
                  <description>Stuff Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_FORM</name>
                  <value>0x00000002</value>
                  <description>Format Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_ACK</name>
                  <value>0x00000003</value>
                  <description>ACK Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_BIT1</name>
                  <value>0x00000004</value>
                  <description>Bit 1 Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_BIT0</name>
                  <value>0x00000005</value>
                  <description>Bit 0 Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_CRC</name>
                  <value>0x00000006</value>
                  <description>CRC Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_NOEVENT</name>
                  <value>0x00000007</value>
                  <description>No Event</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAN_STS_TXOK</name>
              <description>[3:3] Transmitted a Message Successfully</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_STS_RXOK</name>
              <description>[4:4] Received a Message Successfully</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_STS_EPASS</name>
              <description>[5:5] Error Passive</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_STS_EWARN</name>
              <description>[6:6] Warning Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_STS_BOFF</name>
              <description>[7:7] Bus-Off Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_ERR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>CAN Error Counter</description>
          <fields>
            <field>
              <name>CAN_ERR_TEC</name>
              <description>[7:0] Transmit Error Counter</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_ERR_REC</name>
              <description>[14:8] Receive Error Counter</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_ERR_RP</name>
              <description>[15:15] Received Error Passive</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_BIT</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>CAN Bit Timing</description>
          <fields>
            <field>
              <name>CAN_BIT_BRP</name>
              <description>[5:0] Baud Rate Prescaler</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_BIT_SJW</name>
              <description>[7:6] (Re)Synchronization Jump Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_BIT_TSEG1</name>
              <description>[11:8] Time Segment Before Sample Point</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_BIT_TSEG2</name>
              <description>[14:12] Time Segment after Sample Point</description>
              <bitWidth>3</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_INT</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>CAN Interrupt</description>
          <fields>
            <field>
              <name>CAN_INT_INTID</name>
              <description>[15:0] Interrupt Identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAN_INT_INTID_NONE</name>
                  <value>0x00000000</value>
                  <description>No interrupt pending</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_INT_INTID_STATUS</name>
                  <value>0x00008000</value>
                  <description>Status Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_TST</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>CAN Test</description>
          <fields>
            <field>
              <name>CAN_TST_BASIC</name>
              <description>[2:2] Basic Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_TST_SILENT</name>
              <description>[3:3] Silent Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_TST_LBACK</name>
              <description>[4:4] Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_TST_TX</name>
              <description>[6:5] Transmit Control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAN_TST_TX_CANCTL</name>
                  <value>0x00000000</value>
                  <description>CAN Module Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_TST_TX_SAMPLE</name>
                  <value>0x00000020</value>
                  <description>Sample Point</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_TST_TX_DOMINANT</name>
                  <value>0x00000040</value>
                  <description>Driven Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_TST_TX_RECESSIVE</name>
                  <value>0x00000060</value>
                  <description>Driven High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAN_TST_RX</name>
              <description>[7:7] Receive Observation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_BRPE</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>CAN Baud Rate Prescaler Extension</description>
          <fields>
            <field>
              <name>CAN_BRPE_BRPE</name>
              <description>[3:0] Baud Rate Prescaler Extension</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1CRQ</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>CAN IF1 Command Request</description>
          <fields>
            <field>
              <name>CAN_IF1CRQ_MNUM</name>
              <description>[5:0] Message Number</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CRQ_BUSY</name>
              <description>[15:15] Busy Flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1CMSK</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>CAN IF1 Command Mask</description>
          <fields>
            <field>
              <name>CAN_IF1CMSK_DATAB</name>
              <description>[0:0] Access Data Byte 4 to 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_DATAA</name>
              <description>[1:1] Access Data Byte 0 to 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_NEWDAT</name>
              <description>[2:2] Access New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_TXRQST</name>
              <description>[2:2] Access Transmission Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_CLRINTPND</name>
              <description>[3:3] Clear Interrupt Pending Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_CONTROL</name>
              <description>[4:4] Access Control Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_ARB</name>
              <description>[5:5] Access Arbitration Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_MASK</name>
              <description>[6:6] Access Mask Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_WRNRD</name>
              <description>[7:7] Write, Not Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1MSK1</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>CAN IF1 Mask 1</description>
          <fields>
            <field>
              <name>CAN_IF1MSK1_IDMSK</name>
              <description>[15:0] Identifier Mask</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1MSK2</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>CAN IF1 Mask 2</description>
          <fields>
            <field>
              <name>CAN_IF1MSK2_IDMSK</name>
              <description>[12:0] Identifier Mask</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MSK2_MDIR</name>
              <description>[14:14] Mask Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MSK2_MXTD</name>
              <description>[15:15] Mask Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1ARB1</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>CAN IF1 Arbitration 1</description>
          <fields>
            <field>
              <name>CAN_IF1ARB1_ID</name>
              <description>[15:0] Message Identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1ARB2</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>CAN IF1 Arbitration 2</description>
          <fields>
            <field>
              <name>CAN_IF1ARB2_ID</name>
              <description>[12:0] Message Identifier</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1ARB2_DIR</name>
              <description>[13:13] Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF1ARB2_XTD</name>
              <description>[14:14] Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF1ARB2_MSGVAL</name>
              <description>[15:15] Message Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1MCTL</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>CAN IF1 Message Control</description>
          <fields>
            <field>
              <name>CAN_IF1MCTL_DLC</name>
              <description>[3:0] Data Length Code</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_EOB</name>
              <description>[7:7] End of Buffer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_TXRQST</name>
              <description>[8:8] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_RMTEN</name>
              <description>[9:9] Remote Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_RXIE</name>
              <description>[10:10] Receive Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_TXIE</name>
              <description>[11:11] Transmit Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_UMASK</name>
              <description>[12:12] Use Acceptance Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_INTPND</name>
              <description>[13:13] Interrupt Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_MSGLST</name>
              <description>[14:14] Message Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_NEWDAT</name>
              <description>[15:15] New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DA1</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data A1</description>
          <fields>
            <field>
              <name>CAN_IF1DA1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DA2</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data A2</description>
          <fields>
            <field>
              <name>CAN_IF1DA2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DB1</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data B1</description>
          <fields>
            <field>
              <name>CAN_IF1DB1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DB2</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data B2</description>
          <fields>
            <field>
              <name>CAN_IF1DB2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2CRQ</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>CAN IF2 Command Request</description>
          <fields>
            <field>
              <name>CAN_IF2CRQ_MNUM</name>
              <description>[5:0] Message Number</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CRQ_BUSY</name>
              <description>[15:15] Busy Flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2CMSK</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>CAN IF2 Command Mask</description>
          <fields>
            <field>
              <name>CAN_IF2CMSK_DATAB</name>
              <description>[0:0] Access Data Byte 4 to 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_DATAA</name>
              <description>[1:1] Access Data Byte 0 to 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_NEWDAT</name>
              <description>[2:2] Access New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_TXRQST</name>
              <description>[2:2] Access Transmission Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_CLRINTPND</name>
              <description>[3:3] Clear Interrupt Pending Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_CONTROL</name>
              <description>[4:4] Access Control Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_ARB</name>
              <description>[5:5] Access Arbitration Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_MASK</name>
              <description>[6:6] Access Mask Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_WRNRD</name>
              <description>[7:7] Write, Not Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2MSK1</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>CAN IF2 Mask 1</description>
          <fields>
            <field>
              <name>CAN_IF2MSK1_IDMSK</name>
              <description>[15:0] Identifier Mask</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2MSK2</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>CAN IF2 Mask 2</description>
          <fields>
            <field>
              <name>CAN_IF2MSK2_IDMSK</name>
              <description>[12:0] Identifier Mask</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MSK2_MDIR</name>
              <description>[14:14] Mask Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MSK2_MXTD</name>
              <description>[15:15] Mask Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2ARB1</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>CAN IF2 Arbitration 1</description>
          <fields>
            <field>
              <name>CAN_IF2ARB1_ID</name>
              <description>[15:0] Message Identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2ARB2</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>CAN IF2 Arbitration 2</description>
          <fields>
            <field>
              <name>CAN_IF2ARB2_ID</name>
              <description>[12:0] Message Identifier</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2ARB2_DIR</name>
              <description>[13:13] Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF2ARB2_XTD</name>
              <description>[14:14] Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF2ARB2_MSGVAL</name>
              <description>[15:15] Message Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2MCTL</name>
          <addressOffset>0x00000098</addressOffset>
          <size>32</size>
          <description>CAN IF2 Message Control</description>
          <fields>
            <field>
              <name>CAN_IF2MCTL_DLC</name>
              <description>[3:0] Data Length Code</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_EOB</name>
              <description>[7:7] End of Buffer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_TXRQST</name>
              <description>[8:8] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_RMTEN</name>
              <description>[9:9] Remote Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_RXIE</name>
              <description>[10:10] Receive Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_TXIE</name>
              <description>[11:11] Transmit Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_UMASK</name>
              <description>[12:12] Use Acceptance Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_INTPND</name>
              <description>[13:13] Interrupt Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_MSGLST</name>
              <description>[14:14] Message Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_NEWDAT</name>
              <description>[15:15] New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DA1</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data A1</description>
          <fields>
            <field>
              <name>CAN_IF2DA1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DA2</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data A2</description>
          <fields>
            <field>
              <name>CAN_IF2DA2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DB1</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data B1</description>
          <fields>
            <field>
              <name>CAN_IF2DB1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DB2</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data B2</description>
          <fields>
            <field>
              <name>CAN_IF2DB2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_TXRQ1</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>CAN Transmission Request 1</description>
          <fields>
            <field>
              <name>CAN_TXRQ1_TXRQST</name>
              <description>[15:0] Transmission Request Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_TXRQ2</name>
          <addressOffset>0x00000104</addressOffset>
          <size>32</size>
          <description>CAN Transmission Request 2</description>
          <fields>
            <field>
              <name>CAN_TXRQ2_TXRQST</name>
              <description>[15:0] Transmission Request Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_NWDA1</name>
          <addressOffset>0x00000120</addressOffset>
          <size>32</size>
          <description>CAN New Data 1</description>
          <fields>
            <field>
              <name>CAN_NWDA1_NEWDAT</name>
              <description>[15:0] New Data Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_NWDA2</name>
          <addressOffset>0x00000124</addressOffset>
          <size>32</size>
          <description>CAN New Data 2</description>
          <fields>
            <field>
              <name>CAN_NWDA2_NEWDAT</name>
              <description>[15:0] New Data Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG1INT</name>
          <addressOffset>0x00000140</addressOffset>
          <size>32</size>
          <description>CAN Message 1 Interrupt Pending</description>
          <fields>
            <field>
              <name>CAN_MSG1INT_INTPND</name>
              <description>[15:0] Interrupt Pending Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG2INT</name>
          <addressOffset>0x00000144</addressOffset>
          <size>32</size>
          <description>CAN Message 2 Interrupt Pending</description>
          <fields>
            <field>
              <name>CAN_MSG2INT_INTPND</name>
              <description>[15:0] Interrupt Pending Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG1VAL</name>
          <addressOffset>0x00000160</addressOffset>
          <size>32</size>
          <description>CAN Message 1 Valid</description>
          <fields>
            <field>
              <name>CAN_MSG1VAL_MSGVAL</name>
              <description>[15:0] Message Valid Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG2VAL</name>
          <addressOffset>0x00000164</addressOffset>
          <size>32</size>
          <description>CAN Message 2 Valid</description>
          <fields>
            <field>
              <name>CAN_MSG2VAL_MSGVAL</name>
              <description>[15:0] Message Valid Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CAN1</name>
      <baseAddress>0x40041000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>CAN register offsets</description>
      <registers>
        <register>
          <name>CAN_CTL</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>CAN Control</description>
          <fields>
            <field>
              <name>CAN_CTL_INIT</name>
              <description>[0:0] Initialization</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_IE</name>
              <description>[1:1] CAN Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_SIE</name>
              <description>[2:2] Status Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_EIE</name>
              <description>[3:3] Error Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_DAR</name>
              <description>[5:5] Disable Automatic-Retransmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_CCE</name>
              <description>[6:6] Configuration Change Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_CTL_TEST</name>
              <description>[7:7] Test Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_STS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>CAN Status</description>
          <fields>
            <field>
              <name>CAN_STS_LEC</name>
              <description>[2:0] Last Error Code</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAN_STS_LEC_NONE</name>
                  <value>0x00000000</value>
                  <description>No Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_STUFF</name>
                  <value>0x00000001</value>
                  <description>Stuff Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_FORM</name>
                  <value>0x00000002</value>
                  <description>Format Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_ACK</name>
                  <value>0x00000003</value>
                  <description>ACK Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_BIT1</name>
                  <value>0x00000004</value>
                  <description>Bit 1 Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_BIT0</name>
                  <value>0x00000005</value>
                  <description>Bit 0 Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_CRC</name>
                  <value>0x00000006</value>
                  <description>CRC Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_STS_LEC_NOEVENT</name>
                  <value>0x00000007</value>
                  <description>No Event</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAN_STS_TXOK</name>
              <description>[3:3] Transmitted a Message Successfully</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_STS_RXOK</name>
              <description>[4:4] Received a Message Successfully</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_STS_EPASS</name>
              <description>[5:5] Error Passive</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_STS_EWARN</name>
              <description>[6:6] Warning Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_STS_BOFF</name>
              <description>[7:7] Bus-Off Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_ERR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>CAN Error Counter</description>
          <fields>
            <field>
              <name>CAN_ERR_TEC</name>
              <description>[7:0] Transmit Error Counter</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_ERR_REC</name>
              <description>[14:8] Receive Error Counter</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_ERR_RP</name>
              <description>[15:15] Received Error Passive</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_BIT</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>CAN Bit Timing</description>
          <fields>
            <field>
              <name>CAN_BIT_BRP</name>
              <description>[5:0] Baud Rate Prescaler</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_BIT_SJW</name>
              <description>[7:6] (Re)Synchronization Jump Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_BIT_TSEG1</name>
              <description>[11:8] Time Segment Before Sample Point</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_BIT_TSEG2</name>
              <description>[14:12] Time Segment after Sample Point</description>
              <bitWidth>3</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_INT</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>CAN Interrupt</description>
          <fields>
            <field>
              <name>CAN_INT_INTID</name>
              <description>[15:0] Interrupt Identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAN_INT_INTID_NONE</name>
                  <value>0x00000000</value>
                  <description>No interrupt pending</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_INT_INTID_STATUS</name>
                  <value>0x00008000</value>
                  <description>Status Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_TST</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>CAN Test</description>
          <fields>
            <field>
              <name>CAN_TST_BASIC</name>
              <description>[2:2] Basic Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_TST_SILENT</name>
              <description>[3:3] Silent Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_TST_LBACK</name>
              <description>[4:4] Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_TST_TX</name>
              <description>[6:5] Transmit Control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAN_TST_TX_CANCTL</name>
                  <value>0x00000000</value>
                  <description>CAN Module Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_TST_TX_SAMPLE</name>
                  <value>0x00000020</value>
                  <description>Sample Point</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_TST_TX_DOMINANT</name>
                  <value>0x00000040</value>
                  <description>Driven Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAN_TST_TX_RECESSIVE</name>
                  <value>0x00000060</value>
                  <description>Driven High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAN_TST_RX</name>
              <description>[7:7] Receive Observation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_BRPE</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>CAN Baud Rate Prescaler Extension</description>
          <fields>
            <field>
              <name>CAN_BRPE_BRPE</name>
              <description>[3:0] Baud Rate Prescaler Extension</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1CRQ</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>CAN IF1 Command Request</description>
          <fields>
            <field>
              <name>CAN_IF1CRQ_MNUM</name>
              <description>[5:0] Message Number</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CRQ_BUSY</name>
              <description>[15:15] Busy Flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1CMSK</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>CAN IF1 Command Mask</description>
          <fields>
            <field>
              <name>CAN_IF1CMSK_DATAB</name>
              <description>[0:0] Access Data Byte 4 to 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_DATAA</name>
              <description>[1:1] Access Data Byte 0 to 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_NEWDAT</name>
              <description>[2:2] Access New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_TXRQST</name>
              <description>[2:2] Access Transmission Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_CLRINTPND</name>
              <description>[3:3] Clear Interrupt Pending Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_CONTROL</name>
              <description>[4:4] Access Control Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_ARB</name>
              <description>[5:5] Access Arbitration Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_MASK</name>
              <description>[6:6] Access Mask Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_IF1CMSK_WRNRD</name>
              <description>[7:7] Write, Not Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1MSK1</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>CAN IF1 Mask 1</description>
          <fields>
            <field>
              <name>CAN_IF1MSK1_IDMSK</name>
              <description>[15:0] Identifier Mask</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1MSK2</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>CAN IF1 Mask 2</description>
          <fields>
            <field>
              <name>CAN_IF1MSK2_IDMSK</name>
              <description>[12:0] Identifier Mask</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MSK2_MDIR</name>
              <description>[14:14] Mask Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MSK2_MXTD</name>
              <description>[15:15] Mask Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1ARB1</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>CAN IF1 Arbitration 1</description>
          <fields>
            <field>
              <name>CAN_IF1ARB1_ID</name>
              <description>[15:0] Message Identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1ARB2</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>CAN IF1 Arbitration 2</description>
          <fields>
            <field>
              <name>CAN_IF1ARB2_ID</name>
              <description>[12:0] Message Identifier</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1ARB2_DIR</name>
              <description>[13:13] Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF1ARB2_XTD</name>
              <description>[14:14] Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF1ARB2_MSGVAL</name>
              <description>[15:15] Message Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1MCTL</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>CAN IF1 Message Control</description>
          <fields>
            <field>
              <name>CAN_IF1MCTL_DLC</name>
              <description>[3:0] Data Length Code</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_EOB</name>
              <description>[7:7] End of Buffer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_TXRQST</name>
              <description>[8:8] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_RMTEN</name>
              <description>[9:9] Remote Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_RXIE</name>
              <description>[10:10] Receive Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_TXIE</name>
              <description>[11:11] Transmit Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_UMASK</name>
              <description>[12:12] Use Acceptance Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_INTPND</name>
              <description>[13:13] Interrupt Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_MSGLST</name>
              <description>[14:14] Message Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF1MCTL_NEWDAT</name>
              <description>[15:15] New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DA1</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data A1</description>
          <fields>
            <field>
              <name>CAN_IF1DA1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DA2</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data A2</description>
          <fields>
            <field>
              <name>CAN_IF1DA2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DB1</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data B1</description>
          <fields>
            <field>
              <name>CAN_IF1DB1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF1DB2</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>CAN IF1 Data B2</description>
          <fields>
            <field>
              <name>CAN_IF1DB2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2CRQ</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>CAN IF2 Command Request</description>
          <fields>
            <field>
              <name>CAN_IF2CRQ_MNUM</name>
              <description>[5:0] Message Number</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CRQ_BUSY</name>
              <description>[15:15] Busy Flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2CMSK</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>CAN IF2 Command Mask</description>
          <fields>
            <field>
              <name>CAN_IF2CMSK_DATAB</name>
              <description>[0:0] Access Data Byte 4 to 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_DATAA</name>
              <description>[1:1] Access Data Byte 0 to 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_NEWDAT</name>
              <description>[2:2] Access New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_TXRQST</name>
              <description>[2:2] Access Transmission Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_CLRINTPND</name>
              <description>[3:3] Clear Interrupt Pending Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_CONTROL</name>
              <description>[4:4] Access Control Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_ARB</name>
              <description>[5:5] Access Arbitration Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_MASK</name>
              <description>[6:6] Access Mask Bits</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>CAN_IF2CMSK_WRNRD</name>
              <description>[7:7] Write, Not Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2MSK1</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>CAN IF2 Mask 1</description>
          <fields>
            <field>
              <name>CAN_IF2MSK1_IDMSK</name>
              <description>[15:0] Identifier Mask</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2MSK2</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>CAN IF2 Mask 2</description>
          <fields>
            <field>
              <name>CAN_IF2MSK2_IDMSK</name>
              <description>[12:0] Identifier Mask</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MSK2_MDIR</name>
              <description>[14:14] Mask Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MSK2_MXTD</name>
              <description>[15:15] Mask Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2ARB1</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>CAN IF2 Arbitration 1</description>
          <fields>
            <field>
              <name>CAN_IF2ARB1_ID</name>
              <description>[15:0] Message Identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2ARB2</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>CAN IF2 Arbitration 2</description>
          <fields>
            <field>
              <name>CAN_IF2ARB2_ID</name>
              <description>[12:0] Message Identifier</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2ARB2_DIR</name>
              <description>[13:13] Message Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF2ARB2_XTD</name>
              <description>[14:14] Extended Identifier</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF2ARB2_MSGVAL</name>
              <description>[15:15] Message Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2MCTL</name>
          <addressOffset>0x00000098</addressOffset>
          <size>32</size>
          <description>CAN IF2 Message Control</description>
          <fields>
            <field>
              <name>CAN_IF2MCTL_DLC</name>
              <description>[3:0] Data Length Code</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_EOB</name>
              <description>[7:7] End of Buffer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_TXRQST</name>
              <description>[8:8] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_RMTEN</name>
              <description>[9:9] Remote Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_RXIE</name>
              <description>[10:10] Receive Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_TXIE</name>
              <description>[11:11] Transmit Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_UMASK</name>
              <description>[12:12] Use Acceptance Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_INTPND</name>
              <description>[13:13] Interrupt Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_MSGLST</name>
              <description>[14:14] Message Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>CAN_IF2MCTL_NEWDAT</name>
              <description>[15:15] New Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DA1</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data A1</description>
          <fields>
            <field>
              <name>CAN_IF2DA1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DA2</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data A2</description>
          <fields>
            <field>
              <name>CAN_IF2DA2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DB1</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data B1</description>
          <fields>
            <field>
              <name>CAN_IF2DB1_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_IF2DB2</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>CAN IF2 Data B2</description>
          <fields>
            <field>
              <name>CAN_IF2DB2_DATA</name>
              <description>[15:0] Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_TXRQ1</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>CAN Transmission Request 1</description>
          <fields>
            <field>
              <name>CAN_TXRQ1_TXRQST</name>
              <description>[15:0] Transmission Request Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_TXRQ2</name>
          <addressOffset>0x00000104</addressOffset>
          <size>32</size>
          <description>CAN Transmission Request 2</description>
          <fields>
            <field>
              <name>CAN_TXRQ2_TXRQST</name>
              <description>[15:0] Transmission Request Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_NWDA1</name>
          <addressOffset>0x00000120</addressOffset>
          <size>32</size>
          <description>CAN New Data 1</description>
          <fields>
            <field>
              <name>CAN_NWDA1_NEWDAT</name>
              <description>[15:0] New Data Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_NWDA2</name>
          <addressOffset>0x00000124</addressOffset>
          <size>32</size>
          <description>CAN New Data 2</description>
          <fields>
            <field>
              <name>CAN_NWDA2_NEWDAT</name>
              <description>[15:0] New Data Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG1INT</name>
          <addressOffset>0x00000140</addressOffset>
          <size>32</size>
          <description>CAN Message 1 Interrupt Pending</description>
          <fields>
            <field>
              <name>CAN_MSG1INT_INTPND</name>
              <description>[15:0] Interrupt Pending Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG2INT</name>
          <addressOffset>0x00000144</addressOffset>
          <size>32</size>
          <description>CAN Message 2 Interrupt Pending</description>
          <fields>
            <field>
              <name>CAN_MSG2INT_INTPND</name>
              <description>[15:0] Interrupt Pending Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG1VAL</name>
          <addressOffset>0x00000160</addressOffset>
          <size>32</size>
          <description>CAN Message 1 Valid</description>
          <fields>
            <field>
              <name>CAN_MSG1VAL_MSGVAL</name>
              <description>[15:0] Message Valid Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CAN_MSG2VAL</name>
          <addressOffset>0x00000164</addressOffset>
          <size>32</size>
          <description>CAN Message 2 Valid</description>
          <fields>
            <field>
              <name>CAN_MSG2VAL_MSGVAL</name>
              <description>[15:0] Message Valid Bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>USB0</name>
      <baseAddress>0x40050000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Univeral Serial Bus register offsets</description>
      <registers>
        <register>
          <name>USB_FADDR</name>
          <addressOffset>0x00000000</addressOffset>
          <size>8</size>
          <description>USB Device Functional Address</description>
          <fields>
            <field>
              <name>USB_FADDR</name>
              <description>[6:0] Function Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_POWER</name>
          <addressOffset>0x00000001</addressOffset>
          <size>8</size>
          <description>USB Power</description>
          <fields>
            <field>
              <name>USB_POWER_PWRDNPHY</name>
              <description>[0:0] Power Down PHY</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_POWER_SUSPEND</name>
              <description>[1:1] SUSPEND Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_POWER_RESUME</name>
              <description>[2:2] RESUME Signaling</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_POWER_RESET</name>
              <description>[3:3] RESET Signaling</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_POWER_HSMODE</name>
              <description>[4:4] High Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_POWER_HSENAB</name>
              <description>[5:5] High Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_POWER_SOFTCONN</name>
              <description>[6:6] Soft Connect/Disconnect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_POWER_ISOUP</name>
              <description>[7:7] Isochronous Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXIS</name>
          <addressOffset>0x00000002</addressOffset>
          <size>16</size>
          <description>USB Transmit Interrupt Status</description>
          <fields>
            <field>
              <name>USB_TXIS_EP0</name>
              <description>[0:0] TX and RX Endpoint 0 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP1</name>
              <description>[1:1] TX Endpoint 1 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP2</name>
              <description>[2:2] TX Endpoint 2 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP3</name>
              <description>[3:3] TX Endpoint 3 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP4</name>
              <description>[4:4] TX Endpoint 4 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP5</name>
              <description>[5:5] TX Endpoint 5 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP6</name>
              <description>[6:6] TX Endpoint 6 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXIS_EP7</name>
              <description>[7:7] TX Endpoint 7 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXIS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>16</size>
          <description>USB Receive Interrupt Status</description>
          <fields>
            <field>
              <name>USB_RXIS_EP1</name>
              <description>[1:1] RX Endpoint 1 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXIS_EP2</name>
              <description>[2:2] RX Endpoint 2 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXIS_EP3</name>
              <description>[3:3] RX Endpoint 3 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXIS_EP4</name>
              <description>[4:4] RX Endpoint 4 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXIS_EP5</name>
              <description>[5:5] RX Endpoint 5 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXIS_EP6</name>
              <description>[6:6] RX Endpoint 6 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXIS_EP7</name>
              <description>[7:7] RX Endpoint 7 Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXIE</name>
          <addressOffset>0x00000006</addressOffset>
          <size>16</size>
          <description>USB Transmit Interrupt Enable</description>
          <fields>
            <field>
              <name>USB_TXIE_EP0</name>
              <description>[0:0] TX and RX Endpoint 0 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP1</name>
              <description>[1:1] TX Endpoint 1 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP2</name>
              <description>[2:2] TX Endpoint 2 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP3</name>
              <description>[3:3] TX Endpoint 3 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP4</name>
              <description>[4:4] TX Endpoint 4 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP5</name>
              <description>[5:5] TX Endpoint 5 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP6</name>
              <description>[6:6] TX Endpoint 6 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXIE_EP7</name>
              <description>[7:7] TX Endpoint 7 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXIE</name>
          <addressOffset>0x00000008</addressOffset>
          <size>16</size>
          <description>USB Receive Interrupt Enable</description>
          <fields>
            <field>
              <name>USB_RXIE_EP1</name>
              <description>[1:1] RX Endpoint 1 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXIE_EP2</name>
              <description>[2:2] RX Endpoint 2 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXIE_EP3</name>
              <description>[3:3] RX Endpoint 3 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXIE_EP4</name>
              <description>[4:4] RX Endpoint 4 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXIE_EP5</name>
              <description>[5:5] RX Endpoint 5 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXIE_EP6</name>
              <description>[6:6] RX Endpoint 6 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXIE_EP7</name>
              <description>[7:7] RX Endpoint 7 Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_IS</name>
          <addressOffset>0x0000000A</addressOffset>
          <size>8</size>
          <description>USB General Interrupt Status</description>
          <fields>
            <field>
              <name>USB_IS_SUSPEND</name>
              <description>[0:0] SUSPEND Signaling Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_IS_RESUME</name>
              <description>[1:1] RESUME Signaling Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_IS_BABBLE</name>
              <description>[2:2] Babble Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_IS_RESET</name>
              <description>[2:2] RESET Signaling Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_IS_SOF</name>
              <description>[3:3] Start of Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_IS_CONN</name>
              <description>[4:4] Session Connect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_IS_DISCON</name>
              <description>[5:5] Session Disconnect (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_IS_SESREQ</name>
              <description>[6:6] SESSION REQUEST (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_IS_VBUSERR</name>
              <description>[7:7] VBUS Error (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_IE</name>
          <addressOffset>0x0000000B</addressOffset>
          <size>8</size>
          <description>USB Interrupt Enable</description>
          <fields>
            <field>
              <name>USB_IE_SUSPND</name>
              <description>[0:0] Enable SUSPEND Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_IE_RESUME</name>
              <description>[1:1] Enable RESUME Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_IE_BABBLE</name>
              <description>[2:2] Enable Babble Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_IE_RESET</name>
              <description>[2:2] Enable RESET Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_IE_SOF</name>
              <description>[3:3] Enable Start-of-Frame Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_IE_CONN</name>
              <description>[4:4] Enable Connect Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_IE_DISCON</name>
              <description>[5:5] Enable Disconnect Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_IE_SESREQ</name>
              <description>[6:6] Enable Session Request (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_IE_VBUSERR</name>
              <description>[7:7] Enable VBUS Error Interrupt (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FRAME</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>16</size>
          <description>USB Frame Value</description>
          <fields>
            <field>
              <name>USB_FRAME</name>
              <description>[10:0] Frame Number</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_EPIDX</name>
          <addressOffset>0x0000000E</addressOffset>
          <size>8</size>
          <description>USB Endpoint Index</description>
          <fields>
            <field>
              <name>USB_EPIDX_EPIDX</name>
              <description>[3:0] Endpoint Index</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TEST</name>
          <addressOffset>0x0000000F</addressOffset>
          <size>8</size>
          <description>USB Test Mode</description>
          <fields>
            <field>
              <name>USB_TEST_TESTSE0NAK</name>
              <description>[0:0] Test_SE0_NAK Test Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TEST_TESTJ</name>
              <description>[1:1] Test_J Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TEST_TESTK</name>
              <description>[2:2] Test_K Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TEST_TESTPKT</name>
              <description>[3:3] Test Packet Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TEST_FORCEHS</name>
              <description>[4:4] Force High-Speed Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TEST_FORCEFS</name>
              <description>[5:5] Force Full-Speed Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TEST_FIFOACC</name>
              <description>[6:6] FIFO Access</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TEST_FORCEH</name>
              <description>[7:7] Force Host Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO0</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 0</description>
          <fields>
            <field>
              <name>USB_FIFO0_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO1</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 1</description>
          <fields>
            <field>
              <name>USB_FIFO1_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO2</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 2</description>
          <fields>
            <field>
              <name>USB_FIFO2_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO3</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 3</description>
          <fields>
            <field>
              <name>USB_FIFO3_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO4</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 4</description>
          <fields>
            <field>
              <name>USB_FIFO4_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO5</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 5</description>
          <fields>
            <field>
              <name>USB_FIFO5_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO6</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 6</description>
          <fields>
            <field>
              <name>USB_FIFO6_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FIFO7</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>USB FIFO Endpoint 7</description>
          <fields>
            <field>
              <name>USB_FIFO7_EPDATA</name>
              <description>[31:0] Endpoint Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DEVCTL</name>
          <addressOffset>0x00000060</addressOffset>
          <size>8</size>
          <description>USB Device Control</description>
          <fields>
            <field>
              <name>USB_DEVCTL_SESSION</name>
              <description>[0:0] Session Start/End (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DEVCTL_HOSTREQ</name>
              <description>[1:1] Host Request (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DEVCTL_HOST</name>
              <description>[2:2] Host Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DEVCTL_VBUS</name>
              <description>[4:3] VBUS Level (OTG only)</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DEVCTL_VBUS_NONE</name>
                  <value>0x00000000</value>
                  <description>Below SessionEnd</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DEVCTL_VBUS_SEND</name>
                  <value>0x00000008</value>
                  <description>Above SessionEnd, below AValid</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DEVCTL_VBUS_AVALID</name>
                  <value>0x00000010</value>
                  <description>Above AValid, below VBUSValid</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DEVCTL_VBUS_VALID</name>
                  <value>0x00000018</value>
                  <description>Above VBUSValid</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_DEVCTL_LSDEV</name>
              <description>[5:5] Low-Speed Device Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_DEVCTL_FSDEV</name>
              <description>[6:6] Full-Speed Device Detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_DEVCTL_DEV</name>
              <description>[7:7] Device Mode (OTG only)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_CCONF</name>
          <addressOffset>0x00000061</addressOffset>
          <size>8</size>
          <description>USB Common Configuration</description>
          <fields>
            <field>
              <name>USB_CCONF_RXEDMA</name>
              <description>[0:0] TX Early DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_CCONF_TXEDMA</name>
              <description>[1:1] TX Early DMA Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFIFOSZ</name>
          <addressOffset>0x00000062</addressOffset>
          <size>8</size>
          <description>USB Transmit Dynamic FIFO Sizing</description>
          <fields>
            <field>
              <name>USB_TXFIFOSZ_SIZE</name>
              <description>[3:0] Max Packet Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_8</name>
                  <value>0x00000000</value>
                  <description>8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_16</name>
                  <value>0x00000001</value>
                  <description>16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_32</name>
                  <value>0x00000002</value>
                  <description>32</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_64</name>
                  <value>0x00000003</value>
                  <description>64</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_128</name>
                  <value>0x00000004</value>
                  <description>128</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_256</name>
                  <value>0x00000005</value>
                  <description>256</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_512</name>
                  <value>0x00000006</value>
                  <description>512</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_1024</name>
                  <value>0x00000007</value>
                  <description>1024</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXFIFOSZ_SIZE_2048</name>
                  <value>0x00000008</value>
                  <description>2048</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXFIFOSZ_DPB</name>
              <description>[4:4] Double Packet Buffer Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFIFOSZ</name>
          <addressOffset>0x00000063</addressOffset>
          <size>8</size>
          <description>USB Receive Dynamic FIFO Sizing</description>
          <fields>
            <field>
              <name>USB_RXFIFOSZ_SIZE</name>
              <description>[3:0] Max Packet Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_8</name>
                  <value>0x00000000</value>
                  <description>8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_16</name>
                  <value>0x00000001</value>
                  <description>16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_32</name>
                  <value>0x00000002</value>
                  <description>32</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_64</name>
                  <value>0x00000003</value>
                  <description>64</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_128</name>
                  <value>0x00000004</value>
                  <description>128</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_256</name>
                  <value>0x00000005</value>
                  <description>256</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_512</name>
                  <value>0x00000006</value>
                  <description>512</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_1024</name>
                  <value>0x00000007</value>
                  <description>1024</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXFIFOSZ_SIZE_2048</name>
                  <value>0x00000008</value>
                  <description>2048</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXFIFOSZ_DPB</name>
              <description>[4:4] Double Packet Buffer Support</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFIFOADD</name>
          <addressOffset>0x00000064</addressOffset>
          <size>16</size>
          <description>USB Transmit FIFO Start Address</description>
          <fields>
            <field>
              <name>USB_TXFIFOADD_ADDR</name>
              <description>[8:0] Transmit/Receive Start Address</description>
              <bitWidth>9</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFIFOADD</name>
          <addressOffset>0x00000066</addressOffset>
          <size>16</size>
          <description>USB Receive FIFO Start Address</description>
          <fields>
            <field>
              <name>USB_RXFIFOADD_ADDR</name>
              <description>[8:0] Transmit/Receive Start Address</description>
              <bitWidth>9</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_ULPIVBUSCTL</name>
          <addressOffset>0x00000070</addressOffset>
          <size>8</size>
          <description>USB ULPI VBUS Control</description>
          <fields>
            <field>
              <name>USB_ULPIVBUSCTL_USEEXTVBUS</name>
              <description>[0:0] Use External VBUS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_ULPIVBUSCTL_USEEXTVBUSIND</name>
              <description>[1:1] Use External VBUS Indicator</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_ULPIREGDATA</name>
          <addressOffset>0x00000074</addressOffset>
          <size>8</size>
          <description>USB ULPI Register Data</description>
          <fields>
            <field>
              <name>USB_ULPIREGDATA_REGDATA</name>
              <description>[7:0] Register Data</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_ULPIREGADDR</name>
          <addressOffset>0x00000075</addressOffset>
          <size>8</size>
          <description>USB ULPI Register Address</description>
          <fields>
            <field>
              <name>USB_ULPIREGADDR_ADDR</name>
              <description>[7:0] Register Address</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_ULPIREGCTL</name>
          <addressOffset>0x00000076</addressOffset>
          <size>8</size>
          <description>USB ULPI Register Control</description>
          <fields>
            <field>
              <name>USB_ULPIREGCTL_REGACC</name>
              <description>[0:0] Initiate Register Access</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_ULPIREGCTL_REGCMPLT</name>
              <description>[1:1] Register Access Complete</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_ULPIREGCTL_RDWR</name>
              <description>[2:2] Read/Write Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_EPINFO</name>
          <addressOffset>0x00000078</addressOffset>
          <size>8</size>
          <description>USB Endpoint Information</description>
          <fields>
            <field>
              <name>USB_EPINFO_TXEP</name>
              <description>[3:0] TX Endpoints</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_EPINFO_RXEP</name>
              <description>[7:4] RX Endpoints</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RAMINFO</name>
          <addressOffset>0x00000079</addressOffset>
          <size>8</size>
          <description>USB RAM Information</description>
          <fields>
            <field>
              <name>USB_RAMINFO_RAMBITS</name>
              <description>[3:0] RAM Address Bus Width</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RAMINFO_DMACHAN</name>
              <description>[7:4] DMA Channels</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_CONTIM</name>
          <addressOffset>0x0000007A</addressOffset>
          <size>8</size>
          <description>USB Connect Timing</description>
          <fields>
            <field>
              <name>USB_CONTIM_WTID</name>
              <description>[3:0] Wait ID</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_CONTIM_WTCON</name>
              <description>[7:4] Connect Wait</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_VPLEN</name>
          <addressOffset>0x0000007B</addressOffset>
          <size>8</size>
          <description>USB OTG VBUS Pulse Timing</description>
          <fields>
            <field>
              <name>USB_VPLEN_VPLEN</name>
              <description>[7:0] VBUS Pulse Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_HSEOF</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>8</size>
          <description>USB High-Speed Last Transaction to End of Frame Timing</description>
          <fields>
            <field>
              <name>USB_HSEOF_HSEOFG</name>
              <description>[7:0] HIgh-Speed End-of-Frame Gap</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_FSEOF</name>
          <addressOffset>0x0000007D</addressOffset>
          <size>8</size>
          <description>USB Full-Speed Last Transaction to End of Frame Timing</description>
          <fields>
            <field>
              <name>USB_FSEOF_FSEOFG</name>
              <description>[7:0] Full-Speed End-of-Frame Gap</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_LSEOF</name>
          <addressOffset>0x0000007E</addressOffset>
          <size>8</size>
          <description>USB Low-Speed Last Transaction to End of Frame Timing</description>
          <fields>
            <field>
              <name>USB_LSEOF_LSEOFG</name>
              <description>[7:0] Low-Speed End-of-Frame Gap</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR0</name>
          <addressOffset>0x00000080</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 0</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR0_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR0</name>
          <addressOffset>0x00000082</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 0</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR0_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT0</name>
          <addressOffset>0x00000083</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 0</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT0_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR1</name>
          <addressOffset>0x00000088</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR1_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR1</name>
          <addressOffset>0x0000008A</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR1_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT1</name>
          <addressOffset>0x0000008B</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT1_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR1</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR1_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR1</name>
          <addressOffset>0x0000008E</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR1_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT1</name>
          <addressOffset>0x0000008F</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT1_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR2</name>
          <addressOffset>0x00000090</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR2_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR2</name>
          <addressOffset>0x00000092</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR2_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT2</name>
          <addressOffset>0x00000093</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT2_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR2</name>
          <addressOffset>0x00000094</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR2_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR2</name>
          <addressOffset>0x00000096</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR2_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT2</name>
          <addressOffset>0x00000097</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT2_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR3</name>
          <addressOffset>0x00000098</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR3_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR3</name>
          <addressOffset>0x0000009A</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR3_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT3</name>
          <addressOffset>0x0000009B</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT3_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR3</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR3_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR3</name>
          <addressOffset>0x0000009E</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR3_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT3</name>
          <addressOffset>0x0000009F</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT3_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR4</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR4_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR4</name>
          <addressOffset>0x000000A2</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR4_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT4</name>
          <addressOffset>0x000000A3</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT4_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR4</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR4_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR4</name>
          <addressOffset>0x000000A6</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR4_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT4</name>
          <addressOffset>0x000000A7</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT4_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR5</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR5_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR5</name>
          <addressOffset>0x000000AA</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR5_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT5</name>
          <addressOffset>0x000000AB</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT5_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR5</name>
          <addressOffset>0x000000AC</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR5_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR5</name>
          <addressOffset>0x000000AE</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR5_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT5</name>
          <addressOffset>0x000000AF</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT5_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR6</name>
          <addressOffset>0x000000B0</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR6_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR6</name>
          <addressOffset>0x000000B2</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR6_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT6</name>
          <addressOffset>0x000000B3</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT6_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR6</name>
          <addressOffset>0x000000B4</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR6_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR6</name>
          <addressOffset>0x000000B6</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR6_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT6</name>
          <addressOffset>0x000000B7</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT6_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXFUNCADDR7</name>
          <addressOffset>0x000000B8</addressOffset>
          <size>8</size>
          <description>USB Transmit Functional Address Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXFUNCADDR7_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBADDR7</name>
          <addressOffset>0x000000BA</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Address Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXHUBADDR7_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXHUBPORT7</name>
          <addressOffset>0x000000BB</addressOffset>
          <size>8</size>
          <description>USB Transmit Hub Port Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXHUBPORT7_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXFUNCADDR7</name>
          <addressOffset>0x000000BC</addressOffset>
          <size>8</size>
          <description>USB Receive Functional Address Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXFUNCADDR7_ADDR</name>
              <description>[6:0] Device Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBADDR7</name>
          <addressOffset>0x000000BE</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Address Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXHUBADDR7_ADDR</name>
              <description>[6:0] Hub Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXHUBPORT7</name>
          <addressOffset>0x000000BF</addressOffset>
          <size>8</size>
          <description>USB Receive Hub Port Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXHUBPORT7_PORT</name>
              <description>[6:0] Hub Port</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_CSRL0</name>
          <addressOffset>0x00000102</addressOffset>
          <size>8</size>
          <description>USB Control and Status Endpoint 0 Low</description>
          <fields>
            <field>
              <name>USB_CSRL0_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_TXRDY</name>
              <description>[1:1] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_STALLED</name>
              <description>[2:2] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_DATAEND</name>
              <description>[3:3] Data End</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_SETUP</name>
              <description>[3:3] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_SETEND</name>
              <description>[4:4] Setup End</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_ERROR</name>
              <description>[4:4] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_STALL</name>
              <description>[5:5] Send Stall</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_STATUS</name>
              <description>[6:6] STATUS Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_RXRDYC</name>
              <description>[6:6] RXRDY Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>USB_CSRL0_SETENDC</name>
              <description>[7:7] Setup End Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_CSRH0</name>
          <addressOffset>0x00000103</addressOffset>
          <size>8</size>
          <description>USB Control and Status Endpoint 0 High</description>
          <fields>
            <field>
              <name>USB_CSRH0_FLUSH</name>
              <description>[0:0] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_CSRH0_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_CSRH0_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_CSRH0_DISPING</name>
              <description>[3:3] PING Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_COUNT0</name>
          <addressOffset>0x00000108</addressOffset>
          <size>8</size>
          <description>USB Receive Byte Count Endpoint 0</description>
          <fields>
            <field>
              <name>USB_COUNT0_COUNT</name>
              <description>[6:0] FIFO Count</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TYPE0</name>
          <addressOffset>0x0000010A</addressOffset>
          <size>8</size>
          <description>USB Type Endpoint 0</description>
          <fields>
            <field>
              <name>USB_TYPE0_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TYPE0_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TYPE0_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TYPE0_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_NAKLMT</name>
          <addressOffset>0x0000010B</addressOffset>
          <size>8</size>
          <description>USB NAK Limit</description>
          <fields>
            <field>
              <name>USB_NAKLMT_NAKLMT</name>
              <description>[4:0] EP0 NAK Limit</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP1</name>
          <addressOffset>0x00000110</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXMAXP1_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL1</name>
          <addressOffset>0x00000112</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 1 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL1_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL1_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH1</name>
          <addressOffset>0x00000113</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 1 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH1_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH1_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP1</name>
          <addressOffset>0x00000114</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXMAXP1_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL1</name>
          <addressOffset>0x00000116</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 1 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL1_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL1_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH1</name>
          <addressOffset>0x00000117</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 1 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH1_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH1_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT1</name>
          <addressOffset>0x00000118</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXCOUNT1_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE1</name>
          <addressOffset>0x0000011A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXTYPE1_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE1_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE1_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE1_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE1_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE1_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE1_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE1_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE1_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE1_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE1_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL1</name>
          <addressOffset>0x0000011B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL1_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL1_</name>
          <addressOffset>0x0000011B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 1</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL1_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE1</name>
          <addressOffset>0x0000011C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXTYPE1_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE1_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE1_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE1_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE1_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE1_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE1_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE1_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE1_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE1_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE1_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL1</name>
          <addressOffset>0x0000011D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL1_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL1_</name>
          <addressOffset>0x0000011D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL1_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP2</name>
          <addressOffset>0x00000120</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXMAXP2_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL2</name>
          <addressOffset>0x00000122</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 2 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL2_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL2_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH2</name>
          <addressOffset>0x00000123</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 2 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH2_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH2_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP2</name>
          <addressOffset>0x00000124</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXMAXP2_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL2</name>
          <addressOffset>0x00000126</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 2 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL2_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL2_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH2</name>
          <addressOffset>0x00000127</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 2 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH2_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH2_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT2</name>
          <addressOffset>0x00000128</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXCOUNT2_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE2</name>
          <addressOffset>0x0000012A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXTYPE2_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE2_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE2_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE2_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE2_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE2_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE2_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE2_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE2_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE2_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE2_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL2</name>
          <addressOffset>0x0000012B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL2_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL2_</name>
          <addressOffset>0x0000012B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 2</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL2_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE2</name>
          <addressOffset>0x0000012C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXTYPE2_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE2_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE2_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE2_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE2_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE2_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE2_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE2_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE2_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE2_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE2_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL2</name>
          <addressOffset>0x0000012D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL2_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL2_</name>
          <addressOffset>0x0000012D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL2_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP3</name>
          <addressOffset>0x00000130</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXMAXP3_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL3</name>
          <addressOffset>0x00000132</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 3 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL3_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL3_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH3</name>
          <addressOffset>0x00000133</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 3 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH3_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH3_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP3</name>
          <addressOffset>0x00000134</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXMAXP3_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL3</name>
          <addressOffset>0x00000136</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 3 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL3_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL3_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH3</name>
          <addressOffset>0x00000137</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 3 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH3_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH3_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT3</name>
          <addressOffset>0x00000138</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXCOUNT3_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE3</name>
          <addressOffset>0x0000013A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXTYPE3_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE3_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE3_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE3_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE3_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE3_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE3_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE3_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE3_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE3_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE3_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL3</name>
          <addressOffset>0x0000013B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL3_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL3_</name>
          <addressOffset>0x0000013B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 3</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL3_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE3</name>
          <addressOffset>0x0000013C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXTYPE3_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE3_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE3_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE3_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE3_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE3_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE3_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE3_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE3_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE3_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE3_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL3</name>
          <addressOffset>0x0000013D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL3_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL3_</name>
          <addressOffset>0x0000013D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL3_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP4</name>
          <addressOffset>0x00000140</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXMAXP4_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL4</name>
          <addressOffset>0x00000142</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 4 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL4_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL4_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH4</name>
          <addressOffset>0x00000143</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 4 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH4_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH4_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP4</name>
          <addressOffset>0x00000144</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXMAXP4_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL4</name>
          <addressOffset>0x00000146</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 4 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL4_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL4_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH4</name>
          <addressOffset>0x00000147</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 4 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH4_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH4_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT4</name>
          <addressOffset>0x00000148</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXCOUNT4_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE4</name>
          <addressOffset>0x0000014A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXTYPE4_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE4_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE4_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE4_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE4_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE4_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE4_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE4_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE4_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE4_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE4_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL4</name>
          <addressOffset>0x0000014B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL4_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL4_</name>
          <addressOffset>0x0000014B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 4</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL4_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE4</name>
          <addressOffset>0x0000014C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXTYPE4_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE4_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE4_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE4_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE4_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE4_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE4_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE4_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE4_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE4_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE4_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL4</name>
          <addressOffset>0x0000014D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL4_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL4_</name>
          <addressOffset>0x0000014D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL4_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP5</name>
          <addressOffset>0x00000150</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXMAXP5_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL5</name>
          <addressOffset>0x00000152</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 5 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL5_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL5_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH5</name>
          <addressOffset>0x00000153</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 5 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH5_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH5_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP5</name>
          <addressOffset>0x00000154</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXMAXP5_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL5</name>
          <addressOffset>0x00000156</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 5 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL5_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL5_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH5</name>
          <addressOffset>0x00000157</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 5 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH5_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH5_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT5</name>
          <addressOffset>0x00000158</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXCOUNT5_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE5</name>
          <addressOffset>0x0000015A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXTYPE5_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE5_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE5_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE5_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE5_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE5_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE5_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE5_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE5_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE5_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE5_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL5</name>
          <addressOffset>0x0000015B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL5_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL5_</name>
          <addressOffset>0x0000015B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 5</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL5_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE5</name>
          <addressOffset>0x0000015C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXTYPE5_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE5_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE5_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE5_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE5_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE5_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE5_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE5_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE5_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE5_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE5_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL5</name>
          <addressOffset>0x0000015D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL5_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL5_</name>
          <addressOffset>0x0000015D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL5_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP6</name>
          <addressOffset>0x00000160</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXMAXP6_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL6</name>
          <addressOffset>0x00000162</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 6 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL6_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL6_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH6</name>
          <addressOffset>0x00000163</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 6 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH6_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH6_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP6</name>
          <addressOffset>0x00000164</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXMAXP6_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL6</name>
          <addressOffset>0x00000166</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 6 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL6_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL6_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH6</name>
          <addressOffset>0x00000167</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 6 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH6_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH6_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT6</name>
          <addressOffset>0x00000168</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXCOUNT6_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE6</name>
          <addressOffset>0x0000016A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXTYPE6_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE6_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE6_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE6_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE6_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE6_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE6_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE6_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE6_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE6_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE6_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL6</name>
          <addressOffset>0x0000016B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL6_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL6_</name>
          <addressOffset>0x0000016B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 6</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL6_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE6</name>
          <addressOffset>0x0000016C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXTYPE6_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE6_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE6_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE6_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE6_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE6_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE6_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE6_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE6_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE6_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE6_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL6</name>
          <addressOffset>0x0000016D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL6_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL6_</name>
          <addressOffset>0x0000016D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL6_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXMAXP7</name>
          <addressOffset>0x00000170</addressOffset>
          <size>16</size>
          <description>USB Maximum Transmit Data Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXMAXP7_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRL7</name>
          <addressOffset>0x00000172</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 7 Low</description>
          <fields>
            <field>
              <name>USB_TXCSRL7_TXRDY</name>
              <description>[0:0] Transmit Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_FIFONE</name>
              <description>[1:1] FIFO Not Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_UNDRN</name>
              <description>[2:2] Underrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_FLUSH</name>
              <description>[3:3] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_STALL</name>
              <description>[4:4] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_SETUP</name>
              <description>[4:4] Setup Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_STALLED</name>
              <description>[5:5] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_CLRDT</name>
              <description>[6:6] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRL7_NAKTO</name>
              <description>[7:7] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXCSRH7</name>
          <addressOffset>0x00000173</addressOffset>
          <size>8</size>
          <description>USB Transmit Control and Status Endpoint 7 High</description>
          <fields>
            <field>
              <name>USB_TXCSRH7_DT</name>
              <description>[0:0] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_DTWE</name>
              <description>[1:1] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_DMAMOD</name>
              <description>[2:2] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_FDT</name>
              <description>[3:3] Force Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_DMAEN</name>
              <description>[4:4] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_MODE</name>
              <description>[5:5] Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXCSRH7_AUTOSET</name>
              <description>[7:7] Auto Set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXMAXP7</name>
          <addressOffset>0x00000174</addressOffset>
          <size>16</size>
          <description>USB Maximum Receive Data Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXMAXP7_MAXLOAD</name>
              <description>[10:0] Maximum Payload</description>
              <bitWidth>11</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRL7</name>
          <addressOffset>0x00000176</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 7 Low</description>
          <fields>
            <field>
              <name>USB_RXCSRL7_RXRDY</name>
              <description>[0:0] Receive Packet Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_FULL</name>
              <description>[1:1] FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_ERROR</name>
              <description>[2:2] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_OVER</name>
              <description>[2:2] Overrun</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_DATAERR</name>
              <description>[3:3] Data Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_NAKTO</name>
              <description>[3:3] NAK Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_FLUSH</name>
              <description>[4:4] Flush FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_REQPKT</name>
              <description>[5:5] Request Packet</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_STALL</name>
              <description>[5:5] Send STALL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_STALLED</name>
              <description>[6:6] Endpoint Stalled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRL7_CLRDT</name>
              <description>[7:7] Clear Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCSRH7</name>
          <addressOffset>0x00000177</addressOffset>
          <size>8</size>
          <description>USB Receive Control and Status Endpoint 7 High</description>
          <fields>
            <field>
              <name>USB_RXCSRH7_INCOMPRX</name>
              <description>[0:0] Incomplete RX Transmission Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_DT</name>
              <description>[1:1] Data Toggle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_DTWE</name>
              <description>[2:2] Data Toggle Write Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_DMAMOD</name>
              <description>[3:3] DMA Request Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_PIDERR</name>
              <description>[4:4] PID Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_DISNYET</name>
              <description>[4:4] Disable NYET</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_DMAEN</name>
              <description>[5:5] DMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_ISO</name>
              <description>[6:6] Isochronous Transfers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_AUTORQ</name>
              <description>[6:6] Auto Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXCSRH7_AUTOCL</name>
              <description>[7:7] Auto Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXCOUNT7</name>
          <addressOffset>0x00000178</addressOffset>
          <size>16</size>
          <description>USB Receive Byte Count Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXCOUNT7_COUNT</name>
              <description>[12:0] Receive Packet Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXTYPE7</name>
          <addressOffset>0x0000017A</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Configure Type Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXTYPE7_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_TXTYPE7_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE7_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE7_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE7_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE7_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_TXTYPE7_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_TXTYPE7_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE7_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE7_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_TXTYPE7_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL7</name>
          <addressOffset>0x0000017B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL7_TXPOLL</name>
              <description>[7:0] TX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXINTERVAL7_</name>
          <addressOffset>0x0000017B</addressOffset>
          <size>8</size>
          <description>USB Host Transmit Interval Endpoint 7</description>
          <fields>
            <field>
              <name>USB_TXINTERVAL7_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXTYPE7</name>
          <addressOffset>0x0000017C</addressOffset>
          <size>8</size>
          <description>USB Host Configure Receive Type Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXTYPE7_TEP</name>
              <description>[3:0] Target Endpoint Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_RXTYPE7_PROTO</name>
              <description>[5:4] Protocol</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE7_PROTO_CTRL</name>
                  <value>0x00000000</value>
                  <description>Control</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE7_PROTO_ISOC</name>
                  <value>0x00000010</value>
                  <description>Isochronous</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE7_PROTO_BULK</name>
                  <value>0x00000020</value>
                  <description>Bulk</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE7_PROTO_INT</name>
                  <value>0x00000030</value>
                  <description>Interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_RXTYPE7_SPEED</name>
              <description>[7:6] Operating Speed</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_RXTYPE7_SPEED_DFLT</name>
                  <value>0x00000000</value>
                  <description>Default</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE7_SPEED_HIGH</name>
                  <value>0x00000040</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE7_SPEED_FULL</name>
                  <value>0x00000080</value>
                  <description>Full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_RXTYPE7_SPEED_LOW</name>
                  <value>0x000000C0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL7</name>
          <addressOffset>0x0000017D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL7_TXPOLL</name>
              <description>[7:0] RX Polling</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXINTERVAL7_</name>
          <addressOffset>0x0000017D</addressOffset>
          <size>8</size>
          <description>USB Host Receive Polling Interval Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RXINTERVAL7_NAKLMT</name>
              <description>[7:0] NAK Limit</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAINTR</name>
          <addressOffset>0x00000200</addressOffset>
          <size>8</size>
          <description>USB DMA Interrupt</description>
          <fields>
            <field>
              <name>USB_DMAINTR_CH0</name>
              <description>[0:0] Channel 0 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH1</name>
              <description>[1:1] Channel 1 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH2</name>
              <description>[2:2] Channel 2 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH3</name>
              <description>[3:3] Channel 3 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH4</name>
              <description>[4:4] Channel 4 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH5</name>
              <description>[5:5] Channel 5 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH6</name>
              <description>[6:6] Channel 6 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_DMAINTR_CH7</name>
              <description>[7:7] Channel 7 DMA Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL0</name>
          <addressOffset>0x00000204</addressOffset>
          <size>16</size>
          <description>USB DMA Control 0</description>
          <fields>
            <field>
              <name>USB_DMACTL0_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL0_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL0_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL0_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL0_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL0_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL0_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL0_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL0_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL0_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL0_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR0</name>
          <addressOffset>0x00000208</addressOffset>
          <size>32</size>
          <description>USB DMA Address 0</description>
          <fields>
            <field>
              <name>USB_DMAADDR0_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT0</name>
          <addressOffset>0x0000020C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 0</description>
          <fields>
            <field>
              <name>USB_DMACOUNT0_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL1</name>
          <addressOffset>0x00000214</addressOffset>
          <size>16</size>
          <description>USB DMA Control 1</description>
          <fields>
            <field>
              <name>USB_DMACTL1_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL1_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL1_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL1_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL1_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL1_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL1_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL1_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL1_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL1_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL1_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR1</name>
          <addressOffset>0x00000218</addressOffset>
          <size>32</size>
          <description>USB DMA Address 1</description>
          <fields>
            <field>
              <name>USB_DMAADDR1_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT1</name>
          <addressOffset>0x0000021C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 1</description>
          <fields>
            <field>
              <name>USB_DMACOUNT1_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL2</name>
          <addressOffset>0x00000224</addressOffset>
          <size>16</size>
          <description>USB DMA Control 2</description>
          <fields>
            <field>
              <name>USB_DMACTL2_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL2_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL2_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL2_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL2_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL2_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL2_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL2_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL2_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL2_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL2_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR2</name>
          <addressOffset>0x00000228</addressOffset>
          <size>32</size>
          <description>USB DMA Address 2</description>
          <fields>
            <field>
              <name>USB_DMAADDR2_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT2</name>
          <addressOffset>0x0000022C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 2</description>
          <fields>
            <field>
              <name>USB_DMACOUNT2_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL3</name>
          <addressOffset>0x00000234</addressOffset>
          <size>16</size>
          <description>USB DMA Control 3</description>
          <fields>
            <field>
              <name>USB_DMACTL3_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL3_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL3_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL3_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL3_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL3_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL3_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL3_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL3_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL3_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL3_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR3</name>
          <addressOffset>0x00000238</addressOffset>
          <size>32</size>
          <description>USB DMA Address 3</description>
          <fields>
            <field>
              <name>USB_DMAADDR3_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT3</name>
          <addressOffset>0x0000023C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 3</description>
          <fields>
            <field>
              <name>USB_DMACOUNT3_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL4</name>
          <addressOffset>0x00000244</addressOffset>
          <size>16</size>
          <description>USB DMA Control 4</description>
          <fields>
            <field>
              <name>USB_DMACTL4_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL4_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL4_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL4_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL4_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL4_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL4_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL4_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL4_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL4_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL4_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR4</name>
          <addressOffset>0x00000248</addressOffset>
          <size>32</size>
          <description>USB DMA Address 4</description>
          <fields>
            <field>
              <name>USB_DMAADDR4_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT4</name>
          <addressOffset>0x0000024C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 4</description>
          <fields>
            <field>
              <name>USB_DMACOUNT4_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL5</name>
          <addressOffset>0x00000254</addressOffset>
          <size>16</size>
          <description>USB DMA Control 5</description>
          <fields>
            <field>
              <name>USB_DMACTL5_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL5_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL5_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL5_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL5_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL5_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL5_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL5_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL5_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL5_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL5_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR5</name>
          <addressOffset>0x00000258</addressOffset>
          <size>32</size>
          <description>USB DMA Address 5</description>
          <fields>
            <field>
              <name>USB_DMAADDR5_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT5</name>
          <addressOffset>0x0000025C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 5</description>
          <fields>
            <field>
              <name>USB_DMACOUNT5_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL6</name>
          <addressOffset>0x00000264</addressOffset>
          <size>16</size>
          <description>USB DMA Control 6</description>
          <fields>
            <field>
              <name>USB_DMACTL6_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL6_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL6_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL6_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL6_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL6_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL6_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL6_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL6_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL6_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL6_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR6</name>
          <addressOffset>0x00000268</addressOffset>
          <size>32</size>
          <description>USB DMA Address 6</description>
          <fields>
            <field>
              <name>USB_DMAADDR6_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT6</name>
          <addressOffset>0x0000026C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 6</description>
          <fields>
            <field>
              <name>USB_DMACOUNT6_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACTL7</name>
          <addressOffset>0x00000274</addressOffset>
          <size>16</size>
          <description>USB DMA Control 7</description>
          <fields>
            <field>
              <name>USB_DMACTL7_ENABLE</name>
              <description>[0:0] DMA Transfer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL7_DIR</name>
              <description>[1:1] DMA Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL7_MODE</name>
              <description>[2:2] DMA Transfer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL7_IE</name>
              <description>[3:3] DMA Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL7_EP</name>
              <description>[7:4] Endpoint number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL7_ERR</name>
              <description>[8:8] Bus Error Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_DMACTL7_BRSTM</name>
              <description>[10:9] Burst Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>9</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_DMACTL7_BRSTM_ANY</name>
                  <value>0x00000000</value>
                  <description>Bursts of unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL7_BRSTM_INC4</name>
                  <value>0x00000200</value>
                  <description>INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL7_BRSTM_INC8</name>
                  <value>0x00000400</value>
                  <description>INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_DMACTL7_BRSTM_INC16</name>
                  <value>0x00000600</value>
                  <description>INCR16, INCR8, INCR4 or unspecified length</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMAADDR7</name>
          <addressOffset>0x00000278</addressOffset>
          <size>32</size>
          <description>USB DMA Address 7</description>
          <fields>
            <field>
              <name>USB_DMAADDR7_ADDR</name>
              <description>[31:2] DMA Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DMACOUNT7</name>
          <addressOffset>0x0000027C</addressOffset>
          <size>32</size>
          <description>USB DMA Count 7</description>
          <fields>
            <field>
              <name>USB_DMACOUNT7_COUNT</name>
              <description>[31:2] DMA Count</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT1</name>
          <addressOffset>0x00000304</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 1</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT1</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT2</name>
          <addressOffset>0x00000308</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 2</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT2</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT3</name>
          <addressOffset>0x0000030C</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 3</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT3</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT4</name>
          <addressOffset>0x00000310</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 4</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT4_COUNT</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT5</name>
          <addressOffset>0x00000314</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 5</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT5_COUNT</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT6</name>
          <addressOffset>0x00000318</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 6</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT6_COUNT</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RQPKTCOUNT7</name>
          <addressOffset>0x0000031C</addressOffset>
          <size>16</size>
          <description>USB Request Packet Count in Block Transfer Endpoint 7</description>
          <fields>
            <field>
              <name>USB_RQPKTCOUNT7_COUNT</name>
              <description>[15:0] Block Transfer Packet Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_RXDPKTBUFDIS</name>
          <addressOffset>0x00000340</addressOffset>
          <size>16</size>
          <description>USB Receive Double Packet Buffer Disable</description>
          <fields>
            <field>
              <name>USB_RXDPKTBUFDIS_EP1</name>
              <description>[1:1] EP1 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_RXDPKTBUFDIS_EP2</name>
              <description>[2:2] EP2 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_RXDPKTBUFDIS_EP3</name>
              <description>[3:3] EP3 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_RXDPKTBUFDIS_EP4</name>
              <description>[4:4] EP4 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_RXDPKTBUFDIS_EP5</name>
              <description>[5:5] EP5 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_RXDPKTBUFDIS_EP6</name>
              <description>[6:6] EP6 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_RXDPKTBUFDIS_EP7</name>
              <description>[7:7] EP7 RX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_TXDPKTBUFDIS</name>
          <addressOffset>0x00000342</addressOffset>
          <size>16</size>
          <description>USB Transmit Double Packet Buffer Disable</description>
          <fields>
            <field>
              <name>USB_TXDPKTBUFDIS_EP1</name>
              <description>[1:1] EP1 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_TXDPKTBUFDIS_EP2</name>
              <description>[2:2] EP2 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_TXDPKTBUFDIS_EP3</name>
              <description>[3:3] EP3 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_TXDPKTBUFDIS_EP4</name>
              <description>[4:4] EP4 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_TXDPKTBUFDIS_EP5</name>
              <description>[5:5] EP5 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_TXDPKTBUFDIS_EP6</name>
              <description>[6:6] EP6 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_TXDPKTBUFDIS_EP7</name>
              <description>[7:7] EP7 TX Double-Packet Buffer Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_CTO</name>
          <addressOffset>0x00000344</addressOffset>
          <size>16</size>
          <description>USB Chirp Timeout</description>
          <fields>
            <field>
              <name>USB_CTO_CCTV</name>
              <description>[15:0] Configurable Chirp Timeout Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_HHSRTN</name>
          <addressOffset>0x00000346</addressOffset>
          <size>16</size>
          <description>USB High Speed to UTM Operating Delay</description>
          <fields>
            <field>
              <name>USB_HHSRTN_HHSRTN</name>
              <description>[15:0] HIgh Speed to UTM Operating Delay</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_HSBT</name>
          <addressOffset>0x00000348</addressOffset>
          <size>16</size>
          <description>USB High Speed Time-out Adder</description>
          <fields>
            <field>
              <name>USB_HSBT_HSBT</name>
              <description>[3:0] High Speed Timeout Adder</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_LPMATTR</name>
          <addressOffset>0x00000360</addressOffset>
          <size>16</size>
          <description>USB LPM Attributes</description>
          <fields>
            <field>
              <name>USB_LPMATTR_LS</name>
              <description>[3:0] Link State</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_LPMATTR_LS_L1</name>
                  <value>0x00000001</value>
                  <description>Sleep State (L1)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_LPMATTR_HIRD</name>
              <description>[7:4] Host Initiated Resume Duration</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_LPMATTR_RMTWAK</name>
              <description>[8:8] Remote Wake</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_LPMATTR_ENDPT</name>
              <description>[15:12] Endpoint</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_LPMCNTRL</name>
          <addressOffset>0x00000362</addressOffset>
          <size>8</size>
          <description>USB LPM Control</description>
          <fields>
            <field>
              <name>USB_LPMCNTRL_TXLPM</name>
              <description>[0:0] Transmit LPM Transaction Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_LPMCNTRL_RES</name>
              <description>[1:1] LPM Resume</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_LPMCNTRL_EN</name>
              <description>[3:2] LPM Enable</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_LPMCNTRL_EN_NONE</name>
                  <value>0x00000000</value>
                  <description>LPM and Extended transactions are not supported. In this case, the USB does not respond to LPM transactions and LPM transactions cause a timeout</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_LPMCNTRL_EN_EXT</name>
                  <value>0x00000004</value>
                  <description>LPM is not supported but extended transactions are supported. In this case, the USB does respond to an LPM transaction with a STALL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_LPMCNTRL_EN_LPMEXT</name>
                  <value>0x0000000C</value>
                  <description>The USB supports LPM extended transactions. In this case, the USB responds with a NYET or an ACK as determined by the value of TXLPM and other conditions</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_LPMCNTRL_NAK</name>
              <description>[4:4] LPM NAK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_LPMIM</name>
          <addressOffset>0x00000363</addressOffset>
          <size>8</size>
          <description>USB LPM Interrupt Mask</description>
          <fields>
            <field>
              <name>USB_LPMIM_STALL</name>
              <description>[0:0] LPM STALL Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_LPMIM_NY</name>
              <description>[1:1] LPM NY Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_LPMIM_ACK</name>
              <description>[2:2] LPM ACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_LPMIM_NC</name>
              <description>[3:3] LPM NC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_LPMIM_RES</name>
              <description>[4:4] LPM Resume Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_LPMIM_ERR</name>
              <description>[5:5] LPM Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_LPMRIS</name>
          <addressOffset>0x00000364</addressOffset>
          <size>8</size>
          <description>USB LPM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>USB_LPMRIS_LPMST</name>
              <description>[0:0] LPM STALL Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_LPMRIS_NY</name>
              <description>[1:1] LPM NY Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>USB_LPMRIS_ACK</name>
              <description>[2:2] LPM ACK Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_LPMRIS_NC</name>
              <description>[3:3] LPM NC Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>USB_LPMRIS_RES</name>
              <description>[4:4] LPM Resume Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_LPMRIS_ERR</name>
              <description>[5:5] LPM Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_LPMFADDR</name>
          <addressOffset>0x00000365</addressOffset>
          <size>8</size>
          <description>USB LPM Function Address</description>
          <fields>
            <field>
              <name>USB_LPMFADDR_ADDR</name>
              <description>[6:0] LPM Function Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_EPC</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>USB External Power Control</description>
          <fields>
            <field>
              <name>USB_EPC_EPEN</name>
              <description>[1:0] External Power Supply Enable Configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_EPC_EPEN_LOW</name>
                  <value>0x00000000</value>
                  <description>Power Enable Active Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_EPC_EPEN_HIGH</name>
                  <value>0x00000001</value>
                  <description>Power Enable Active High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_EPC_EPEN_VBLOW</name>
                  <value>0x00000002</value>
                  <description>Power Enable High if VBUS Low (OTG only)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_EPC_EPEN_VBHIGH</name>
                  <value>0x00000003</value>
                  <description>Power Enable High if VBUS High (OTG only)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_EPC_EPENDE</name>
              <description>[2:2] EPEN Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>USB_EPC_PFLTEN</name>
              <description>[4:4] Power Fault Input Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_EPC_PFLTSEN_HIGH</name>
              <description>[5:5] Power Fault Sense</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_EPC_PFLTAEN</name>
              <description>[6:6] Power Fault Action Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>USB_EPC_PFLTACT</name>
              <description>[9:8] Power Fault Action</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_EPC_PFLTACT_UNCHG</name>
                  <value>0x00000000</value>
                  <description>Unchanged</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_EPC_PFLTACT_TRIS</name>
                  <value>0x00000100</value>
                  <description>Tristate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_EPC_PFLTACT_LOW</name>
                  <value>0x00000200</value>
                  <description>Low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_EPC_PFLTACT_HIGH</name>
                  <value>0x00000300</value>
                  <description>High</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_EPCRIS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>USB External Power Control Raw Interrupt Status</description>
          <fields>
            <field>
              <name>USB_EPCRIS_PF</name>
              <description>[0:0] USB Power Fault Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_EPCIM</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>USB External Power Control Interrupt Mask</description>
          <fields>
            <field>
              <name>USB_EPCIM_PF</name>
              <description>[0:0] USB Power Fault Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_EPCISC</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>USB External Power Control Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>USB_EPCISC_PF</name>
              <description>[0:0] USB Power Fault Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DRRIS</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>USB Device RESUME Raw Interrupt Status</description>
          <fields>
            <field>
              <name>USB_DRRIS_RESUME</name>
              <description>[0:0] RESUME Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DRIM</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>USB Device RESUME Interrupt Mask</description>
          <fields>
            <field>
              <name>USB_DRIM_RESUME</name>
              <description>[0:0] RESUME Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_DRISC</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>USB Device RESUME Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>USB_DRISC_RESUME</name>
              <description>[0:0] RESUME Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_GPCS</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>USB General-Purpose Control and Status</description>
          <fields>
            <field>
              <name>USB_GPCS_DEVMOD</name>
              <description>[2:0] Device Mode</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_GPCS_DEVMOD_OTG</name>
                  <value>0x00000000</value>
                  <description>Use USB0VBUS and USB0ID pin</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_GPCS_DEVMOD_HOST</name>
                  <value>0x00000002</value>
                  <description>Force USB0VBUS and USB0ID low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_GPCS_DEVMOD_DEV</name>
                  <value>0x00000003</value>
                  <description>Force USB0VBUS and USB0ID high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_GPCS_DEVMOD_HOSTVBUS</name>
                  <value>0x00000004</value>
                  <description>Use USB0VBUS and force USB0ID low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_GPCS_DEVMOD_DEVVBUS</name>
                  <value>0x00000005</value>
                  <description>Use USB0VBUS and force USB0ID high</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_VDC</name>
          <addressOffset>0x00000430</addressOffset>
          <size>32</size>
          <description>USB VBUS Droop Control</description>
          <fields>
            <field>
              <name>USB_VDC_VBDEN</name>
              <description>[0:0] VBUS Droop Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_VDCRIS</name>
          <addressOffset>0x00000434</addressOffset>
          <size>32</size>
          <description>USB VBUS Droop Control Raw Interrupt Status</description>
          <fields>
            <field>
              <name>USB_VDCRIS_VD</name>
              <description>[0:0] VBUS Droop Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_VDCIM</name>
          <addressOffset>0x00000438</addressOffset>
          <size>32</size>
          <description>USB VBUS Droop Control Interrupt Mask</description>
          <fields>
            <field>
              <name>USB_VDCIM_VD</name>
              <description>[0:0] VBUS Droop Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_VDCISC</name>
          <addressOffset>0x0000043C</addressOffset>
          <size>32</size>
          <description>USB VBUS Droop Control Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>USB_VDCISC_VD</name>
              <description>[0:0] VBUS Droop Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>USB Peripheral Properties</description>
          <fields>
            <field>
              <name>USB_PP_TYPE</name>
              <description>[3:0] Controller Type</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_PP_TYPE_0</name>
                  <value>0x00000000</value>
                  <description>The first-generation USB controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_PP_TYPE_1</name>
                  <value>0x00000001</value>
                  <description>Second-generation USB controller.The controller implemented in post Icestorm devices that use the 3.0 version of the Mentor controller</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_PP_PHY</name>
              <description>[4:4] PHY Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>USB_PP_ULPI</name>
              <description>[5:5] ULPI Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>USB_PP_USB</name>
              <description>[7:6] USB Capability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>USB_PP_USB_DEVICE</name>
                  <value>0x00000040</value>
                  <description>DEVICE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_PP_USB_HOSTDEVICE</name>
                  <value>0x00000080</value>
                  <description>HOST</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_PP_USB_OTG</name>
                  <value>0x000000C0</value>
                  <description>OTG</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_PP_ECNT</name>
              <description>[15:8] Endpoint Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>USB Peripheral Configuration</description>
          <fields>
            <field>
              <name>USB_PC_ULPIEN</name>
              <description>[16:16] ULPI Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>USB_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>USB Clock Configuration</description>
          <fields>
            <field>
              <name>USB_CC_CLKDIV</name>
              <description>[3:0] PLL Clock Divisor</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>USB_CC_CSD</name>
              <description>[8:8] Clock Source/Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>USB_CC_CLKEN</name>
              <description>[9:9] USB Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTA_AHB</name>
      <baseAddress>0x40058000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTB_AHB</name>
      <baseAddress>0x40059000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTC_AHB</name>
      <baseAddress>0x4005A000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTD_AHB</name>
      <baseAddress>0x4005B000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTE_AHB</name>
      <baseAddress>0x4005C000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTF_AHB</name>
      <baseAddress>0x4005D000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTG_AHB</name>
      <baseAddress>0x4005E000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTH_AHB</name>
      <baseAddress>0x4005F000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTJ_AHB</name>
      <baseAddress>0x40060000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTK</name>
      <baseAddress>0x40061000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTL</name>
      <baseAddress>0x40062000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTM</name>
      <baseAddress>0x40063000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTN</name>
      <baseAddress>0x40064000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTP</name>
      <baseAddress>0x40065000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO_PORTQ</name>
      <baseAddress>0x40066000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>GPIO register offsets</description>
      <registers>
        <register>
          <name>GPIO_DATA</name>
          <addressOffset>0x000003FC</addressOffset>
          <size>32</size>
          <description>GPIO Data</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DIR</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>GPIO Direction</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IS</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Sense</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IBE</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Both Edges</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IEV</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Event</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_IM</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Mask</description>
          <fields>
            <field>
              <name>GPIO_IM_GPIO</name>
              <description>[7:0] GPIO Interrupt Mask Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_IM_DMAIME</name>
              <description>[8:8] GPIO uDMA Done Interrupt Mask Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_RIS</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>GPIO Raw Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_RIS_GPIO</name>
              <description>[7:0] GPIO Interrupt Raw Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_RIS_DMARIS</name>
              <description>[8:8] GPIO uDMA Done Interrupt Raw Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_MIS</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>GPIO Masked Interrupt Status</description>
          <fields>
            <field>
              <name>GPIO_MIS_GPIO</name>
              <description>[7:0] GPIO Masked Interrupt Status</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_MIS_DMAMIS</name>
              <description>[8:8] GPIO uDMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ICR</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>GPIO Interrupt Clear</description>
          <fields>
            <field>
              <name>GPIO_ICR_GPIO</name>
              <description>[7:0] GPIO Interrupt Clear</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>GPIO_ICR_DMAIC</name>
              <description>[8:8] GPIO uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AFSEL</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>GPIO Alternate Function Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR2R</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>GPIO 2-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR4R</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>GPIO 4-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR8R</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>GPIO 8-mA Drive Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ODR</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>GPIO Open Drain Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PUR</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Up Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PDR</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>GPIO Pull-Down Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SLR</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>GPIO Slew Rate Control Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DEN</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>GPIO Digital Enable</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_LOCK</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>GPIO Lock</description>
          <fields>
            <field>
              <name>GPIO_LOCK</name>
              <description>[31:0] GPIO Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_LOCK_UNLOCKED</name>
                  <value>0x00000000</value>
                  <description>The GPIOCR register is unlocked and may be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_LOCKED</name>
                  <value>0x00000001</value>
                  <description>The GPIOCR register is locked and may not be modified</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_LOCK_KEY</name>
                  <value>0x4C4F434B</value>
                  <description>Unlocks the GPIO_CR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_CR</name>
          <addressOffset>0x00000524</addressOffset>
          <size>32</size>
          <description>GPIO Commit</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_AMSEL</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>GPIO Analog Mode Select</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PCTL</name>
          <addressOffset>0x0000052C</addressOffset>
          <size>32</size>
          <description>GPIO Port Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_ADCCTL</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>GPIO ADC Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DMACTL</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>GPIO DMA Control</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_SI</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>GPIO Select Interrupt</description>
          <fields>
            <field>
              <name>GPIO_SI_SUM</name>
              <description>[0:0] Summary Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_DR12R</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>GPIO 12-mA Drive Select</description>
          <fields>
            <field>
              <name>GPIO_DR12R_DRV12</name>
              <description>[7:0] Output Pad 12-mA Drive Enable</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_DR12R_DRV12_12MA</name>
                  <value>0x00000001</value>
                  <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKEPEN</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>GPIO Wake Pin Enable</description>
          <fields>
            <field>
              <name>GPIO_WAKEPEN_WAKEP4</name>
              <description>[4:4] P[4] Wake Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKELVL</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>GPIO Wake Level</description>
          <fields>
            <field>
              <name>GPIO_WAKELVL_WAKELVL4</name>
              <description>[4:4] P[4] Wake Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_WAKESTAT</name>
          <addressOffset>0x00000548</addressOffset>
          <size>32</size>
          <description>GPIO Wake Status</description>
          <fields>
            <field>
              <name>GPIO_WAKESTAT_STAT4</name>
              <description>[4:4] P[4] Wake Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Property</description>
          <fields>
            <field>
              <name>GPIO_PP_EDE</name>
              <description>[0:0] Extended Drive Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>GPIO_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>GPIO Peripheral Configuration</description>
          <fields>
            <field>
              <name>GPIO_PC_EDM0</name>
              <description>[1:0] Extended Drive Mode Bit 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_DISABLE</name>
                  <value>0x00000000</value>
                  <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_6MA</name>
                  <value>0x00000001</value>
                  <description>An additional 6 mA option is provided</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PC_EDM0_PLUS2MA</name>
                  <value>0x00000003</value>
                  <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO_PC_EDM1</name>
              <description>[3:2] Extended Drive Mode Bit 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM2</name>
              <description>[5:4] Extended Drive Mode Bit 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM3</name>
              <description>[7:6] Extended Drive Mode Bit 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM4</name>
              <description>[9:8] Extended Drive Mode Bit 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM5</name>
              <description>[11:10] Extended Drive Mode Bit 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM6</name>
              <description>[13:12] Extended Drive Mode Bit 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>GPIO_PC_EDM7</name>
              <description>[15:14] Extended Drive Mode Bit 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EEPROM</name>
      <baseAddress>0x400AF000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>EEPROM register offsets</description>
      <registers>
        <register>
          <name>EEPROM_EESIZE</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>EEPROM Size Information</description>
          <fields>
            <field>
              <name>EEPROM_EESIZE_WORDCNT</name>
              <description>[15:0] Number of 32-Bit Words</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EEPROM_EESIZE_BLKCNT</name>
              <description>[26:16] Number of 16-Word Blocks</description>
              <bitWidth>11</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEBLOCK</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>EEPROM Current Block</description>
          <fields>
            <field>
              <name>EEPROM_EEBLOCK_BLOCK</name>
              <description>[15:0] Current Block</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEOFFSET</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>EEPROM Current Offset</description>
          <fields>
            <field>
              <name>EEPROM_EEOFFSET_OFFSET</name>
              <description>[3:0] Current Address Offset</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EERDWR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>EEPROM Read-Write</description>
          <fields>
            <field>
              <name>EEPROM_EERDWR_VALUE</name>
              <description>[31:0] EEPROM Read or Write Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EERDWRINC</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>EEPROM Read-Write with Increment</description>
          <fields>
            <field>
              <name>EEPROM_EERDWRINC_VALUE</name>
              <description>[31:0] EEPROM Read or Write Data with Increment</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEDONE</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>EEPROM Done Status</description>
          <fields>
            <field>
              <name>EEPROM_EEDONE_WORKING</name>
              <description>[0:0] EEPROM Working</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EEPROM_EEDONE_WKERASE</name>
              <description>[2:2] Working on an Erase</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EEPROM_EEDONE_WKCOPY</name>
              <description>[3:3] Working on a Copy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EEPROM_EEDONE_NOPERM</name>
              <description>[4:4] Write Without Permission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EEPROM_EEDONE_WRBUSY</name>
              <description>[5:5] Write Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EESUPP</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>EEPROM Support Control and Status</description>
          <fields>
            <field>
              <name>EEPROM_EESUPP_ERETRY</name>
              <description>[2:2] Erase Must Be Retried</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EEPROM_EESUPP_PRETRY</name>
              <description>[3:3] Programming Must Be Retried</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEUNLOCK</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>EEPROM Unlock</description>
          <fields>
            <field>
              <name>EEPROM_EEUNLOCK_UNLOCK</name>
              <description>[31:0] EEPROM Unlock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEPROT</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>EEPROM Protection</description>
          <fields>
            <field>
              <name>EEPROM_EEPROT_PROT</name>
              <description>[2:0] Protection Control</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EEPROM_EEPROT_PROT_RWNPW</name>
                  <value>0x00000000</value>
                  <description>This setting is the default. If there is no password, the block is not protected and is readable and writable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_EEPROT_PROT_RWPW</name>
                  <value>0x00000001</value>
                  <description>If there is a password, the block is readable or writable only when unlocked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_EEPROT_PROT_RONPW</name>
                  <value>0x00000002</value>
                  <description>If there is no password, the block is readable, not writable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EEPROM_EEPROT_ACC</name>
              <description>[3:3] Access Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEPASS0</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>EEPROM Password</description>
          <fields>
            <field>
              <name>EEPROM_EEPASS0_PASS</name>
              <description>[31:0] Password</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEPASS1</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>EEPROM Password</description>
          <fields>
            <field>
              <name>EEPROM_EEPASS1_PASS</name>
              <description>[31:0] Password</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEPASS2</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>EEPROM Password</description>
          <fields>
            <field>
              <name>EEPROM_EEPASS2_PASS</name>
              <description>[31:0] Password</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEINT</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>EEPROM Interrupt</description>
          <fields>
            <field>
              <name>EEPROM_EEINT_INT</name>
              <description>[0:0] Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEHIDE0</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>EEPROM Block Hide 0</description>
          <fields>
            <field>
              <name>EEPROM_EEHIDE0_HN</name>
              <description>[31:1] Hide Block</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEHIDE1</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>EEPROM Block Hide 1</description>
          <fields>
            <field>
              <name>EEPROM_EEHIDE1_HN</name>
              <description>[31:0] Hide Block</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEHIDE2</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>EEPROM Block Hide 2</description>
          <fields>
            <field>
              <name>EEPROM_EEHIDE2_HN</name>
              <description>[31:0] Hide Block</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_EEDBGME</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>EEPROM Debug Mass Erase</description>
          <fields>
            <field>
              <name>EEPROM_EEDBGME_ME</name>
              <description>[0:0] Mass Erase</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EEPROM_EEDBGME_KEY</name>
              <description>[31:16] Erase Key</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EEPROM_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>EEPROM Peripheral Properties</description>
          <fields>
            <field>
              <name>EEPROM_PP_SIZE</name>
              <description>[15:0] EEPROM Size</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_64</name>
                  <value>0x00000000</value>
                  <description>64 bytes of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_128</name>
                  <value>0x00000001</value>
                  <description>128 bytes of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_256</name>
                  <value>0x00000003</value>
                  <description>256 bytes of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_512</name>
                  <value>0x00000007</value>
                  <description>512 bytes of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_1K</name>
                  <value>0x0000000F</value>
                  <description>1 KB of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_2K</name>
                  <value>0x0000001F</value>
                  <description>2 KB of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_3K</name>
                  <value>0x0000003F</value>
                  <description>3 KB of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_4K</name>
                  <value>0x0000007F</value>
                  <description>4 KB of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_5K</name>
                  <value>0x000000FF</value>
                  <description>5 KB of EEPROM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EEPROM_PP_SIZE_6K</name>
                  <value>0x000001FF</value>
                  <description>6 KB of EEPROM</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C8</name>
      <baseAddress>0x400B8000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C9</name>
      <baseAddress>0x400B9000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C4</name>
      <baseAddress>0x400C0000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C5</name>
      <baseAddress>0x400C1000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C6</name>
      <baseAddress>0x400C2000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C7</name>
      <baseAddress>0x400C3000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C register offsets</description>
      <registers>
        <register>
          <name>I2C_MSA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>I2C Master Slave Address</description>
          <fields>
            <field>
              <name>I2C_MSA_RS</name>
              <description>[0:0] Receive not send</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MSA_SA</name>
              <description>[7:1] I2C Slave Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCS</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>I2C Master Control/Status</description>
          <fields>
            <field>
              <name>I2C_MCS_RUN</name>
              <description>[0:0] I2C Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSY</name>
              <description>[0:0] I2C Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ERROR</name>
              <description>[1:1] Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_START</name>
              <description>[1:1] Generate START</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ADRACK</name>
              <description>[2:2] Acknowledge Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_STOP</name>
              <description>[2:2] Generate STOP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACK</name>
              <description>[3:3] Data Acknowledge Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_DATACK</name>
              <description>[3:3] Acknowledge Data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ARBLST</name>
              <description>[4:4] Arbitration Lost</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_HS</name>
              <description>[4:4] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_IDLE</name>
              <description>[5:5] I2C Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_QCMD</name>
              <description>[5:5] Quick Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BURST</name>
              <description>[6:6] Burst Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_BUSBSY</name>
              <description>[6:6] Bus Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_CLKTO</name>
              <description>[7:7] Clock Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_MCS_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MDR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>I2C Master Data</description>
          <fields>
            <field>
              <name>I2C_MDR_DATA</name>
              <description>[7:0] This byte contains the data transferred during a transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MTPR</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>I2C Master Timer Period</description>
          <fields>
            <field>
              <name>I2C_MTPR_TPR</name>
              <description>[6:0] Timer Period</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_HS</name>
              <description>[7:7] High-Speed Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MTPR_PULSEL</name>
              <description>[18:16] Glitch Suppression Pulse Width</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_BYPASS</name>
                  <value>0x00000000</value>
                  <description>Bypass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_1</name>
                  <value>0x00010000</value>
                  <description>1 clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_2</name>
                  <value>0x00020000</value>
                  <description>2 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_3</name>
                  <value>0x00030000</value>
                  <description>3 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_4</name>
                  <value>0x00040000</value>
                  <description>4 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_8</name>
                  <value>0x00050000</value>
                  <description>8 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_16</name>
                  <value>0x00060000</value>
                  <description>16 clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C_MTPR_PULSEL_31</name>
                  <value>0x00070000</value>
                  <description>31 clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MIMR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_MIMR_IM</name>
              <description>[0:0] Master Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_CLKIM</name>
              <description>[1:1] Clock Timeout Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMARXIM</name>
              <description>[2:2] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_DMATXIM</name>
              <description>[3:3] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_NACKIM</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STARTIM</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_STOPIM</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_ARBLOSTIM</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXIM</name>
              <description>[8:8] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXIM</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_TXFEIM</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MIMR_RXFFIM</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MRIS</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>I2C Master Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MRIS_RIS</name>
              <description>[0:0] Master Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_CLKRIS</name>
              <description>[1:1] Clock Timeout Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMARXRIS</name>
              <description>[2:2] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_DMATXRIS</name>
              <description>[3:3] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_NACKRIS</name>
              <description>[4:4] Address/Data NACK Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STARTRIS</name>
              <description>[5:5] START Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_STOPRIS</name>
              <description>[6:6] STOP Detection Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_ARBLOSTRIS</name>
              <description>[7:7] Arbitration Lost Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXRIS</name>
              <description>[8:8] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXRIS</name>
              <description>[9:9] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_TXFERIS</name>
              <description>[10:10] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MRIS_RXFFRIS</name>
              <description>[11:11] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MMIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>I2C Master Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_MMIS_MIS</name>
              <description>[0:0] Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_CLKMIS</name>
              <description>[1:1] Clock Timeout Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMARXMIS</name>
              <description>[2:2] Receive DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_DMATXMIS</name>
              <description>[3:3] Transmit DMA Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_NACKMIS</name>
              <description>[4:4] Address/Data NACK Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STARTMIS</name>
              <description>[5:5] START Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_STOPMIS</name>
              <description>[6:6] STOP Detection Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_ARBLOSTMIS</name>
              <description>[7:7] Arbitration Lost Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXMIS</name>
              <description>[8:8] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXMIS</name>
              <description>[9:9] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_TXFEMIS</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MMIS_RXFFMIS</name>
              <description>[11:11] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MICR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>I2C Master Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_MICR_IC</name>
              <description>[0:0] Master Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_CLKIC</name>
              <description>[1:1] Clock Timeout Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMARXIC</name>
              <description>[2:2] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_DMATXIC</name>
              <description>[3:3] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_NACKIC</name>
              <description>[4:4] Address/Data NACK Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STARTIC</name>
              <description>[5:5] START Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_STOPIC</name>
              <description>[6:6] STOP Detection Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_ARBLOSTIC</name>
              <description>[7:7] Arbitration Lost Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXIC</name>
              <description>[8:8] Transmit FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXIC</name>
              <description>[9:9] Receive FIFO Request Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_TXFEIC</name>
              <description>[10:10] Transmit FIFO Empty Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>I2C_MICR_RXFFIC</name>
              <description>[11:11] Receive FIFO Full Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCR</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>I2C Master Configuration</description>
          <fields>
            <field>
              <name>I2C_MCR_LPBK</name>
              <description>[0:0] I2C Loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_MFE</name>
              <description>[4:4] I2C Master Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_MCR_SFE</name>
              <description>[5:5] I2C Slave Function Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MCLKOCNT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>I2C Master Clock Low Timeout Count</description>
          <fields>
            <field>
              <name>I2C_MCLKOCNT_CNTL</name>
              <description>[7:0] I2C Master Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBMON</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>I2C Master Bus Monitor</description>
          <fields>
            <field>
              <name>I2C_MBMON_SCL</name>
              <description>[0:0] I2C SCL Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_MBMON_SDA</name>
              <description>[1:1] I2C SDA Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBLEN</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Length</description>
          <fields>
            <field>
              <name>I2C_MBLEN_CNTL</name>
              <description>[7:0] I2C Burst Length</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_MBCNT</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>I2C Master Burst Count</description>
          <fields>
            <field>
              <name>I2C_MBCNT_CNTL</name>
              <description>[7:0] I2C Master Burst Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address</description>
          <fields>
            <field>
              <name>I2C_SOAR_OAR</name>
              <description>[6:0] I2C Slave Own Address</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SCSR</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>I2C Slave Control/Status</description>
          <fields>
            <field>
              <name>I2C_SCSR_DA</name>
              <description>[0:0] Device Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RREQ</name>
              <description>[0:0] Receive Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TXFIFO</name>
              <description>[1:1] TX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_TREQ</name>
              <description>[1:1] Transmit Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_FBR</name>
              <description>[2:2] First Byte Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_RXFIFO</name>
              <description>[2:2] RX FIFO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_OAR2SEL</name>
              <description>[3:3] OAR2 Address Matched</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDST</name>
              <description>[4:4] Quick Command Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_QCMDRW</name>
              <description>[5:5] Quick Command Read / Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMATX</name>
              <description>[30:30] DMA TX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_SCSR_ACTDMARX</name>
              <description>[31:31] DMA RX Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SDR</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>I2C Slave Data</description>
          <fields>
            <field>
              <name>I2C_SDR_DATA</name>
              <description>[7:0] Data for Transfer</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SIMR</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Mask</description>
          <fields>
            <field>
              <name>I2C_SIMR_DATAIM</name>
              <description>[0:0] Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STARTIM</name>
              <description>[1:1] Start Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_STOPIM</name>
              <description>[2:2] Stop Condition Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMARXIM</name>
              <description>[3:3] Receive DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_DMATXIM</name>
              <description>[4:4] Transmit DMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXIM</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXIM</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_TXFEIM</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SIMR_RXFFIM</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SRIS</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>I2C Slave Raw Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SRIS_DATARIS</name>
              <description>[0:0] Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STARTRIS</name>
              <description>[1:1] Start Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_STOPRIS</name>
              <description>[2:2] Stop Condition Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMARXRIS</name>
              <description>[3:3] Receive DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_DMATXRIS</name>
              <description>[4:4] Transmit DMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXRIS</name>
              <description>[5:5] Transmit Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXRIS</name>
              <description>[6:6] Receive FIFO Request Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_TXFERIS</name>
              <description>[7:7] Transmit FIFO Empty Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SRIS_RXFFRIS</name>
              <description>[8:8] Receive FIFO Full Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SMIS</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>I2C Slave Masked Interrupt Status</description>
          <fields>
            <field>
              <name>I2C_SMIS_DATAMIS</name>
              <description>[0:0] Data Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STARTMIS</name>
              <description>[1:1] Start Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_STOPMIS</name>
              <description>[2:2] Stop Condition Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMARXMIS</name>
              <description>[3:3] Receive DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_DMATXMIS</name>
              <description>[4:4] Transmit DMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXMIS</name>
              <description>[5:5] Transmit FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXMIS</name>
              <description>[6:6] Receive FIFO Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_TXFEMIS</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SMIS_RXFFMIS</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SICR</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>I2C Slave Interrupt Clear</description>
          <fields>
            <field>
              <name>I2C_SICR_DATAIC</name>
              <description>[0:0] Data Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STARTIC</name>
              <description>[1:1] Start Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_STOPIC</name>
              <description>[2:2] Stop Condition Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMARXIC</name>
              <description>[3:3] Receive DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_DMATXIC</name>
              <description>[4:4] Transmit DMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXIC</name>
              <description>[5:5] Transmit Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXIC</name>
              <description>[6:6] Receive Request Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_TXFEIC</name>
              <description>[7:7] Transmit FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>I2C_SICR_RXFFIC</name>
              <description>[8:8] Receive FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SOAR2</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>I2C Slave Own Address 2</description>
          <fields>
            <field>
              <name>I2C_SOAR2_OAR2</name>
              <description>[6:0] I2C Slave Own Address 2</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SOAR2_OAR2EN</name>
              <description>[7:7] I2C Slave Own Address 2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_SACKCTL</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>I2C Slave ACK Control</description>
          <fields>
            <field>
              <name>I2C_SACKCTL_ACKOEN</name>
              <description>[0:0] I2C Slave ACK Override Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_SACKCTL_ACKOVAL</name>
              <description>[1:1] I2C Slave ACK Override Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFODATA</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>I2C FIFO Data</description>
          <fields>
            <field>
              <name>I2C_FIFODATA_DATA</name>
              <description>[7:0] I2C TX FIFO Write Data Byte</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOCTL</name>
          <addressOffset>0x00000F04</addressOffset>
          <size>32</size>
          <description>I2C FIFO Control</description>
          <fields>
            <field>
              <name>I2C_FIFOCTL_TXTRIG</name>
              <description>[2:0] TX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMATXENA</name>
              <description>[13:13] DMA TX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXFLUSH</name>
              <description>[14:14] TX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_TXASGNMT</name>
              <description>[15:15] TX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXTRIG</name>
              <description>[18:16] RX FIFO Trigger</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_DMARXENA</name>
              <description>[29:29] DMA RX Channel Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXFLUSH</name>
              <description>[30:30] RX FIFO Flush</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOCTL_RXASGNMT</name>
              <description>[31:31] RX Control Assignment</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_FIFOSTATUS</name>
          <addressOffset>0x00000F08</addressOffset>
          <size>32</size>
          <description>I2C FIFO Status</description>
          <fields>
            <field>
              <name>I2C_FIFOSTATUS_TXFE</name>
              <description>[0:0] TX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXFF</name>
              <description>[1:1] TX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
              <description>[2:2] TX FIFO Below Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFE</name>
              <description>[16:16] RX FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXFF</name>
              <description>[17:17] RX FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>I2C_FIFOSTATUS_RXABVTRIG</name>
              <description>[18:18] RX FIFO Above Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Properties</description>
          <fields>
            <field>
              <name>I2C_PP_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>I2C_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>I2C Peripheral Configuration</description>
          <fields>
            <field>
              <name>I2C_PC_HS</name>
              <description>[0:0] High-Speed Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EPI0</name>
      <baseAddress>0x400D0000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>External Peripheral Interface register offsets</description>
      <registers>
        <register>
          <name>EPI_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>EPI Configuration</description>
          <fields>
            <field>
              <name>EPI_CFG_MODE</name>
              <description>[3:0] Mode Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_CFG_MODE_NONE</name>
                  <value>0x00000000</value>
                  <description>General Purpose</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_CFG_MODE_SDRAM</name>
                  <value>0x00000001</value>
                  <description>SDRAM</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_CFG_MODE_HB8</name>
                  <value>0x00000002</value>
                  <description>8-Bit Host-Bus (HB8)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_CFG_MODE_HB16</name>
                  <value>0x00000003</value>
                  <description>16-Bit Host-Bus (HB16)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_CFG_BLKEN</name>
              <description>[4:4] Block Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_CFG_INTDIV</name>
              <description>[8:8] Integer Clock Divider Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_BAUD</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>EPI Main Baud Rate</description>
          <fields>
            <field>
              <name>EPI_BAUD_COUNT0</name>
              <description>[15:0] Baud Rate Counter 0</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_BAUD_COUNT1</name>
              <description>[31:16] Baud Rate Counter 1</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_BAUD2</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>EPI Main Baud Rate</description>
          <fields>
            <field>
              <name>EPI_BAUD2_COUNT0</name>
              <description>[15:0] CS2n Baud Rate Counter 0</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_BAUD2_COUNT1</name>
              <description>[31:16] CS3n Baud Rate Counter 1</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16CFG</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Configuration</description>
          <fields>
            <field>
              <name>EPI_HB16CFG_MODE</name>
              <description>[1:0] Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[15:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_MODE_ADNMUX</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[15:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_MODE_SRAM</name>
                  <value>0x00000002</value>
                  <description>Continuous Read - D[15:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_MODE_XFIFO</name>
                  <value>0x00000003</value>
                  <description>XFIFO - D[15:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG_BSEL</name>
              <description>[2:2] Byte Select Configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_RDWS</name>
              <description>[5:4] Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG_WRWS</name>
              <description>[7:6] Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG_MAXWAIT</name>
              <description>[15:8] Maximum Wait</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_BURST</name>
              <description>[16:16] Burst Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_RDCRE</name>
              <description>[17:17] PSRAM Configuration Register Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_WRCRE</name>
              <description>[18:18] PSRAM Configuration Register Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_ALEHIGH</name>
              <description>[19:19] ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_RDHIGH</name>
              <description>[20:20] READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_WRHIGH</name>
              <description>[21:21] WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_XFEEN</name>
              <description>[22:22] External FIFO EMPTY Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_XFFEN</name>
              <description>[23:23] External FIFO FULL Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_IRDYINV</name>
              <description>[27:27] Input Ready Invert</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_RDYEN</name>
              <description>[28:28] Input Ready Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_CLKINV</name>
              <description>[29:29] Invert Output Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_CLKGATEI</name>
              <description>[30:30] Clock Gated Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG_CLKGATE</name>
              <description>[31:31] Clock Gated</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_GPCFG</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>EPI General-Purpose Configuration</description>
          <fields>
            <field>
              <name>EPI_GPCFG_DSIZE</name>
              <description>[1:0] Size of Data Bus</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_GPCFG_DSIZE_4BIT</name>
                  <value>0x00000000</value>
                  <description>8 Bits Wide (EPI0S0 to EPI0S7)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_GPCFG_DSIZE_16BIT</name>
                  <value>0x00000001</value>
                  <description>16 Bits Wide (EPI0S0 to EPI0S15)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_GPCFG_DSIZE_24BIT</name>
                  <value>0x00000002</value>
                  <description>24 Bits Wide (EPI0S0 to EPI0S23)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_GPCFG_DSIZE_32BIT</name>
                  <value>0x00000003</value>
                  <description>32 Bits Wide (EPI0S0 to EPI0S31)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_GPCFG_ASIZE</name>
              <description>[5:4] Address Bus Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_GPCFG_ASIZE_NONE</name>
                  <value>0x00000000</value>
                  <description>No address</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_GPCFG_ASIZE_4BIT</name>
                  <value>0x00000010</value>
                  <description>Up to 4 bits wide</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_GPCFG_ASIZE_12BIT</name>
                  <value>0x00000020</value>
                  <description>Up to 12 bits wide. This size cannot be used with 24-bit data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_GPCFG_ASIZE_20BIT</name>
                  <value>0x00000030</value>
                  <description>Up to 20 bits wide. This size cannot be used with data sizes other than 8</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_GPCFG_WR2CYC</name>
              <description>[19:19] 2-Cycle Writes</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_GPCFG_FRMCNT</name>
              <description>[25:22] Frame Count</description>
              <bitWidth>4</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>EPI_GPCFG_FRM50</name>
              <description>[26:26] 50/50 Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>EPI_GPCFG_CLKGATE</name>
              <description>[30:30] Clock Gated</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>EPI_GPCFG_CLKPIN</name>
              <description>[31:31] Clock Pin</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_SDRAMCFG</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>EPI SDRAM Configuration</description>
          <fields>
            <field>
              <name>EPI_SDRAMCFG_SIZE</name>
              <description>[1:0] Size of SDRAM</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_SIZE_8MB</name>
                  <value>0x00000000</value>
                  <description>64 megabits (8MB)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_SIZE_16MB</name>
                  <value>0x00000001</value>
                  <description>128 megabits (16MB)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_SIZE_32MB</name>
                  <value>0x00000002</value>
                  <description>256 megabits (32MB)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_SIZE_64MB</name>
                  <value>0x00000003</value>
                  <description>512 megabits (64MB)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_SDRAMCFG_SLEEP</name>
              <description>[9:9] Sleep Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EPI_SDRAMCFG_RFSH</name>
              <description>[26:16] Refresh Counter</description>
              <bitWidth>11</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EPI_SDRAMCFG_FREQ</name>
              <description>[31:30] EPI Frequency Range</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_FREQ_NONE</name>
                  <value>0x00000000</value>
                  <description>0 - 15 MHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_FREQ_15MHZ</name>
                  <value>0x40000000</value>
                  <description>15 - 30 MHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_SDRAMCFG_FREQ_30MHZ</name>
                  <value>0x80000000</value>
                  <description>30 - 50 MHz</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8CFG</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Configuration</description>
          <fields>
            <field>
              <name>EPI_HB8CFG_MODE</name>
              <description>[1:0] Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG_MODE_MUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[7:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_MODE_NMUX</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[7:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_MODE_SRAM</name>
                  <value>0x00000002</value>
                  <description>Continuous Read - D[7:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_MODE_FIFO</name>
                  <value>0x00000003</value>
                  <description>XFIFO - D[7:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG_RDWS</name>
              <description>[5:4] Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG_WRWS</name>
              <description>[7:6] Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG_MAXWAIT</name>
              <description>[15:8] Maximum Wait</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_ALEHIGH</name>
              <description>[19:19] ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_RDHIGH</name>
              <description>[20:20] READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_WRHIGH</name>
              <description>[21:21] WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_XFEEN</name>
              <description>[22:22] External FIFO EMPTY Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_XFFEN</name>
              <description>[23:23] External FIFO FULL Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_IRDYINV</name>
              <description>[27:27] Input Ready Invert</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_RDYEN</name>
              <description>[28:28] Input Ready Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_CLKINV</name>
              <description>[29:29] Invert Output Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_CLKGATEI</name>
              <description>[30:30] Clock Gated when Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG_CLKGATE</name>
              <description>[31:31] Clock Gated</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8CFG2</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Configuration 2</description>
          <fields>
            <field>
              <name>EPI_HB8CFG2_MODE</name>
              <description>[1:0] CS1n Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[7:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_MODE_AD</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[7:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG2_RDWS</name>
              <description>[5:4] CS1n Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG2_WRWS</name>
              <description>[7:6] CS1n Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG2_ALEHIGH</name>
              <description>[19:19] CS1n ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG2_RDHIGH</name>
              <description>[20:20] CS1n READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG2_WRHIGH</name>
              <description>[21:21] CS1n WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG2_CSCFG</name>
              <description>[25:24] Chip Select Configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_CSCFG_ALE</name>
                  <value>0x00000000</value>
                  <description>ALE Configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_CSCFG_CS</name>
                  <value>0x01000000</value>
                  <description>CSn Configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_CSCFG_DCS</name>
                  <value>0x02000000</value>
                  <description>Dual CSn Configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG2_CSCFG_ADCS</name>
                  <value>0x03000000</value>
                  <description>ALE with Dual CSn Configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG2_CSBAUD</name>
              <description>[26:26] Chip Select Baud Rate and Multiple Sub-Mode Configuration enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG2_CSCFGEXT</name>
              <description>[27:27] Chip Select Extended Configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16CFG2</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Configuration 2</description>
          <fields>
            <field>
              <name>EPI_HB16CFG2_MODE</name>
              <description>[1:0] CS1n Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[15:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_MODE_AD</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[15:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG2_RDWS</name>
              <description>[5:4] CS1n Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG2_WRWS</name>
              <description>[7:6] CS1n Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG2_BURST</name>
              <description>[16:16] CS1n Burst Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_RDCRE</name>
              <description>[17:17] CS1n PSRAM Configuration Register Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_WRCRE</name>
              <description>[18:18] CS1n PSRAM Configuration Register Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_ALEHIGH</name>
              <description>[19:19] CS1n ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_RDHIGH</name>
              <description>[20:20] CS1n READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_WRHIGH</name>
              <description>[21:21] CS1n WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_CSCFG</name>
              <description>[25:24] Chip Select Configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_CSCFG_ALE</name>
                  <value>0x00000000</value>
                  <description>ALE Configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_CSCFG_CS</name>
                  <value>0x01000000</value>
                  <description>CSn Configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_CSCFG_DCS</name>
                  <value>0x02000000</value>
                  <description>Dual CSn Configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG2_CSCFG_ADCS</name>
                  <value>0x03000000</value>
                  <description>ALE with Dual CSn Configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG2_CSBAUD</name>
              <description>[26:26] Chip Select Baud Rate and Multiple Sub-Mode Configuration enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG2_CSCFGEXT</name>
              <description>[27:27] Chip Select Extended Configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_ADDRMAP</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>EPI Address Map</description>
          <fields>
            <field>
              <name>EPI_ADDRMAP_ERADR</name>
              <description>[1:0] External RAM Address</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERADR_NONE</name>
                  <value>0x00000000</value>
                  <description>Not mapped</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERADR_6000</name>
                  <value>0x00000001</value>
                  <description>At 0x6000.0000</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERADR_8000</name>
                  <value>0x00000002</value>
                  <description>At 0x8000.0000</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERADR_HBQS</name>
                  <value>0x00000003</value>
                  <description>Only to be used with Host Bus quad chip select. In quad chip select mode, CS0n maps to 0x6000.0000 and CS1n maps to 0x8000.0000</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_ADDRMAP_ERSZ</name>
              <description>[3:2] External RAM Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERSZ_256B</name>
                  <value>0x00000000</value>
                  <description>256 bytes; lower address range: 0x00 to 0xFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERSZ_64KB</name>
                  <value>0x00000004</value>
                  <description>64 KB; lower address range: 0x0000 to 0xFFFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERSZ_16MB</name>
                  <value>0x00000008</value>
                  <description>16 MB; lower address range: 0x00.0000 to 0xFF.FFFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ERSZ_256MB</name>
                  <value>0x0000000C</value>
                  <description>256 MB; lower address range: 0x000.0000 to 0xFFF.FFFF</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_ADDRMAP_EPADR</name>
              <description>[5:4] External Peripheral Address</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPADR_NONE</name>
                  <value>0x00000000</value>
                  <description>Not mapped</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPADR_A000</name>
                  <value>0x00000010</value>
                  <description>At 0xA000.0000</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPADR_C000</name>
                  <value>0x00000020</value>
                  <description>At 0xC000.0000</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPADR_HBQS</name>
                  <value>0x00000030</value>
                  <description>Only to be used with Host Bus quad chip select. In quad chip select mode, CS2n maps to 0xA000.0000 and CS3n maps to 0xC000.0000</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_ADDRMAP_EPSZ</name>
              <description>[7:6] External Peripheral Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPSZ_256B</name>
                  <value>0x00000000</value>
                  <description>256 bytes; lower address range: 0x00 to 0xFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPSZ_64KB</name>
                  <value>0x00000040</value>
                  <description>64 KB; lower address range: 0x0000 to 0xFFFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPSZ_16MB</name>
                  <value>0x00000080</value>
                  <description>16 MB; lower address range: 0x00.0000 to 0xFF.FFFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_EPSZ_256MB</name>
                  <value>0x000000C0</value>
                  <description>256 MB; lower address range: 0x000.0000 to 0xFFF.FFFF</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_ADDRMAP_ECADR</name>
              <description>[9:8] External Code Address</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ECADR_NONE</name>
                  <value>0x00000000</value>
                  <description>Not mapped</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ECADR_1000</name>
                  <value>0x00000100</value>
                  <description>At 0x1000.0000</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_ADDRMAP_ECSZ</name>
              <description>[11:10] External Code Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ECSZ_256B</name>
                  <value>0x00000000</value>
                  <description>256 bytes; lower address range: 0x00 to 0xFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ECSZ_64KB</name>
                  <value>0x00000400</value>
                  <description>64 KB; lower address range: 0x0000 to 0xFFFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ECSZ_16MB</name>
                  <value>0x00000800</value>
                  <description>16 MB; lower address range: 0x00.0000 to 0xFF.FFFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_ADDRMAP_ECSZ_256MB</name>
                  <value>0x00000C00</value>
                  <description>256MB; lower address range: 0x000.0000 to 0x0FFF.FFFF</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RSIZE0</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>EPI Read Size 0</description>
          <fields>
            <field>
              <name>EPI_RSIZE0_SIZE</name>
              <description>[1:0] Current Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_RSIZE0_SIZE_8BIT</name>
                  <value>0x00000001</value>
                  <description>Byte (8 bits)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_RSIZE0_SIZE_16BIT</name>
                  <value>0x00000002</value>
                  <description>Half-word (16 bits)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_RSIZE0_SIZE_32BIT</name>
                  <value>0x00000003</value>
                  <description>Word (32 bits)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RADDR0</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>EPI Read Address 0</description>
          <fields>
            <field>
              <name>EPI_RADDR0_ADDR</name>
              <description>[31:0] Current Address</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RPSTD0</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>EPI Non-Blocking Read Data 0</description>
          <fields>
            <field>
              <name>EPI_RPSTD0_POSTCNT</name>
              <description>[12:0] Post Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RSIZE1</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>EPI Read Size 1</description>
          <fields>
            <field>
              <name>EPI_RSIZE1_SIZE</name>
              <description>[1:0] Current Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_RSIZE1_SIZE_8BIT</name>
                  <value>0x00000001</value>
                  <description>Byte (8 bits)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_RSIZE1_SIZE_16BIT</name>
                  <value>0x00000002</value>
                  <description>Half-word (16 bits)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_RSIZE1_SIZE_32BIT</name>
                  <value>0x00000003</value>
                  <description>Word (32 bits)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RADDR1</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>EPI Read Address 1</description>
          <fields>
            <field>
              <name>EPI_RADDR1_ADDR</name>
              <description>[31:0] Current Address</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RPSTD1</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>EPI Non-Blocking Read Data 1</description>
          <fields>
            <field>
              <name>EPI_RPSTD1_POSTCNT</name>
              <description>[12:0] Post Count</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_STAT</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>EPI Status</description>
          <fields>
            <field>
              <name>EPI_STAT_ACTIVE</name>
              <description>[0:0] Register Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_STAT_NBRBUSY</name>
              <description>[4:4] Non-Blocking Read Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_STAT_WBUSY</name>
              <description>[5:5] Write Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EPI_STAT_INITSEQ</name>
              <description>[6:6] Initialization Sequence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EPI_STAT_XFEMPTY</name>
              <description>[7:7] External FIFO Empty</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EPI_STAT_XFFULL</name>
              <description>[8:8] External FIFO Full</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RFIFOCNT</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Count</description>
          <fields>
            <field>
              <name>EPI_RFIFOCNT_COUNT</name>
              <description>[3:0] FIFO Count</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO0</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO</description>
          <fields>
            <field>
              <name>EPI_READFIFO0_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO1</name>
          <addressOffset>0x00000074</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 1</description>
          <fields>
            <field>
              <name>EPI_READFIFO1_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO2</name>
          <addressOffset>0x00000078</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 2</description>
          <fields>
            <field>
              <name>EPI_READFIFO2_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO3</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 3</description>
          <fields>
            <field>
              <name>EPI_READFIFO3_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO4</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 4</description>
          <fields>
            <field>
              <name>EPI_READFIFO4_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO5</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 5</description>
          <fields>
            <field>
              <name>EPI_READFIFO5_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO6</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 6</description>
          <fields>
            <field>
              <name>EPI_READFIFO6_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_READFIFO7</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>EPI Read FIFO Alias 7</description>
          <fields>
            <field>
              <name>EPI_READFIFO7_DATA</name>
              <description>[31:0] Reads Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_FIFOLVL</name>
          <addressOffset>0x00000200</addressOffset>
          <size>32</size>
          <description>EPI FIFO Level Selects</description>
          <fields>
            <field>
              <name>EPI_FIFOLVL_RDFIFO</name>
              <description>[2:0] Read FIFO</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_RDFIFO_1</name>
                  <value>0x00000001</value>
                  <description>Trigger when there are 1 or more entries in the NBRFIFO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_RDFIFO_2</name>
                  <value>0x00000002</value>
                  <description>Trigger when there are 2 or more entries in the NBRFIFO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_RDFIFO_4</name>
                  <value>0x00000003</value>
                  <description>Trigger when there are 4 or more entries in the NBRFIFO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_RDFIFO_6</name>
                  <value>0x00000004</value>
                  <description>Trigger when there are 6 or more entries in the NBRFIFO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_RDFIFO_7</name>
                  <value>0x00000005</value>
                  <description>Trigger when there are 7 or more entries in the NBRFIFO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_RDFIFO_8</name>
                  <value>0x00000006</value>
                  <description>Trigger when there are 8 entries in the NBRFIFO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_FIFOLVL_WRFIFO</name>
              <description>[6:4] Write FIFO</description>
              <bitWidth>3</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_WRFIFO_EMPT</name>
                  <value>0x00000000</value>
                  <description>Interrupt is triggered while WRFIFO is empty.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_WRFIFO_2</name>
                  <value>0x00000020</value>
                  <description>Interrupt is triggered until there are only two slots available. Thus, trigger is deasserted when there are two WRFIFO entries present. This configuration is optimized for bursts of 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_WRFIFO_1</name>
                  <value>0x00000030</value>
                  <description>Interrupt is triggered until there is one WRFIFO entry available. This configuration expects only single writes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_FIFOLVL_WRFIFO_NFULL</name>
                  <value>0x00000040</value>
                  <description>Trigger interrupt when WRFIFO is not full, meaning trigger will continue to assert until there are four entries in the WRFIFO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_FIFOLVL_RSERR</name>
              <description>[16:16] Read Stall Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EPI_FIFOLVL_WFERR</name>
              <description>[17:17] Write Full Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_WFIFOCNT</name>
          <addressOffset>0x00000204</addressOffset>
          <size>32</size>
          <description>EPI Write FIFO Count</description>
          <fields>
            <field>
              <name>EPI_WFIFOCNT_WTAV</name>
              <description>[2:0] Available Write Transactions</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_DMATXCNT</name>
          <addressOffset>0x00000208</addressOffset>
          <size>32</size>
          <description>EPI DMA Transmit Count</description>
          <fields>
            <field>
              <name>EPI_DMATXCNT_TXCNT</name>
              <description>[15:0] DMA Count</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_IM</name>
          <addressOffset>0x00000210</addressOffset>
          <size>32</size>
          <description>EPI Interrupt Mask</description>
          <fields>
            <field>
              <name>EPI_IM_ERRIM</name>
              <description>[0:0] Error Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_IM_RDIM</name>
              <description>[1:1] Read FIFO Full Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EPI_IM_WRIM</name>
              <description>[2:2] Write FIFO Empty Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EPI_IM_DMARDIM</name>
              <description>[3:3] Read uDMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EPI_IM_DMAWRIM</name>
              <description>[4:4] Write uDMA Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_RIS</name>
          <addressOffset>0x00000214</addressOffset>
          <size>32</size>
          <description>EPI Raw Interrupt Status</description>
          <fields>
            <field>
              <name>EPI_RIS_ERRRIS</name>
              <description>[0:0] Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_RIS_RDRIS</name>
              <description>[1:1] Read Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EPI_RIS_WRRIS</name>
              <description>[2:2] Write Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EPI_RIS_DMARDRIS</name>
              <description>[3:3] Read uDMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EPI_RIS_DMAWRRIS</name>
              <description>[4:4] Write uDMA Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_MIS</name>
          <addressOffset>0x00000218</addressOffset>
          <size>32</size>
          <description>EPI Masked Interrupt Status</description>
          <fields>
            <field>
              <name>EPI_MIS_ERRMIS</name>
              <description>[0:0] Error Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_MIS_RDMIS</name>
              <description>[1:1] Read Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EPI_MIS_WRMIS</name>
              <description>[2:2] Write Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EPI_MIS_DMARDMIS</name>
              <description>[3:3] Read uDMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EPI_MIS_DMAWRMIS</name>
              <description>[4:4] Write uDMA Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_EISC</name>
          <addressOffset>0x0000021C</addressOffset>
          <size>32</size>
          <description>EPI Error and Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>EPI_EISC_TOUT</name>
              <description>[0:0] Timeout Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_EISC_RSTALL</name>
              <description>[1:1] Read Stalled Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EPI_EISC_WTFULL</name>
              <description>[2:2] Write FIFO Full Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EPI_EISC_DMARDIC</name>
              <description>[3:3] Read uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EPI_EISC_DMAWRIC</name>
              <description>[4:4] Write uDMA Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8CFG3</name>
          <addressOffset>0x00000308</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Configuration 3</description>
          <fields>
            <field>
              <name>EPI_HB8CFG3_MODE</name>
              <description>[1:0] CS2n Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[7:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_MODE_AD</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[7:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG3_RDWS</name>
              <description>[5:4] CS2n Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG3_WRWS</name>
              <description>[7:6] CS2n Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG3_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG3_ALEHIGH</name>
              <description>[19:19] CS2n ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG3_RDHIGH</name>
              <description>[20:20] CS2n READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG3_WRHIGH</name>
              <description>[21:21] CS2n WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16CFG3</name>
          <addressOffset>0x00000308</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Configuration 3</description>
          <fields>
            <field>
              <name>EPI_HB16CFG3_MODE</name>
              <description>[1:0] CS2n Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[15:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_MODE_AD</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[15:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG3_RDWS</name>
              <description>[5:4] CS2n Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG3_WRWS</name>
              <description>[7:6] CS2n Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG3_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG3_BURST</name>
              <description>[16:16] CS2n Burst Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG3_RDCRE</name>
              <description>[17:17] CS2n PSRAM Configuration Register Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG3_WRCRE</name>
              <description>[18:18] CS2n PSRAM Configuration Register Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG3_ALEHIGH</name>
              <description>[19:19] CS2n ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG3_RDHIGH</name>
              <description>[20:20] CS2n READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG3_WRHIGH</name>
              <description>[21:21] CS2n WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16CFG4</name>
          <addressOffset>0x0000030C</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Configuration 4</description>
          <fields>
            <field>
              <name>EPI_HB16CFG4_MODE</name>
              <description>[1:0] CS3n Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[15:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_MODE_AD</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[15:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG4_RDWS</name>
              <description>[5:4] CS3n Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG4_WRWS</name>
              <description>[7:6] CS3n Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16CFG4_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16CFG4_BURST</name>
              <description>[16:16] CS3n Burst Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG4_RDCRE</name>
              <description>[17:17] CS3n PSRAM Configuration Register Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG4_WRCRE</name>
              <description>[18:18] CS3n PSRAM Configuration Register Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG4_ALEHIGH</name>
              <description>[19:19] CS3n ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG4_RDHIGH</name>
              <description>[20:20] CS3n READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB16CFG4_WRHIGH</name>
              <description>[21:21] CS3n WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8CFG4</name>
          <addressOffset>0x0000030C</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Configuration 4</description>
          <fields>
            <field>
              <name>EPI_HB8CFG4_MODE</name>
              <description>[1:0] CS3n Host Bus Sub-Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_MODE_ADMUX</name>
                  <value>0x00000000</value>
                  <description>ADMUX - AD[7:0]</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_MODE_AD</name>
                  <value>0x00000001</value>
                  <description>ADNONMUX - D[7:0]</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG4_RDWS</name>
              <description>[5:4] CS3n Read Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_RDWS_2</name>
                  <value>0x00000000</value>
                  <description>Active RDn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_RDWS_4</name>
                  <value>0x00000010</value>
                  <description>Active RDn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_RDWS_6</name>
                  <value>0x00000020</value>
                  <description>Active RDn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_RDWS_8</name>
                  <value>0x00000030</value>
                  <description>Active RDn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG4_WRWS</name>
              <description>[7:6] CS3n Write Wait States</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_WRWS_2</name>
                  <value>0x00000000</value>
                  <description>Active WRn is 2 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_WRWS_4</name>
                  <value>0x00000040</value>
                  <description>Active WRn is 4 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_WRWS_6</name>
                  <value>0x00000080</value>
                  <description>Active WRn is 6 EPI clocks</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB8CFG4_WRWS_8</name>
                  <value>0x000000C0</value>
                  <description>Active WRn is 8 EPI clocks</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB8CFG4_ALEHIGH</name>
              <description>[19:19] CS3n ALE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG4_RDHIGH</name>
              <description>[20:20] CS2n READ Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EPI_HB8CFG4_WRHIGH</name>
              <description>[21:21] CS3n WRITE Strobe Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8TIME</name>
          <addressOffset>0x00000310</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB8TIME_RDWSM</name>
              <description>[0:0] Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME_WRWSM</name>
              <description>[4:4] Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME_CAPWIDTH</name>
              <description>[13:12] CS0n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME_IRDYDLY</name>
              <description>[25:24] CS0n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16TIME</name>
          <addressOffset>0x00000310</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB16TIME_RDWSM</name>
              <description>[0:0] Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME_WRWSM</name>
              <description>[4:4] Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME_CAPWIDTH</name>
              <description>[13:12] CS0n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME_PSRAMSZ</name>
              <description>[18:16] PSRAM Row Size</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_0</name>
                  <value>0x00000000</value>
                  <description>No row size limitation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_128B</name>
                  <value>0x00010000</value>
                  <description>128 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_256B</name>
                  <value>0x00020000</value>
                  <description>256 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_512B</name>
                  <value>0x00030000</value>
                  <description>512 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_1KB</name>
                  <value>0x00040000</value>
                  <description>1024 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_2KB</name>
                  <value>0x00050000</value>
                  <description>2048 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_4KB</name>
                  <value>0x00060000</value>
                  <description>4096 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME_PSRAMSZ_8KB</name>
                  <value>0x00070000</value>
                  <description>8192 B</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16TIME_IRDYDLY</name>
              <description>[25:24] CS0n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8TIME2</name>
          <addressOffset>0x00000314</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB8TIME2_RDWSM</name>
              <description>[0:0] CS1n Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME2_WRWSM</name>
              <description>[4:4] CS1n Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME2_CAPWIDTH</name>
              <description>[13:12] CS1n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME2_IRDYDLY</name>
              <description>[25:24] CS1n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16TIME2</name>
          <addressOffset>0x00000314</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB16TIME2_RDWSM</name>
              <description>[0:0] CS1n Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME2_WRWSM</name>
              <description>[4:4] CS1n Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME2_CAPWIDTH</name>
              <description>[13:12] CS1n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME2_PSRAMSZ</name>
              <description>[18:16] PSRAM Row Size</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_0</name>
                  <value>0x00000000</value>
                  <description>No row size limitation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_128B</name>
                  <value>0x00010000</value>
                  <description>128 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_256B</name>
                  <value>0x00020000</value>
                  <description>256 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_512B</name>
                  <value>0x00030000</value>
                  <description>512 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_1KB</name>
                  <value>0x00040000</value>
                  <description>1024 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_2KB</name>
                  <value>0x00050000</value>
                  <description>2048 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_4KB</name>
                  <value>0x00060000</value>
                  <description>4096 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME2_PSRAMSZ_8KB</name>
                  <value>0x00070000</value>
                  <description>8192 B</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16TIME2_IRDYDLY</name>
              <description>[25:24] CS1n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16TIME3</name>
          <addressOffset>0x00000318</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB16TIME3_RDWSM</name>
              <description>[0:0] CS2n Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME3_WRWSM</name>
              <description>[4:4] CS2n Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME3_CAPWIDTH</name>
              <description>[13:12] CS2n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME3_PSRAMSZ</name>
              <description>[18:16] PSRAM Row Size</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_0</name>
                  <value>0x00000000</value>
                  <description>No row size limitation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_128B</name>
                  <value>0x00010000</value>
                  <description>128 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_256B</name>
                  <value>0x00020000</value>
                  <description>256 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_512B</name>
                  <value>0x00030000</value>
                  <description>512 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_1KB</name>
                  <value>0x00040000</value>
                  <description>1024 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_2KB</name>
                  <value>0x00050000</value>
                  <description>2048 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_4KB</name>
                  <value>0x00060000</value>
                  <description>4096 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME3_PSRAMSZ_8KB</name>
                  <value>0x00070000</value>
                  <description>8192 B</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16TIME3_IRDYDLY</name>
              <description>[25:24] CS2n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8TIME3</name>
          <addressOffset>0x00000318</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB8TIME3_RDWSM</name>
              <description>[0:0] CS2n Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME3_WRWSM</name>
              <description>[4:4] CS2n Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME3_CAPWIDTH</name>
              <description>[13:12] CS2n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME3_IRDYDLY</name>
              <description>[25:24] CS2n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB8TIME4</name>
          <addressOffset>0x0000031C</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 8 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB8TIME4_RDWSM</name>
              <description>[0:0] CS3n Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME4_WRWSM</name>
              <description>[4:4] CS3n Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME4_CAPWIDTH</name>
              <description>[13:12] CS3n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB8TIME4_IRDYDLY</name>
              <description>[25:24] CS3n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HB16TIME4</name>
          <addressOffset>0x0000031C</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus 16 Timing Extension</description>
          <fields>
            <field>
              <name>EPI_HB16TIME4_RDWSM</name>
              <description>[0:0] CS3n Read Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME4_WRWSM</name>
              <description>[4:4] CS3n Write Wait State Minus One</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME4_CAPWIDTH</name>
              <description>[13:12] CS3n Inter-transfer Capture Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EPI_HB16TIME4_PSRAMSZ</name>
              <description>[18:16] PSRAM Row Size</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_0</name>
                  <value>0x00000000</value>
                  <description>No row size limitation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_128B</name>
                  <value>0x00010000</value>
                  <description>128 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_256B</name>
                  <value>0x00020000</value>
                  <description>256 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_512B</name>
                  <value>0x00030000</value>
                  <description>512 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_1KB</name>
                  <value>0x00040000</value>
                  <description>1024 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_2KB</name>
                  <value>0x00050000</value>
                  <description>2048 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_4KB</name>
                  <value>0x00060000</value>
                  <description>4096 B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPI_HB16TIME4_PSRAMSZ_8KB</name>
                  <value>0x00070000</value>
                  <description>8192 B</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPI_HB16TIME4_IRDYDLY</name>
              <description>[25:24] CS3n Input Ready Delay</description>
              <bitWidth>2</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EPI_HBPSRAM</name>
          <addressOffset>0x00000360</addressOffset>
          <size>32</size>
          <description>EPI Host-Bus PSRAM</description>
          <fields>
            <field>
              <name>EPI_HBPSRAM_CR</name>
              <description>[20:0] PSRAM Config Register</description>
              <bitWidth>21</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER6</name>
      <baseAddress>0x400E0000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER7</name>
      <baseAddress>0x400E1000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Timer register offsets</description>
      <registers>
        <register>
          <name>TIMER_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>GPTM Configuration</description>
          <fields>
            <field>
              <name>TIMER_CFG</name>
              <description>[2:0] GPTM Configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_TIMER</name>
                  <value>0x00000000</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_32_BIT_RTC</name>
                  <value>0x00000001</value>
                  <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CFG_16_BIT</name>
                  <value>0x00000004</value>
                  <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Mode</description>
          <fields>
            <field>
              <name>TIMER_TAMR_TAMR</name>
              <description>[1:0] GPTM Timer A Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TAMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TAMR_TACMR</name>
              <description>[2:2] GPTM Timer A Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAAMS</name>
              <description>[3:3] GPTM Timer A Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACDIR</name>
              <description>[4:4] GPTM Timer A Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMIE</name>
              <description>[5:5] GPTM Timer A Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAWOT</name>
              <description>[6:6] GPTM Timer A Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TASNAPS</name>
              <description>[7:7] GPTM Timer A Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAILD</name>
              <description>[8:8] GPTM Timer A Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPWMIE</name>
              <description>[9:9] GPTM Timer A PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAMRSU</name>
              <description>[10:10] GPTM Timer A Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TAPLO</name>
              <description>[11:11] GPTM Timer A PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TACINTD</name>
              <description>[12:12] One-shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TAMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Mode</description>
          <fields>
            <field>
              <name>TIMER_TBMR_TBMR</name>
              <description>[1:0] GPTM Timer B Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_1_SHOT</name>
                  <value>0x00000001</value>
                  <description>One-Shot Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_PERIOD</name>
                  <value>0x00000002</value>
                  <description>Periodic Timer mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TBMR_CAP</name>
                  <value>0x00000003</value>
                  <description>Capture mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_TBMR_TBCMR</name>
              <description>[2:2] GPTM Timer B Capture Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBAMS</name>
              <description>[3:3] GPTM Timer B Alternate Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCDIR</name>
              <description>[4:4] GPTM Timer B Count Direction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMIE</name>
              <description>[5:5] GPTM Timer B Match Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBWOT</name>
              <description>[6:6] GPTM Timer B Wait-on-Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBSNAPS</name>
              <description>[7:7] GPTM Timer B Snap-Shot Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBILD</name>
              <description>[8:8] GPTM Timer B Interval Load Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPWMIE</name>
              <description>[9:9] GPTM Timer B PWM Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBMRSU</name>
              <description>[10:10] GPTM Timer B Match Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBPLO</name>
              <description>[11:11] GPTM Timer B PWM Legacy Operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TBCINTD</name>
              <description>[12:12] One-Shot/Periodic Interrupt Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>TIMER_TBMR_TCACT</name>
              <description>[15:13] Timer Compare Action Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_NONE</name>
                  <value>0x00000000</value>
                  <description>Disable compare operations</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_TOGGLE</name>
                  <value>0x00002000</value>
                  <description>Toggle State on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTO</name>
                  <value>0x00004000</value>
                  <description>Clear CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTO</name>
                  <value>0x00006000</value>
                  <description>Set CCP on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                  <value>0x00008000</value>
                  <description>Set CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                  <value>0x0000A000</value>
                  <description>Clear CCP immediately and toggle on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                  <value>0x0000C000</value>
                  <description>Set CCP immediately and clear on Time-Out</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                  <value>0x0000E000</value>
                  <description>Clear CCP immediately and set on Time-Out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CTL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>GPTM Control</description>
          <fields>
            <field>
              <name>TIMER_CTL_TAEN</name>
              <description>[0:0] GPTM Timer A Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TASTALL</name>
              <description>[1:1] GPTM Timer A Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAEVENT</name>
              <description>[3:2] GPTM Timer A Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_NEG</name>
                  <value>0x00000004</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TAEVENT_BOTH</name>
                  <value>0x0000000C</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_RTCEN</name>
              <description>[4:4] GPTM RTC Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAOTE</name>
              <description>[5:5] GPTM Timer A Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TAPWML</name>
              <description>[6:6] GPTM Timer A PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEN</name>
              <description>[8:8] GPTM Timer B Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBSTALL</name>
              <description>[9:9] GPTM Timer B Stall Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBEVENT</name>
              <description>[11:10] GPTM Timer B Event Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_POS</name>
                  <value>0x00000000</value>
                  <description>Positive edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_NEG</name>
                  <value>0x00000400</value>
                  <description>Negative edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_CTL_TBEVENT_BOTH</name>
                  <value>0x00000C00</value>
                  <description>Both edges</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_CTL_TBOTE</name>
              <description>[13:13] GPTM Timer B Output Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>TIMER_CTL_TBPWML</name>
              <description>[14:14] GPTM Timer B PWM Output Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_SYNC</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>GPTM Synchronize</description>
          <fields>
            <field>
              <name>TIMER_SYNC_SYNCT0</name>
              <description>[1:0] Synchronize GPTM Timer 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM0 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TA</name>
                  <value>0x00000001</value>
                  <description>A timeout event for Timer A of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TB</name>
                  <value>0x00000002</value>
                  <description>A timeout event for Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT0_TATB</name>
                  <value>0x00000003</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT1</name>
              <description>[3:2] Synchronize GPTM Timer 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM1 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TA</name>
                  <value>0x00000004</value>
                  <description>A timeout event for Timer A of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TB</name>
                  <value>0x00000008</value>
                  <description>A timeout event for Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT1_TATB</name>
                  <value>0x0000000C</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT2</name>
              <description>[5:4] Synchronize GPTM Timer 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM2 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TA</name>
                  <value>0x00000010</value>
                  <description>A timeout event for Timer A of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TB</name>
                  <value>0x00000020</value>
                  <description>A timeout event for Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT2_TATB</name>
                  <value>0x00000030</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT3</name>
              <description>[7:6] Synchronize GPTM Timer 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM3 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TA</name>
                  <value>0x00000040</value>
                  <description>A timeout event for Timer A of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TB</name>
                  <value>0x00000080</value>
                  <description>A timeout event for Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT3_TATB</name>
                  <value>0x000000C0</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT4</name>
              <description>[9:8] Synchronize GPTM Timer 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM4 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TA</name>
                  <value>0x00000100</value>
                  <description>A timeout event for Timer A of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TB</name>
                  <value>0x00000200</value>
                  <description>A timeout event for Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT4_TATB</name>
                  <value>0x00000300</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT5</name>
              <description>[11:10] Synchronize GPTM Timer 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM5 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TA</name>
                  <value>0x00000400</value>
                  <description>A timeout event for Timer A of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TB</name>
                  <value>0x00000800</value>
                  <description>A timeout event for Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT5_TATB</name>
                  <value>0x00000C00</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT6</name>
              <description>[13:12] Synchronize GPTM Timer 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_NONE</name>
                  <value>0x00000000</value>
                  <description>GPTM6 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TA</name>
                  <value>0x00001000</value>
                  <description>A timeout event for Timer A of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TB</name>
                  <value>0x00002000</value>
                  <description>A timeout event for Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT6_TATB</name>
                  <value>0x00003000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_SYNC_SYNCT7</name>
              <description>[15:14] Synchronize GPTM Timer 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_NONE</name>
                  <value>0x00000000</value>
                  <description>GPT7 is not affected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TA</name>
                  <value>0x00004000</value>
                  <description>A timeout event for Timer A of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TB</name>
                  <value>0x00008000</value>
                  <description>A timeout event for Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_SYNC_SYNCT7_TATB</name>
                  <value>0x0000C000</value>
                  <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_IMR</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Mask</description>
          <fields>
            <field>
              <name>TIMER_IMR_TATOIM</name>
              <description>[0:0] GPTM Timer A Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAMIM</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CAEIM</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_RTCIM</name>
              <description>[3:3] GPTM RTC Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TAMIM</name>
              <description>[4:4] GPTM Timer A Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMAAIM</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBTOIM</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBMIM</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_CBEIM</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_TBMIM</name>
              <description>[11:11] GPTM Timer B Match Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_IMR_DMABIM</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>GPTM Raw Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_RIS_TATORIS</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAMRIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CAERIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_RTCRIS</name>
              <description>[3:3] GPTM RTC Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TAMRIS</name>
              <description>[4:4] GPTM Timer A Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMAARIS</name>
              <description>[5:5] GPTM Timer A DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBTORIS</name>
              <description>[8:8] GPTM Timer B Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBMRIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_CBERIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_TBMRIS</name>
              <description>[11:11] GPTM Timer B Match Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_RIS_DMABRIS</name>
              <description>[13:13] GPTM Timer B DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_MIS</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>GPTM Masked Interrupt Status</description>
          <fields>
            <field>
              <name>TIMER_MIS_TATOMIS</name>
              <description>[0:0] GPTM Timer A Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAMMIS</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CAEMIS</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_RTCMIS</name>
              <description>[3:3] GPTM RTC Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TAMMIS</name>
              <description>[4:4] GPTM Timer A Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMAAMIS</name>
              <description>[5:5] GPTM Timer A DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBTOMIS</name>
              <description>[8:8] GPTM Timer B Time-Out Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBMMIS</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_CBEMIS</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_TBMMIS</name>
              <description>[11:11] GPTM Timer B Match Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_MIS_DMABMIS</name>
              <description>[13:13] GPTM Timer B DMA Done Masked Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ICR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>GPTM Interrupt Clear</description>
          <fields>
            <field>
              <name>TIMER_ICR_TATOCINT</name>
              <description>[0:0] GPTM Timer A Time-Out Raw Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAMCINT</name>
              <description>[1:1] GPTM Timer A Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CAECINT</name>
              <description>[2:2] GPTM Timer A Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_RTCCINT</name>
              <description>[3:3] GPTM RTC Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TAMCINT</name>
              <description>[4:4] GPTM Timer A Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMAAINT</name>
              <description>[5:5] GPTM Timer A DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBTOCINT</name>
              <description>[8:8] GPTM Timer B Time-Out Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBMCINT</name>
              <description>[9:9] GPTM Timer B Capture Mode Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_CBECINT</name>
              <description>[10:10] GPTM Timer B Capture Mode Event Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_TBMCINT</name>
              <description>[11:11] GPTM Timer B Match Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>TIMER_ICR_DMABINT</name>
              <description>[13:13] GPTM Timer B DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAILR</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TAILR</name>
              <description>[31:0] GPTM Timer A Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBILR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Interval Load</description>
          <fields>
            <field>
              <name>TIMER_TBILR</name>
              <description>[31:0] GPTM Timer B Interval Load Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAMATCHR</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Match</description>
          <fields>
            <field>
              <name>TIMER_TAMATCHR_TAMR</name>
              <description>[31:0] GPTM Timer A Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBMATCHR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Match</description>
          <fields>
            <field>
              <name>TIMER_TBMATCHR_TBMR</name>
              <description>[31:0] GPTM Timer B Match Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPR</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale</description>
          <fields>
            <field>
              <name>TIMER_TAPR_TAPSR</name>
              <description>[7:0] GPTM Timer A Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale</description>
          <fields>
            <field>
              <name>TIMER_TBPR_TBPSR</name>
              <description>[7:0] GPTM Timer B Prescale</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPMR</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>GPTM TimerA Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TAPMR_TAPSMR</name>
              <description>[7:0] GPTM TimerA Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPMR</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>GPTM TimerB Prescale Match</description>
          <fields>
            <field>
              <name>TIMER_TBPMR_TBPSMR</name>
              <description>[7:0] GPTM TimerB Prescale Match</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAR</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>GPTM Timer A</description>
          <fields>
            <field>
              <name>TIMER_TAR</name>
              <description>[31:0] GPTM Timer A Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>GPTM Timer B</description>
          <fields>
            <field>
              <name>TIMER_TBR</name>
              <description>[31:0] GPTM Timer B Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAV</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Value</description>
          <fields>
            <field>
              <name>TIMER_TAV</name>
              <description>[31:0] GPTM Timer A Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBV</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Value</description>
          <fields>
            <field>
              <name>TIMER_TBV</name>
              <description>[31:0] GPTM Timer B Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_RTCPD</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>GPTM RTC Predivide</description>
          <fields>
            <field>
              <name>TIMER_RTCPD_RTCPD</name>
              <description>[15:0] RTC Predivide Counter Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TAPS</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>GPTM Timer A Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TAPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Snapshot</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_TBPS</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>GPTM Timer B Prescale Snapshot</description>
          <fields>
            <field>
              <name>TIMER_TBPS_PSS</name>
              <description>[15:0] GPTM Timer A Prescaler Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_DMAEV</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>GPTM DMA Event</description>
          <fields>
            <field>
              <name>TIMER_DMAEV_TATODMAEN</name>
              <description>[0:0] GPTM A Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAMDMAEN</name>
              <description>[1:1] GPTM A Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CAEDMAEN</name>
              <description>[2:2] GPTM A Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_RTCDMAEN</name>
              <description>[3:3] GPTM A RTC Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TAMDMAEN</name>
              <description>[4:4] GPTM A Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBTODMAEN</name>
              <description>[8:8] GPTM B Time-Out Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBMDMAEN</name>
              <description>[9:9] GPTM B Capture Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_CBEDMAEN</name>
              <description>[10:10] GPTM B Capture Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_DMAEV_TBMDMAEN</name>
              <description>[11:11] GPTM B Mode Match Event DMA Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_ADCEV</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>GPTM ADC Event</description>
          <fields>
            <field>
              <name>TIMER_ADCEV_TATOADCEN</name>
              <description>[0:0] GPTM A Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAMADCEN</name>
              <description>[1:1] GPTM A Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CAEADCEN</name>
              <description>[2:2] GPTM A Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_RTCADCEN</name>
              <description>[3:3] GPTM RTC Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TAMADCEN</name>
              <description>[4:4] GPTM A Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBTOADCEN</name>
              <description>[8:8] GPTM B Time-Out Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBMADCEN</name>
              <description>[9:9] GPTM B Capture Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_CBEADCEN</name>
              <description>[10:10] GPTM B Capture Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>TIMER_ADCEV_TBMADCEN</name>
              <description>[11:11] GPTM B Mode Match Event ADC Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>GPTM Peripheral Properties</description>
          <fields>
            <field>
              <name>TIMER_PP_SIZE</name>
              <description>[3:0] Count Size</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_16</name>
                  <value>0x00000000</value>
                  <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER_PP_SIZE_32</name>
                  <value>0x00000001</value>
                  <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_PP_CHAIN</name>
              <description>[4:4] Chain with Other Timers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_SYNCCNT</name>
              <description>[5:5] Synchronize Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>TIMER_PP_ALTCLK</name>
              <description>[6:6] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>TIMER_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>GPTM Clock Configuration</description>
          <fields>
            <field>
              <name>TIMER_CC_ALTCLK</name>
              <description>[0:0] Alternate Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EMAC0</name>
      <baseAddress>0x400EC000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>EMAC register offsets</description>
      <registers>
        <register>
          <name>EMAC_CFG</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Configuration</description>
          <fields>
            <field>
              <name>EMAC_CFG_PRELEN</name>
              <description>[1:0] Preamble Length for Transmit Frames</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_CFG_PRELEN_7</name>
                  <value>0x00000000</value>
                  <description>7 bytes of preamble</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_PRELEN_5</name>
                  <value>0x00000001</value>
                  <description>5 bytes of preamble</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_PRELEN_3</name>
                  <value>0x00000002</value>
                  <description>3 bytes of preamble</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_CFG_RE</name>
              <description>[2:2] Receiver Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_TE</name>
              <description>[3:3] Transmitter Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_DC</name>
              <description>[4:4] Deferral Check</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_BL</name>
              <description>[6:5] Back-Off Limit</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_CFG_BL_1024</name>
                  <value>0x00000000</value>
                  <description>k = min (n,10)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_BL_256</name>
                  <value>0x00000020</value>
                  <description>k = min (n,8)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_BL_8</name>
                  <value>0x00000040</value>
                  <description>k = min (n,4)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_BL_2</name>
                  <value>0x00000060</value>
                  <description>k = min (n,1)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_CFG_ACS</name>
              <description>[7:7] Automatic Pad or CRC Stripping</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_DR</name>
              <description>[9:9] Disable Retry</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_IPC</name>
              <description>[10:10] Checksum Offload</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_DUPM</name>
              <description>[11:11] Duplex Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_LOOPBM</name>
              <description>[12:12] Loopback Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_DRO</name>
              <description>[13:13] Disable Receive Own</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_FES</name>
              <description>[14:14] Speed</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_PS</name>
              <description>[15:15] Port Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_DISCRS</name>
              <description>[16:16] Disable Carrier Sense During Transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_IFG</name>
              <description>[19:17] Inter-Frame Gap (IFG)</description>
              <bitWidth>3</bitWidth>
              <bitOffset>17</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_96</name>
                  <value>0x00000000</value>
                  <description>96 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_88</name>
                  <value>0x00020000</value>
                  <description>88 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_80</name>
                  <value>0x00040000</value>
                  <description>80 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_72</name>
                  <value>0x00060000</value>
                  <description>72 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_64</name>
                  <value>0x00080000</value>
                  <description>64 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_56</name>
                  <value>0x000A0000</value>
                  <description>56 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_48</name>
                  <value>0x000C0000</value>
                  <description>48 bit times</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_CFG_IFG_40</name>
                  <value>0x000E0000</value>
                  <description>40 bit times</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_CFG_JFEN</name>
              <description>[20:20] Jumbo Frame Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_JD</name>
              <description>[22:22] Jabber Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_WDDIS</name>
              <description>[23:23] Watchdog Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_CST</name>
              <description>[25:25] CRC Stripping for Type Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>EMAC_CFG_TWOKPEN</name>
              <description>[27:27] IEEE 802</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_FRAMEFLTR</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Frame Filter</description>
          <fields>
            <field>
              <name>EMAC_FRAMEFLTR_PR</name>
              <description>[0:0] Promiscuous Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_HUC</name>
              <description>[1:1] Hash Unicast</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_HMC</name>
              <description>[2:2] Hash Multicast</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_DAIF</name>
              <description>[3:3] Destination Address (DA) Inverse Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_PM</name>
              <description>[4:4] Pass All Multicast</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_DBF</name>
              <description>[5:5] Disable Broadcast Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_PCF</name>
              <description>[7:6] Pass Control Frames</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_FRAMEFLTR_PCF_ALL</name>
                  <value>0x00000000</value>
                  <description>The MAC filters all control frames from reaching application</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_FRAMEFLTR_PCF_PAUSE</name>
                  <value>0x00000040</value>
                  <description>MAC forwards all control frames except PAUSE control frames to application even if they fail the address filter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_FRAMEFLTR_PCF_NONE</name>
                  <value>0x00000080</value>
                  <description>MAC forwards all control frames to application even if they fail the address Filter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_FRAMEFLTR_PCF_ADDR</name>
                  <value>0x000000C0</value>
                  <description>MAC forwards control frames that pass the address Filter</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_SAIF</name>
              <description>[8:8] Source Address (SA) Inverse Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_SAF</name>
              <description>[9:9] Source Address Filter Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_HPF</name>
              <description>[10:10] Hash or Perfect Filter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_VTFE</name>
              <description>[16:16] VLAN Tag Filter Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_FRAMEFLTR_RA</name>
              <description>[31:31] Receive All</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HASHTBLH</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Hash Table High</description>
          <fields>
            <field>
              <name>EMAC_HASHTBLH_HTH</name>
              <description>[31:0] Hash Table High</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HASHTBLL</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Hash Table Low</description>
          <fields>
            <field>
              <name>EMAC_HASHTBLL_HTL</name>
              <description>[31:0] Hash Table Low</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MIIADDR</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MII Address</description>
          <fields>
            <field>
              <name>EMAC_MIIADDR_MIIB</name>
              <description>[0:0] MII Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_MIIADDR_MIIW</name>
              <description>[1:1] MII Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_MIIADDR_CR</name>
              <description>[5:2] Clock Reference Frequency Selection</description>
              <bitWidth>4</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_MIIADDR_CR_60_100</name>
                  <value>0x00000000</value>
                  <description>The frequency of the System Clock is 60 to 100 MHz providing a MDIO clock of SYSCLK/42</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_MIIADDR_CR_100_150</name>
                  <value>0x00000004</value>
                  <description>The frequency of the System Clock is 100 to 150 MHz providing a MDIO clock of SYSCLK/62</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_MIIADDR_CR_20_35</name>
                  <value>0x00000008</value>
                  <description>The frequency of the System Clock is 20-35 MHz providing a MDIO clock of System Clock/16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_MIIADDR_CR_35_60</name>
                  <value>0x0000000C</value>
                  <description>The frequency of the System Clock is 35 to 60 MHz providing a MDIO clock of System Clock/26</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_MIIADDR_MII</name>
              <description>[10:6] MII Register</description>
              <bitWidth>5</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_MIIADDR_PLA</name>
              <description>[15:11] Physical Layer Address</description>
              <bitWidth>5</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MIIDATA</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MII Data Register</description>
          <fields>
            <field>
              <name>EMAC_MIIDATA_DATA</name>
              <description>[15:0] MII Data</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_FLOWCTL</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Flow Control</description>
          <fields>
            <field>
              <name>EMAC_FLOWCTL_FCBBPA</name>
              <description>[0:0] Flow Control Busy or Back-pressure Activate</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_FLOWCTL_TFE</name>
              <description>[1:1] Transmit Flow Control Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_FLOWCTL_RFE</name>
              <description>[2:2] Receive Flow Control Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_FLOWCTL_UP</name>
              <description>[3:3] Unicast Pause Frame Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_FLOWCTL_DZQP</name>
              <description>[7:7] Disable Zero-Quanta Pause</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_FLOWCTL_PT</name>
              <description>[31:16] Pause Time</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_VLANTG</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC VLAN Tag</description>
          <fields>
            <field>
              <name>EMAC_VLANTG_VL</name>
              <description>[15:0] VLAN Tag Identifier for Receive Frames</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_VLANTG_ETV</name>
              <description>[16:16] Enable 12-Bit VLAN Tag Comparison</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_VLANTG_VTIM</name>
              <description>[17:17] VLAN Tag Inverse Match Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EMAC_VLANTG_ESVL</name>
              <description>[18:18] Enable S-VLAN</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>EMAC_VLANTG_VTHM</name>
              <description>[19:19] VLAN Tag Hash Table Match Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_STATUS</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Status</description>
          <fields>
            <field>
              <name>EMAC_STATUS_RPE</name>
              <description>[0:0] MAC MII Receive Protocol Engine Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_RFCFC</name>
              <description>[2:1] MAC Receive Frame Controller FIFO Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_RWC</name>
              <description>[4:4] TX/RX Controller RX FIFO Write Controller Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_RRC</name>
              <description>[6:5] TX/RX Controller Read Controller State</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_STATUS_RRC_IDLE</name>
                  <value>0x00000000</value>
                  <description>IDLE state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_RRC_STATUS</name>
                  <value>0x00000020</value>
                  <description>Reading frame data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_RRC_DATA</name>
                  <value>0x00000040</value>
                  <description>Reading frame status (or timestamp)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_RRC_FLUSH</name>
                  <value>0x00000060</value>
                  <description>Flushing the frame data and status</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_STATUS_RXF</name>
              <description>[9:8] TX/RX Controller RX FIFO Fill-level Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_STATUS_RXF_EMPTY</name>
                  <value>0x00000000</value>
                  <description>RX FIFO Empty</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_RXF_BELOW</name>
                  <value>0x00000100</value>
                  <description>RX FIFO fill level is below the flow-control deactivate threshold</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_RXF_ABOVE</name>
                  <value>0x00000200</value>
                  <description>RX FIFO fill level is above the flow-control activate threshold</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_RXF_FULL</name>
                  <value>0x00000300</value>
                  <description>RX FIFO Full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_STATUS_TPE</name>
              <description>[16:16] MAC MII Transmit Protocol Engine Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_TFC</name>
              <description>[18:17] MAC Transmit Frame Controller Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>17</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_STATUS_TFC_IDLE</name>
                  <value>0x00000000</value>
                  <description>IDLE state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_TFC_STATUS</name>
                  <value>0x00020000</value>
                  <description>Waiting for status of previous frame or IFG or backoff period to be over</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_TFC_PAUSE</name>
                  <value>0x00040000</value>
                  <description>Generating and transmitting a PAUSE control frame (in the full-duplex mode)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_TFC_INPUT</name>
                  <value>0x00060000</value>
                  <description>Transferring input frame for transmission</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_STATUS_TXPAUSED</name>
              <description>[19:19] MAC Transmitter PAUSE</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_TRC</name>
              <description>[21:20] TX/RX Controller's TX FIFO Read Controller Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_STATUS_TRC_IDLE</name>
                  <value>0x00000000</value>
                  <description>IDLE state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_TRC_READ</name>
                  <value>0x00100000</value>
                  <description>READ state (transferring data to MAC transmitter)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_TRC_WAIT</name>
                  <value>0x00200000</value>
                  <description>Waiting for TX Status from MAC transmitter</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_STATUS_TRC_WRFLUSH</name>
                  <value>0x00300000</value>
                  <description>Writing the received TX Status or flushing the TX FIFO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_STATUS_TWC</name>
              <description>[22:22] TX/RX Controller TX FIFO Write Controller Active Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_TXFE</name>
              <description>[24:24] TX/RX Controller TX FIFO Not Empty Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_STATUS_TXFF</name>
              <description>[25:25] TX/RX Controller TX FIFO Full Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RWUFF</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Remote Wake-Up Frame Filter</description>
          <fields>
            <field>
              <name>EMAC_RWUFF_WAKEUPFIL</name>
              <description>[31:0] Remote Wake-Up Frame Filter</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_PMTCTLSTAT</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC PMT Control and Status Register</description>
          <fields>
            <field>
              <name>EMAC_PMTCTLSTAT_PWRDWN</name>
              <description>[0:0] Power Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_MGKPKTEN</name>
              <description>[1:1] Magic Packet Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_WUPFREN</name>
              <description>[2:2] Wake-Up Frame Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_MGKPRX</name>
              <description>[5:5] Magic Packet Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_WUPRX</name>
              <description>[6:6] Wake-Up Frame Received</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_GLBLUCAST</name>
              <description>[9:9] Global Unicast</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_RWKPTR</name>
              <description>[26:24] Remote Wake-Up FIFO Pointer</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_PMTCTLSTAT_WUPFRRST</name>
              <description>[31:31] Wake-Up Frame Filter Register Pointer Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RIS</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Raw Interrupt Status</description>
          <fields>
            <field>
              <name>EMAC_RIS_PMT</name>
              <description>[3:3] PMT Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_RIS_MMC</name>
              <description>[4:4] MMC Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_RIS_MMCRX</name>
              <description>[5:5] MMC Receive Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_RIS_MMCTX</name>
              <description>[6:6] MMC Transmit Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_RIS_TS</name>
              <description>[9:9] Timestamp Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_IM</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Interrupt Mask</description>
          <fields>
            <field>
              <name>EMAC_IM_PMT</name>
              <description>[3:3] PMT Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_IM_TSI</name>
              <description>[9:9] Timestamp Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR0H</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 0 High</description>
          <fields>
            <field>
              <name>EMAC_ADDR0H_ADDRHI</name>
              <description>[15:0] MAC Address0 [47:32]</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR0H_AE</name>
              <description>[31:31] Address Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR0L</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 0 Low Register</description>
          <fields>
            <field>
              <name>EMAC_ADDR0L_ADDRLO</name>
              <description>[31:0] MAC Address0 [31:0]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR1H</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 1 High</description>
          <fields>
            <field>
              <name>EMAC_ADDR1H_ADDRHI</name>
              <description>[15:0] MAC Address1 [47:32]</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR1H_MBC</name>
              <description>[29:24] Mask Byte Control</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR1H_SA</name>
              <description>[30:30] Source Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR1H_AE</name>
              <description>[31:31] Address Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR1L</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 1 Low</description>
          <fields>
            <field>
              <name>EMAC_ADDR1L_ADDRLO</name>
              <description>[31:0] MAC Address1 [31:0]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR2H</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 2 High</description>
          <fields>
            <field>
              <name>EMAC_ADDR2H_ADDRHI</name>
              <description>[15:0] MAC Address2 [47:32]</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR2H_MBC</name>
              <description>[29:24] Mask Byte Control</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR2H_SA</name>
              <description>[30:30] Source Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR2H_AE</name>
              <description>[31:31] Address Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR2L</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 2 Low</description>
          <fields>
            <field>
              <name>EMAC_ADDR2L_ADDRLO</name>
              <description>[31:0] MAC Address2 [31:0]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR3H</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 3 High</description>
          <fields>
            <field>
              <name>EMAC_ADDR3H_ADDRHI</name>
              <description>[15:0] MAC Address3 [47:32]</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR3H_MBC</name>
              <description>[29:24] Mask Byte Control</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR3H_SA</name>
              <description>[30:30] Source Address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>EMAC_ADDR3H_AE</name>
              <description>[31:31] Address Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_ADDR3L</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Address 3 Low</description>
          <fields>
            <field>
              <name>EMAC_ADDR3L_ADDRLO</name>
              <description>[31:0] MAC Address3 [31:0]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_WDOGTO</name>
          <addressOffset>0x000000DC</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Watchdog Timeout</description>
          <fields>
            <field>
              <name>EMAC_WDOGTO_WTO</name>
              <description>[13:0] Watchdog Timeout</description>
              <bitWidth>14</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_WDOGTO_PWE</name>
              <description>[16:16] Programmable Watchdog Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MMCCTRL</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MMC Control</description>
          <fields>
            <field>
              <name>EMAC_MMCCTRL_CNTRST</name>
              <description>[0:0] Counters Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCCTRL_CNTSTPRO</name>
              <description>[1:1] Counters Stop Rollover</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCCTRL_RSTONRD</name>
              <description>[2:2] Reset on Read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCCTRL_CNTFREEZ</name>
              <description>[3:3] MMC Counter Freeze</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCCTRL_CNTPRST</name>
              <description>[4:4] Counters Preset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCCTRL_CNTPRSTLVL</name>
              <description>[5:5] Full/Half Preset Level Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCCTRL_UCDBC</name>
              <description>[8:8] Update MMC Counters for Dropped Broadcast Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MMCRXRIS</name>
          <addressOffset>0x00000104</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MMC Receive Raw Interrupt Status</description>
          <fields>
            <field>
              <name>EMAC_MMCRXRIS_GBF</name>
              <description>[0:0] MMC Receive Good Bad Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCRXRIS_CRCERR</name>
              <description>[5:5] MMC Receive CRC Error Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCRXRIS_ALGNERR</name>
              <description>[6:6] MMC Receive Alignment Error Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCRXRIS_UCGF</name>
              <description>[17:17] MMC Receive Unicast Good Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MMCTXRIS</name>
          <addressOffset>0x00000108</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MMC Transmit Raw Interrupt Status</description>
          <fields>
            <field>
              <name>EMAC_MMCTXRIS_GBF</name>
              <description>[1:1] MMC Transmit Good Bad Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCTXRIS_SCOLLGF</name>
              <description>[14:14] MMC Transmit Single Collision Good Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCTXRIS_MCOLLGF</name>
              <description>[15:15] MMC Transmit Multiple Collision Good Frame Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCTXRIS_OCTCNT</name>
              <description>[20:20] Octet Counter Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MMCRXIM</name>
          <addressOffset>0x0000010C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MMC Receive Interrupt Mask</description>
          <fields>
            <field>
              <name>EMAC_MMCRXIM_GBF</name>
              <description>[0:0] MMC Receive Good Bad Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCRXIM_CRCERR</name>
              <description>[5:5] MMC Receive CRC Error Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCRXIM_ALGNERR</name>
              <description>[6:6] MMC Receive Alignment Error Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCRXIM_UCGF</name>
              <description>[17:17] MMC Receive Unicast Good Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MMCTXIM</name>
          <addressOffset>0x00000110</addressOffset>
          <size>32</size>
          <description>Ethernet MAC MMC Transmit Interrupt Mask</description>
          <fields>
            <field>
              <name>EMAC_MMCTXIM_GBF</name>
              <description>[1:1] MMC Transmit Good Bad Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCTXIM_SCOLLGF</name>
              <description>[14:14] MMC Transmit Single Collision Good Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCTXIM_MCOLLGF</name>
              <description>[15:15] MMC Transmit Multiple Collision Good Frame Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_MMCTXIM_OCTCNT</name>
              <description>[20:20] MMC Transmit Good Octet Counter Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TXCNTGB</name>
          <addressOffset>0x00000118</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Transmit Frame Count for Good and Bad Frames</description>
          <fields>
            <field>
              <name>EMAC_TXCNTGB_TXFRMGB</name>
              <description>[31:0] This field indicates the number of good and bad frames transmitted, exclusive of retried frames</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TXCNTSCOL</name>
          <addressOffset>0x0000014C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision</description>
          <fields>
            <field>
              <name>EMAC_TXCNTSCOL_TXSNGLCOLG</name>
              <description>[31:0] This field indicates the number of successfully transmitted frames after a single collision in the half-duplex mode</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TXCNTMCOL</name>
          <addressOffset>0x00000150</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions</description>
          <fields>
            <field>
              <name>EMAC_TXCNTMCOL_TXMULTCOLG</name>
              <description>[31:0] This field indicates the number of successfully transmitted frames after multiple collisions in the half-duplex mode</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TXOCTCNTG</name>
          <addressOffset>0x00000164</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Transmit Octet Count Good</description>
          <fields>
            <field>
              <name>EMAC_TXOCTCNTG_TXOCTG</name>
              <description>[31:0] This field indicates the number of bytes transmitted, exclusive of preamble, in good frames</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXCNTGB</name>
          <addressOffset>0x00000180</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Frame Count for Good and Bad Frames</description>
          <fields>
            <field>
              <name>EMAC_RXCNTGB_RXFRMGB</name>
              <description>[31:0] This field indicates the number of received good and bad frames</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXCNTCRCERR</name>
          <addressOffset>0x00000194</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Frame Count for CRC Error Frames</description>
          <fields>
            <field>
              <name>EMAC_RXCNTCRCERR_RXCRCERR</name>
              <description>[31:0] This field indicates the number of frames received with CRC error</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXCNTALGNERR</name>
          <addressOffset>0x00000198</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Frame Count for Alignment Error Frames</description>
          <fields>
            <field>
              <name>EMAC_RXCNTALGNERR_RXALGNERR</name>
              <description>[31:0] This field indicates the number of frames received with alignment (dribble) error</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXCNTGUNI</name>
          <addressOffset>0x000001C4</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Frame Count for Good Unicast Frames</description>
          <fields>
            <field>
              <name>EMAC_RXCNTGUNI_RXUCASTG</name>
              <description>[31:0] This field indicates the number of received good unicast frames</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_VLNINCREP</name>
          <addressOffset>0x00000584</addressOffset>
          <size>32</size>
          <description>Ethernet MAC VLAN Tag Inclusion or Replacement</description>
          <fields>
            <field>
              <name>EMAC_VLNINCREP_VLT</name>
              <description>[15:0] VLAN Tag for Transmit Frames</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_VLNINCREP_VLC</name>
              <description>[17:16] VLAN Tag Control in Transmit Frames</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_VLNINCREP_VLC_NONE</name>
                  <value>0x00000000</value>
                  <description>No VLAN tag deletion, insertion, or replacement</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_VLNINCREP_VLC_TAGDEL</name>
                  <value>0x00010000</value>
                  <description>VLAN tag deletion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_VLNINCREP_VLC_TAGINS</name>
                  <value>0x00020000</value>
                  <description>VLAN tag insertion</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_VLNINCREP_VLC_TAGREP</name>
                  <value>0x00030000</value>
                  <description>VLAN tag replacement</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_VLNINCREP_VLP</name>
              <description>[18:18] VLAN Priority Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>EMAC_VLNINCREP_CSVL</name>
              <description>[19:19] C-VLAN or S-VLAN</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_VLANHASH</name>
          <addressOffset>0x00000588</addressOffset>
          <size>32</size>
          <description>Ethernet MAC VLAN Hash Table</description>
          <fields>
            <field>
              <name>EMAC_VLANHASH_VLHT</name>
              <description>[15:0] VLAN Hash Table</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMSTCTRL</name>
          <addressOffset>0x00000700</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Timestamp Control</description>
          <fields>
            <field>
              <name>EMAC_TIMSTCTRL_TSEN</name>
              <description>[0:0] Timestamp Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_TSFCUPDT</name>
              <description>[1:1] Timestamp Fine or Coarse Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_TSINIT</name>
              <description>[2:2] Timestamp Initialize</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_TSUPDT</name>
              <description>[3:3] Timestamp Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_INTTRIG</name>
              <description>[4:4] Timestamp Interrupt Trigger Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_ADDREGUP</name>
              <description>[5:5] Addend Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_ALLF</name>
              <description>[8:8] Enable Timestamp For All Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_DGTLBIN</name>
              <description>[9:9] Timestamp Digital or Binary Rollover Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_PTPVER2</name>
              <description>[10:10] Enable PTP Packet Processing For Version 2 Format</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_PTPETH</name>
              <description>[11:11] Enable Processing of PTP Over Ethernet Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_PTPIPV6</name>
              <description>[12:12] Enable Processing of PTP Frames Sent Over IPv6-UDP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_PTPIPV4</name>
              <description>[13:13] Enable Processing of PTP Frames Sent over IPv4-UDP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_TSEVNT</name>
              <description>[14:14] Enable Timestamp Snapshot for Event Messages</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_TSMAST</name>
              <description>[15:15] Enable Snapshot for Messages Relevant to Master</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_SELPTP</name>
              <description>[17:16] Select PTP packets for Taking Snapshots</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTCTRL_PTPFLTR</name>
              <description>[18:18] Enable MAC address for PTP Frame Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_SUBSECINC</name>
          <addressOffset>0x00000704</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Sub-Second Increment</description>
          <fields>
            <field>
              <name>EMAC_SUBSECINC_SSINC</name>
              <description>[7:0] Sub-second Increment Value</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMSEC</name>
          <addressOffset>0x00000708</addressOffset>
          <size>32</size>
          <description>Ethernet MAC System Time - Seconds</description>
          <fields>
            <field>
              <name>EMAC_TIMSEC_TSS</name>
              <description>[31:0] Timestamp Second</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMNANO</name>
          <addressOffset>0x0000070C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC System Time - Nanoseconds</description>
          <fields>
            <field>
              <name>EMAC_TIMNANO_TSSS</name>
              <description>[30:0] Timestamp Sub-Seconds</description>
              <bitWidth>31</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMSECU</name>
          <addressOffset>0x00000710</addressOffset>
          <size>32</size>
          <description>Ethernet MAC System Time - Seconds Update</description>
          <fields>
            <field>
              <name>EMAC_TIMSECU_TSS</name>
              <description>[31:0] Timestamp Second</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMNANOU</name>
          <addressOffset>0x00000714</addressOffset>
          <size>32</size>
          <description>Ethernet MAC System Time - Nanoseconds Update</description>
          <fields>
            <field>
              <name>EMAC_TIMNANOU_TSSS</name>
              <description>[30:0] Timestamp Sub-Second</description>
              <bitWidth>31</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMNANOU_ADDSUB</name>
              <description>[31:31] Add or subtract time</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMADD</name>
          <addressOffset>0x00000718</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Timestamp Addend</description>
          <fields>
            <field>
              <name>EMAC_TIMADD_TSAR</name>
              <description>[31:0] Timestamp Addend Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TARGSEC</name>
          <addressOffset>0x0000071C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Target Time Seconds</description>
          <fields>
            <field>
              <name>EMAC_TARGSEC_TSTR</name>
              <description>[31:0] Target Time Seconds Register</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TARGNANO</name>
          <addressOffset>0x00000720</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Target Time Nanoseconds</description>
          <fields>
            <field>
              <name>EMAC_TARGNANO_TTSLO</name>
              <description>[30:0] Target Timestamp Low Register</description>
              <bitWidth>31</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_TARGNANO_TRGTBUSY</name>
              <description>[31:31] Target Time Register Busy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HWORDSEC</name>
          <addressOffset>0x00000724</addressOffset>
          <size>32</size>
          <description>Ethernet MAC System Time-Higher Word Seconds</description>
          <fields>
            <field>
              <name>EMAC_HWORDSEC_TSHWR</name>
              <description>[15:0] Target Timestamp Higher Word Register</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TIMSTAT</name>
          <addressOffset>0x00000728</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Timestamp Status</description>
          <fields>
            <field>
              <name>EMAC_TIMSTAT_TSSOVF</name>
              <description>[0:0] Timestamp Seconds Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_TIMSTAT_TSTARGT</name>
              <description>[1:1] Timestamp Target Time Reached</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_PPSCTRL</name>
          <addressOffset>0x0000072C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC PPS Control</description>
          <fields>
            <field>
              <name>EMAC_PPSCTRL_PPSCTRL</name>
              <description>[3:0] EN0PPS Output Frequency Control (PPSCTRL) or Command Control (PPSCMD)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_PPSCTRL_PPSEN0</name>
              <description>[4:4] Flexible PPS Output Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_PPSCTRL_TRGMODS0</name>
              <description>[6:5] Target Time Register Mode for PPS0 Output</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_PPSCTRL_TRGMODS0_INTONLY</name>
                  <value>0x00000000</value>
                  <description>Indicates that the Target Time registers are programmed only for generating the interrupt event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PPSCTRL_TRGMODS0_INTPPS0</name>
                  <value>0x00000040</value>
                  <description>Indicates that the Target Time registers are programmed for generating the interrupt event and starting or stopping the generation of the EN0PPS output signal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PPSCTRL_TRGMODS0_PPS0ONLY</name>
                  <value>0x00000060</value>
                  <description>Indicates that the Target Time registers are programmed only for starting or stopping the generation of the EN0PPS output signal. No interrupt is asserted</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_PPS0INTVL</name>
          <addressOffset>0x00000760</addressOffset>
          <size>32</size>
          <description>Ethernet MAC PPS0 Interval</description>
          <fields>
            <field>
              <name>EMAC_PPS0INTVL_PPS0INT</name>
              <description>[31:0] PPS0 Output Signal Interval</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_PPS0WIDTH</name>
          <addressOffset>0x00000764</addressOffset>
          <size>32</size>
          <description>Ethernet MAC PPS0 Width</description>
          <fields>
            <field>
              <name>EMAC_PPS0WIDTH</name>
              <description>[31:0] EN0PPS Output Signal Width</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_DMABUSMOD</name>
          <addressOffset>0x00000C00</addressOffset>
          <size>32</size>
          <description>Ethernet MAC DMA Bus Mode</description>
          <fields>
            <field>
              <name>EMAC_DMABUSMOD_SWR</name>
              <description>[0:0] DMA Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_DA</name>
              <description>[1:1] DMA Arbitration Scheme</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_DSL</name>
              <description>[6:2] Descriptor Skip Length</description>
              <bitWidth>5</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_ATDS</name>
              <description>[7:7] Alternate Descriptor Size</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_PBL</name>
              <description>[13:8] Programmable Burst Length</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_PR</name>
              <description>[15:14] Priority Ratio</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_FB</name>
              <description>[16:16] Fixed Burst</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_RPBL</name>
              <description>[22:17] RX DMA Programmable Burst Length (PBL)</description>
              <bitWidth>6</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_USP</name>
              <description>[23:23] Use Separate Programmable Burst Length (PBL)</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_8XPBL</name>
              <description>[24:24] 8 x Programmable Burst Length (PBL) Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_AAL</name>
              <description>[25:25] Address Aligned Beats</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_MB</name>
              <description>[26:26] Mixed Burst</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_TXPR</name>
              <description>[27:27] Transmit Priority</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>EMAC_DMABUSMOD_RIB</name>
              <description>[31:31] Rebuild Burst</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TXPOLLD</name>
          <addressOffset>0x00000C04</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Transmit Poll Demand</description>
          <fields>
            <field>
              <name>EMAC_TXPOLLD_TPD</name>
              <description>[31:0] Transmit Poll Demand</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXPOLLD</name>
          <addressOffset>0x00000C08</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Poll Demand</description>
          <fields>
            <field>
              <name>EMAC_RXPOLLD_RPD</name>
              <description>[31:0] Receive Poll Demand</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXDLADDR</name>
          <addressOffset>0x00000C0C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Descriptor List Address</description>
          <fields>
            <field>
              <name>EMAC_RXDLADDR_STRXLIST</name>
              <description>[31:2] Start of Receive List</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_TXDLADDR</name>
          <addressOffset>0x00000C10</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Transmit Descriptor List Address</description>
          <fields>
            <field>
              <name>EMAC_TXDLADDR_TXDLADDR</name>
              <description>[31:2] Start of Transmit List Base Address</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_DMARIS</name>
          <addressOffset>0x00000C14</addressOffset>
          <size>32</size>
          <description>Ethernet MAC DMA Interrupt Status</description>
          <fields>
            <field>
              <name>EMAC_DMARIS_TI</name>
              <description>[0:0] Transmit Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_TPS</name>
              <description>[1:1] Transmit Process Stopped</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_TU</name>
              <description>[2:2] Transmit Buffer Unavailable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_TJT</name>
              <description>[3:3] Transmit Jabber Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_OVF</name>
              <description>[4:4] Receive Overflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_UNF</name>
              <description>[5:5] Transmit Underflow</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_RI</name>
              <description>[6:6] Receive Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_RU</name>
              <description>[7:7] Receive Buffer Unavailable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_RPS</name>
              <description>[8:8] Receive Process Stopped</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_RWT</name>
              <description>[9:9] Receive Watchdog Timeout</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_ETI</name>
              <description>[10:10] Early Transmit Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_FBI</name>
              <description>[13:13] Fatal Bus Error Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_ERI</name>
              <description>[14:14] Early Receive Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_AIS</name>
              <description>[15:15] Abnormal Interrupt Summary</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_NIS</name>
              <description>[16:16] Normal Interrupt Summary</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_RS</name>
              <description>[19:17] Received Process State</description>
              <bitWidth>3</bitWidth>
              <bitOffset>17</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_STOP</name>
                  <value>0x00000000</value>
                  <description>Stopped: Reset or stop receive command issued</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_RUNRXTD</name>
                  <value>0x00020000</value>
                  <description>Running: Fetching receive transfer descriptor</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_RUNRXD</name>
                  <value>0x00060000</value>
                  <description>Running: Waiting for receive packet</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_SUSPEND</name>
                  <value>0x00080000</value>
                  <description>Suspended: Receive descriptor unavailable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_RUNCRD</name>
                  <value>0x000A0000</value>
                  <description>Running: Closing receive descriptor</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_TSWS</name>
                  <value>0x000C0000</value>
                  <description>Writing Timestamp</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_RS_RUNTXD</name>
                  <value>0x000E0000</value>
                  <description>Running: Transferring the receive packet data from receive buffer to host memory</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_DMARIS_TS</name>
              <description>[22:20] Transmit Process State</description>
              <bitWidth>3</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_STOP</name>
                  <value>0x00000000</value>
                  <description>Stopped; Reset or Stop transmit command processed</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_RUNTXTD</name>
                  <value>0x00100000</value>
                  <description>Running; Fetching transmit transfer descriptor</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_STATUS</name>
                  <value>0x00200000</value>
                  <description>Running; Waiting for status</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_RUNTX</name>
                  <value>0x00300000</value>
                  <description>Running; Reading data from host memory buffer and queuing it to transmit buffer (TX FIFO)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_TSTAMP</name>
                  <value>0x00400000</value>
                  <description>Writing Timestamp</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_SUSPEND</name>
                  <value>0x00600000</value>
                  <description>Suspended; Transmit descriptor unavailable or transmit buffer underflow</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_TS_RUNCTD</name>
                  <value>0x00700000</value>
                  <description>Running; Closing transmit descriptor</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_DMARIS_AE</name>
              <description>[25:23] Access Error</description>
              <bitWidth>3</bitWidth>
              <bitOffset>23</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_DMARIS_AE_RXDMAWD</name>
                  <value>0x00000000</value>
                  <description>Error during RX DMA Write Data Transfer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_AE_TXDMARD</name>
                  <value>0x01800000</value>
                  <description>Error during TX DMA Read Data Transfer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_AE_RXDMADW</name>
                  <value>0x02000000</value>
                  <description>Error during RX DMA Descriptor Write Access</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_AE_TXDMADW</name>
                  <value>0x02800000</value>
                  <description>Error during TX DMA Descriptor Write Access</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_AE_RXDMADR</name>
                  <value>0x03000000</value>
                  <description>Error during RX DMA Descriptor Read Access</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMARIS_AE_TXDMADR</name>
                  <value>0x03800000</value>
                  <description>Error during TX DMA Descriptor Read Access</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_DMARIS_MMC</name>
              <description>[27:27] MAC MMC Interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_PMT</name>
              <description>[28:28] MAC PMT Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>EMAC_DMARIS_TT</name>
              <description>[29:29] Timestamp Trigger Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_DMAOPMODE</name>
          <addressOffset>0x00000C18</addressOffset>
          <size>32</size>
          <description>Ethernet MAC DMA Operation Mode</description>
          <fields>
            <field>
              <name>EMAC_DMAOPMODE_SR</name>
              <description>[1:1] Start or Stop Receive</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_OSF</name>
              <description>[2:2] Operate on Second Frame</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_RTC</name>
              <description>[4:3] Receive Threshold Control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_RTC_64</name>
                  <value>0x00000000</value>
                  <description>64 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_RTC_32</name>
                  <value>0x00000008</value>
                  <description>32 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_RTC_96</name>
                  <value>0x00000010</value>
                  <description>96 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_RTC_128</name>
                  <value>0x00000018</value>
                  <description>128 bytes</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_DGF</name>
              <description>[5:5] Drop Giant Frame Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_FUF</name>
              <description>[6:6] Forward Undersized Good Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_FEF</name>
              <description>[7:7] Forward Error Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_ST</name>
              <description>[13:13] Start or Stop Transmission Command</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_TTC</name>
              <description>[16:14] Transmit Threshold Control</description>
              <bitWidth>3</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_64</name>
                  <value>0x00000000</value>
                  <description>64 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_128</name>
                  <value>0x00004000</value>
                  <description>128 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_192</name>
                  <value>0x00008000</value>
                  <description>192 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_256</name>
                  <value>0x0000C000</value>
                  <description>256 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_40</name>
                  <value>0x00010000</value>
                  <description>40 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_32</name>
                  <value>0x00014000</value>
                  <description>32 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_24</name>
                  <value>0x00018000</value>
                  <description>24 bytes</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_DMAOPMODE_TTC_16</name>
                  <value>0x0001C000</value>
                  <description>16 bytes</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_FTF</name>
              <description>[20:20] Flush Transmit FIFO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_TSF</name>
              <description>[21:21] Transmit Store and Forward</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_DFF</name>
              <description>[24:24] Disable Flushing of Received Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_RSF</name>
              <description>[25:25] Receive Store and Forward</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAOPMODE_DT</name>
              <description>[26:26] Disable Dropping of TCP/IP Checksum Error Frames</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_DMAIM</name>
          <addressOffset>0x00000C1C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC DMA Interrupt Mask Register</description>
          <fields>
            <field>
              <name>EMAC_DMAIM_TIE</name>
              <description>[0:0] Transmit Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_TSE</name>
              <description>[1:1] Transmit Stopped Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_TUE</name>
              <description>[2:2] Transmit Buffer Unvailable Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_TJE</name>
              <description>[3:3] Transmit Jabber Timeout Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_OVE</name>
              <description>[4:4] Overflow Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_UNE</name>
              <description>[5:5] Underflow Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_RIE</name>
              <description>[6:6] Receive Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_RUE</name>
              <description>[7:7] Receive Buffer Unavailable Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_RSE</name>
              <description>[8:8] Receive Stopped Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_RWE</name>
              <description>[9:9] Receive Watchdog Timeout Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_ETE</name>
              <description>[10:10] Early Transmit Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_FBE</name>
              <description>[13:13] Fatal Bus Error Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_ERE</name>
              <description>[14:14] Early Receive Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_AIE</name>
              <description>[15:15] Abnormal Interrupt Summary Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_DMAIM_NIE</name>
              <description>[16:16] Normal Interrupt Summary Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_MFBOC</name>
          <addressOffset>0x00000C20</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Missed Frame and Buffer Overflow Counter</description>
          <fields>
            <field>
              <name>EMAC_MFBOC_MISFRMCNT</name>
              <description>[15:0] Missed Frame Counter</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_MFBOC_MISCNTOVF</name>
              <description>[16:16] Overflow bit for Missed Frame Counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>EMAC_MFBOC_OVFFRMCNT</name>
              <description>[27:17] Overflow Frame Counter</description>
              <bitWidth>11</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EMAC_MFBOC_OVFCNTOVF</name>
              <description>[28:28] Overflow Bit for FIFO Overflow Counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_RXINTWDT</name>
          <addressOffset>0x00000C24</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Receive Interrupt Watchdog Timer</description>
          <fields>
            <field>
              <name>EMAC_RXINTWDT_RIWT</name>
              <description>[7:0] Receive Interrupt Watchdog Timer Count</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HOSTXDESC</name>
          <addressOffset>0x00000C48</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Current Host Transmit Descriptor</description>
          <fields>
            <field>
              <name>EMAC_HOSTXDESC_CURTXDESC</name>
              <description>[31:0] Host Transmit Descriptor Address Pointer</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HOSRXDESC</name>
          <addressOffset>0x00000C4C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Current Host Receive Descriptor</description>
          <fields>
            <field>
              <name>EMAC_HOSRXDESC_CURRXDESC</name>
              <description>[31:0] Host Receive Descriptor Address Pointer</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HOSTXBA</name>
          <addressOffset>0x00000C50</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Current Host Transmit Buffer Address</description>
          <fields>
            <field>
              <name>EMAC_HOSTXBA_CURTXBUFA</name>
              <description>[31:0] Host Transmit Buffer Address Pointer</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_HOSRXBA</name>
          <addressOffset>0x00000C54</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Current Host Receive Buffer Address</description>
          <fields>
            <field>
              <name>EMAC_HOSRXBA_CURRXBUFA</name>
              <description>[31:0] Host Receive Buffer Address Pointer</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Peripheral Property Register</description>
          <fields>
            <field>
              <name>EMAC_PP_PHYTYPE</name>
              <description>[2:0] Ethernet PHY Type</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_PP_PHYTYPE_NONE</name>
                  <value>0x00000000</value>
                  <description>No PHY</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PP_PHYTYPE_1</name>
                  <value>0x00000003</value>
                  <description>Snowflake class PHY</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_PP_MACTYPE</name>
              <description>[10:8] Ethernet MAC Type</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_PC</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Peripheral Configuration Register</description>
          <fields>
            <field>
              <name>EMAC_PC_PHYHOLD</name>
              <description>[0:0] Ethernet PHY Hold</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_ANMODE</name>
              <description>[2:1] Auto Negotiation Mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_PC_ANMODE_10HD</name>
                  <value>0x00000000</value>
                  <description>When ANEN = 0x0, the mode is 10Base-T, Half-Duplex</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PC_ANMODE_10FD</name>
                  <value>0x00000002</value>
                  <description>When ANEN = 0x0, the mode is 10Base-T, Full-Duplex</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PC_ANMODE_100HD</name>
                  <value>0x00000004</value>
                  <description>When ANEN = 0x0, the mode is 100Base-TX, Half-Duplex</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PC_ANMODE_100FD</name>
                  <value>0x00000006</value>
                  <description>When ANEN = 0x0, the mode is 100Base-TX, Full-Duplex</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_PC_ANEN</name>
              <description>[3:3] Auto Negotiation Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_FASTANSEL</name>
              <description>[5:4] Fast Auto Negotiation Select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_FASTANEN</name>
              <description>[6:6] Fast Auto Negotiation Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_EXTFD</name>
              <description>[7:7] Extended Full Duplex Ability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_FASTLUPD</name>
              <description>[8:8] FAST Link-Up in Parallel Detect</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_FASTRXDV</name>
              <description>[9:9] Fast RXDV Detection</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_MDIXEN</name>
              <description>[10:10] MDIX Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_FASTMDIX</name>
              <description>[11:11] Fast Auto MDI-X</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_RBSTMDIX</name>
              <description>[12:12] Robust Auto MDI-X</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_MDISWAP</name>
              <description>[13:13] MDI Swap</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_POLSWAP</name>
              <description>[14:14] Polarity Swap</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_FASTLDMODE</name>
              <description>[19:15] Fast Link Down Mode</description>
              <bitWidth>5</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_TDRRUN</name>
              <description>[20:20] TDR Auto Run</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_LRR</name>
              <description>[21:21] Link Loss Recovery</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_ISOMIILL</name>
              <description>[22:22] Isolate MII in Link Loss</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_RXERIDLE</name>
              <description>[23:23] RXER Detection During Idle</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_NIBDETDIS</name>
              <description>[24:24] Odd Nibble TXER Detection Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_DIGRESTART</name>
              <description>[25:25] PHY Soft Restart</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>EMAC_PC_PINTFS</name>
              <description>[30:28] Ethernet Interface Select</description>
              <bitWidth>3</bitWidth>
              <bitOffset>28</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMAC_PC_PINTFS_IMII</name>
                  <value>0x00000000</value>
                  <description>MII (default) Used for internal PHY or external PHY connected via MII</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMAC_PC_PINTFS_RMII</name>
                  <value>0x40000000</value>
                  <description>RMII: Used for external PHY connected via RMII</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_PC_PHYEXT</name>
              <description>[31:31] PHY Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Clock Configuration Register</description>
          <fields>
            <field>
              <name>EMAC_CC_POL</name>
              <description>[17:17] LED Polarity Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>EMAC_CC_PTPCEN</name>
              <description>[18:18] PTP Clock Reference Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_EPHYRIS</name>
          <addressOffset>0x00000FD0</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Raw Interrupt Status</description>
          <fields>
            <field>
              <name>EMAC_EPHYRIS_INT</name>
              <description>[0:0] Ethernet PHY Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_EPHYIM</name>
          <addressOffset>0x00000FD4</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Interrupt Mask</description>
          <fields>
            <field>
              <name>EMAC_EPHYIM_INT</name>
              <description>[0:0] Ethernet PHY Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>EMAC_EPHYMISC</name>
          <addressOffset>0x00000FD8</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Masked Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>EMAC_EPHYMISC_INT</name>
              <description>[0:0] Ethernet PHY Status and Clear register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYSEXC</name>
      <baseAddress>0x400F9000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>System Exception Module register addresses</description>
      <registers>
        <register>
          <name>SYSEXC_RIS</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>System Exception Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SYSEXC_RIS_FPIDCRIS</name>
              <description>[0:0] Floating-Point Input Denormal Exception Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSEXC_RIS_FPDZCRIS</name>
              <description>[1:1] Floating-Point Divide By 0 Exception Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSEXC_RIS_FPIOCRIS</name>
              <description>[2:2] Floating-Point Invalid Operation Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSEXC_RIS_FPUFCRIS</name>
              <description>[3:3] Floating-Point Underflow Exception Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSEXC_RIS_FPOFCRIS</name>
              <description>[4:4] Floating-Point Overflow Exception Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSEXC_RIS_FPIXCRIS</name>
              <description>[5:5] Floating-Point Inexact Exception Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSEXC_IM</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>System Exception Interrupt Mask</description>
          <fields>
            <field>
              <name>SYSEXC_IM_FPIDCIM</name>
              <description>[0:0] Floating-Point Input Denormal Exception Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IM_FPDZCIM</name>
              <description>[1:1] Floating-Point Divide By 0 Exception Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IM_FPIOCIM</name>
              <description>[2:2] Floating-Point Invalid Operation Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IM_FPUFCIM</name>
              <description>[3:3] Floating-Point Underflow Exception Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IM_FPOFCIM</name>
              <description>[4:4] Floating-Point Overflow Exception Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IM_FPIXCIM</name>
              <description>[5:5] Floating-Point Inexact Exception Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSEXC_MIS</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>System Exception Masked Interrupt Status</description>
          <fields>
            <field>
              <name>SYSEXC_MIS_FPIDCMIS</name>
              <description>[0:0] Floating-Point Input Denormal Exception Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSEXC_MIS_FPDZCMIS</name>
              <description>[1:1] Floating-Point Divide By 0 Exception Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSEXC_MIS_FPIOCMIS</name>
              <description>[2:2] Floating-Point Invalid Operation Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSEXC_MIS_FPUFCMIS</name>
              <description>[3:3] Floating-Point Underflow Exception Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSEXC_MIS_FPOFCMIS</name>
              <description>[4:4] Floating-Point Overflow Exception Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSEXC_MIS_FPIXCMIS</name>
              <description>[5:5] Floating-Point Inexact Exception Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSEXC_IC</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>System Exception Interrupt Clear</description>
          <fields>
            <field>
              <name>SYSEXC_IC_FPIDCIC</name>
              <description>[0:0] Floating-Point Input Denormal Exception Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IC_FPDZCIC</name>
              <description>[1:1] Floating-Point Divide By 0 Exception Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IC_FPIOCIC</name>
              <description>[2:2] Floating-Point Invalid Operation Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IC_FPUFCIC</name>
              <description>[3:3] Floating-Point Underflow Exception Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IC_FPOFCIC</name>
              <description>[4:4] Floating-Point Overflow Exception Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSEXC_IC_FPIXCIC</name>
              <description>[5:5] Floating-Point Inexact Exception Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>HIB</name>
      <baseAddress>0x400FC000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Hibernation module register addresses</description>
      <registers>
        <register>
          <name>HIB_RTCC</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Hibernation RTC Counter</description>
          <fields>
            <field>
              <name>HIB_RTCC</name>
              <description>[31:0] RTC Counter</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_RTCM0</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Hibernation RTC Match 0</description>
          <fields>
            <field>
              <name>HIB_RTCM0</name>
              <description>[31:0] RTC Match 0</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_RTCLD</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>Hibernation RTC Load</description>
          <fields>
            <field>
              <name>HIB_RTCLD</name>
              <description>[31:0] RTC Load</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CTL</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>Hibernation Control</description>
          <fields>
            <field>
              <name>HIB_CTL_RTCEN</name>
              <description>[0:0] RTC Timer Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_HIBREQ</name>
              <description>[1:1] Hibernation Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_RTCWEN</name>
              <description>[3:3] RTC Wake-up Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_PINWEN</name>
              <description>[4:4] External Wake Pin Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_CLK32EN</name>
              <description>[6:6] Clocking Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_VABORT</name>
              <description>[7:7] Power Cut Abort Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_VDD3ON</name>
              <description>[8:8] VDD Powered</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_BATWKEN</name>
              <description>[9:9] Wake on Low Battery</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_BATCHK</name>
              <description>[10:10] Check Battery Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_VBATSEL</name>
              <description>[14:13] Select for Low-Battery Comparator</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIB_CTL_VBATSEL_1_9V</name>
                  <value>0x00000000</value>
                  <description>1.9 Volts</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_CTL_VBATSEL_2_1V</name>
                  <value>0x00002000</value>
                  <description>2.1 Volts (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_CTL_VBATSEL_2_3V</name>
                  <value>0x00004000</value>
                  <description>2.3 Volts</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_CTL_VBATSEL_2_5V</name>
                  <value>0x00006000</value>
                  <description>2.5 Volts</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIB_CTL_OSCBYP</name>
              <description>[16:16] Oscillator Bypass</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_OSCDRV</name>
              <description>[17:17] Oscillator Drive Capability</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_OSCSEL</name>
              <description>[19:19] Oscillator Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_RETCLR</name>
              <description>[30:30] GPIO Retention/Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>HIB_CTL_WRC</name>
              <description>[31:31] Write Complete/Capable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_IM</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>Hibernation Interrupt Mask</description>
          <fields>
            <field>
              <name>HIB_IM_RTCALT0</name>
              <description>[0:0] RTC Alert 0 Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_IM_LOWBAT</name>
              <description>[2:2] Low Battery Voltage Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_IM_EXTW</name>
              <description>[3:3] External Wake-Up Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_IM_WC</name>
              <description>[4:4] External Write Complete/Capable Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_IM_PADIOWK</name>
              <description>[5:5] Pad I/O Wake-Up Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>HIB_IM_RSTWK</name>
              <description>[6:6] Reset Pad I/O Wake-Up Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>HIB_IM_VDDFAIL</name>
              <description>[7:7] VDD Fail Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_RIS</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>Hibernation Raw Interrupt Status</description>
          <fields>
            <field>
              <name>HIB_RIS_RTCALT0</name>
              <description>[0:0] RTC Alert 0 Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_RIS_LOWBAT</name>
              <description>[2:2] Low Battery Voltage Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_RIS_EXTW</name>
              <description>[3:3] External Wake-Up Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_RIS_WC</name>
              <description>[4:4] Write Complete/Capable Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_RIS_PADIOWK</name>
              <description>[5:5] Pad I/O Wake-Up Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>HIB_RIS_RSTWK</name>
              <description>[6:6] Reset Pad I/O Wake-Up Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>HIB_RIS_VDDFAIL</name>
              <description>[7:7] VDD Fail Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_MIS</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>Hibernation Masked Interrupt Status</description>
          <fields>
            <field>
              <name>HIB_MIS_RTCALT0</name>
              <description>[0:0] RTC Alert 0 Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_MIS_LOWBAT</name>
              <description>[2:2] Low Battery Voltage Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_MIS_EXTW</name>
              <description>[3:3] External Wake-Up Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_MIS_WC</name>
              <description>[4:4] Write Complete/Capable Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_MIS_PADIOWK</name>
              <description>[5:5] Pad I/O Wake-Up Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>HIB_MIS_RSTWK</name>
              <description>[6:6] Reset Pad I/O Wake-Up Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>HIB_MIS_VDDFAIL</name>
              <description>[7:7] VDD Fail Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_IC</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>Hibernation Interrupt Clear</description>
          <fields>
            <field>
              <name>HIB_IC_RTCALT0</name>
              <description>[0:0] RTC Alert0 Masked Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_IC_LOWBAT</name>
              <description>[2:2] Low Battery Voltage Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_IC_EXTW</name>
              <description>[3:3] External Wake-Up Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_IC_WC</name>
              <description>[4:4] Write Complete/Capable Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_IC_PADIOWK</name>
              <description>[5:5] Pad I/O Wake-Up Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>HIB_IC_RSTWK</name>
              <description>[6:6] Reset Pad I/O Wake-Up Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>HIB_IC_VDDFAIL</name>
              <description>[7:7] VDD Fail Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_RTCT</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>Hibernation RTC Trim</description>
          <fields>
            <field>
              <name>HIB_RTCT_TRIM</name>
              <description>[15:0] RTC Trim Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_RTCSS</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>Hibernation RTC Sub Seconds</description>
          <fields>
            <field>
              <name>HIB_RTCSS_RTCSSC</name>
              <description>[14:0] RTC Sub Seconds Count</description>
              <bitWidth>15</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_RTCSS_RTCSSM</name>
              <description>[30:16] RTC Sub Seconds Match</description>
              <bitWidth>15</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_IO</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>Hibernation IO Configuration</description>
          <fields>
            <field>
              <name>HIB_IO_WUUNLK</name>
              <description>[0:0] I/O Wake Pad Configuration Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_IO_WURSTEN</name>
              <description>[4:4] Reset Wake Source Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_IO_IOWRC</name>
              <description>[31:31] I/O Write Complete</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_DATA</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>Hibernation Data</description>
          <fields>
            <field>
              <name>HIB_DATA_RTD</name>
              <description>[31:0] Hibernation Module NV Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CALCTL</name>
          <addressOffset>0x00000300</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar Control</description>
          <fields>
            <field>
              <name>HIB_CALCTL_CALEN</name>
              <description>[0:0] RTC Calendar/Counter Mode Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CALCTL_CAL24</name>
              <description>[2:2] Calendar Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CAL0</name>
          <addressOffset>0x00000310</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar 0</description>
          <fields>
            <field>
              <name>HIB_CAL0_SEC</name>
              <description>[5:0] Seconds</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CAL0_MIN</name>
              <description>[13:8] Minutes</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_CAL0_HR</name>
              <description>[20:16] Hours</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_CAL0_AMPM</name>
              <description>[22:22] AM/PM Designation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>HIB_CAL0_VALID</name>
              <description>[31:31] Valid Calendar Load</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CAL1</name>
          <addressOffset>0x00000314</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar 1</description>
          <fields>
            <field>
              <name>HIB_CAL1_DOM</name>
              <description>[4:0] Day of Month</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CAL1_MON</name>
              <description>[11:8] Month</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_CAL1_YEAR</name>
              <description>[22:16] Year Value</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_CAL1_DOW</name>
              <description>[26:24] Day of Week</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>HIB_CAL1_VALID</name>
              <description>[31:31] Valid Calendar Load</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CALLD0</name>
          <addressOffset>0x00000320</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar Load 0</description>
          <fields>
            <field>
              <name>HIB_CALLD0_SEC</name>
              <description>[5:0] Seconds</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CALLD0_MIN</name>
              <description>[13:8] Minutes</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_CALLD0_HR</name>
              <description>[20:16] Hours</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_CALLD0_AMPM</name>
              <description>[22:22] AM/PM Designation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CALLD1</name>
          <addressOffset>0x00000324</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar Load</description>
          <fields>
            <field>
              <name>HIB_CALLD1_DOM</name>
              <description>[4:0] Day of Month</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CALLD1_MON</name>
              <description>[11:8] Month</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_CALLD1_YEAR</name>
              <description>[22:16] Year Value</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_CALLD1_DOW</name>
              <description>[26:24] Day of Week</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CALM0</name>
          <addressOffset>0x00000330</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar Match 0</description>
          <fields>
            <field>
              <name>HIB_CALM0_SEC</name>
              <description>[5:0] Seconds</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_CALM0_MIN</name>
              <description>[13:8] Minutes</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_CALM0_HR</name>
              <description>[20:16] Hours</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_CALM0_AMPM</name>
              <description>[22:22] AM/PM Designation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CALM1</name>
          <addressOffset>0x00000334</addressOffset>
          <size>32</size>
          <description>Hibernation Calendar Match 1</description>
          <fields>
            <field>
              <name>HIB_CALM1_DOM</name>
              <description>[4:0] Day of Month</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_LOCK</name>
          <addressOffset>0x00000360</addressOffset>
          <size>32</size>
          <description>Hibernation Lock</description>
          <fields>
            <field>
              <name>HIB_LOCK_HIBLOCK</name>
              <description>[31:0] HIbernate Lock</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPCTL</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>HIB Tamper Control</description>
          <fields>
            <field>
              <name>HIB_TPCTL_TPEN</name>
              <description>[0:0] Tamper Module Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPCTL_TPCLR</name>
              <description>[4:4] Tamper Event Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>HIB_TPCTL_MEMCLR</name>
              <description>[9:8] HIB Memory Clear on Tamper Event</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIB_TPCTL_MEMCLR_NONE</name>
                  <value>0x00000000</value>
                  <description>Do not Clear HIB memory on tamper event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_TPCTL_MEMCLR_LOW32</name>
                  <value>0x00000100</value>
                  <description>Clear Lower 32 Bytes of HIB memory on tamper event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_TPCTL_MEMCLR_HIGH32</name>
                  <value>0x00000200</value>
                  <description>Clear upper 32 Bytes of HIB memory on tamper event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_TPCTL_MEMCLR_ALL</name>
                  <value>0x00000300</value>
                  <description>Clear all HIB memory on tamper event</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIB_TPCTL_WAKE</name>
              <description>[11:11] Wake from Hibernate on a Tamper Event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPSTAT</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>HIB Tamper Status</description>
          <fields>
            <field>
              <name>HIB_TPSTAT_XOSCFAIL</name>
              <description>[0:0] External Oscillator Failure</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPSTAT_XOSCST</name>
              <description>[1:1] External Oscillator Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_TPSTAT_STATE</name>
              <description>[3:2] Tamper Module Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIB_TPSTAT_STATE_DISABLED</name>
                  <value>0x00000000</value>
                  <description>Tamper disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_TPSTAT_STATE_CONFIGED</name>
                  <value>0x00000004</value>
                  <description>Tamper configured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIB_TPSTAT_STATE_ERROR</name>
                  <value>0x00000008</value>
                  <description>Tamper pin event occurred</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPIO</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>HIB Tamper I/O Control</description>
          <fields>
            <field>
              <name>HIB_TPIO_EN0</name>
              <description>[0:0] TMPR0 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_LEV0</name>
              <description>[1:1] TMPR0 Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_PUEN0</name>
              <description>[2:2] TMPR0 Internal Weak Pull-up Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_GFLTR0</name>
              <description>[3:3] TMPR0 Glitch Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_EN1</name>
              <description>[8:8] TMPR1Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_LEV1</name>
              <description>[9:9] TMPR1 Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_PUEN1</name>
              <description>[10:10] TMPR1 Internal Weak Pull-up Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_GFLTR1</name>
              <description>[11:11] TMPR1 Glitch Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_EN2</name>
              <description>[16:16] TMPR2 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_LEV2</name>
              <description>[17:17] TMPR2 Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_PUEN2</name>
              <description>[18:18] TMPR2 Internal Weak Pull-up Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_GFLTR2</name>
              <description>[19:19] TMPR2 Glitch Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_EN3</name>
              <description>[24:24] TMPR3 Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_LEV3</name>
              <description>[25:25] TMPR3 Trigger Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_PUEN3</name>
              <description>[26:26] TMPR3 Internal Weak Pull-up Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>HIB_TPIO_GFLTR3</name>
              <description>[27:27] TMPR3 Glitch Filtering</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG0</name>
          <addressOffset>0x000004E0</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 0</description>
          <fields>
            <field>
              <name>HIB_TPLOG0_TIME</name>
              <description>[31:0] Tamper Log Calendar Information</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG1</name>
          <addressOffset>0x000004E4</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 1</description>
          <fields>
            <field>
              <name>HIB_TPLOG1_TRIG0</name>
              <description>[0:0] Status of TMPR[0] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG1_TRIG1</name>
              <description>[1:1] Status of TMPR[1] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG1_TRIG2</name>
              <description>[2:2] Status of TMPR[2] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG1_TRIG3</name>
              <description>[3:3] Status of TMPR[3] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG1_XOSC</name>
              <description>[16:16] Status of external 32</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG2</name>
          <addressOffset>0x000004E8</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 2</description>
          <fields>
            <field>
              <name>HIB_TPLOG2_TIME</name>
              <description>[31:0] Tamper Log Calendar Information</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG3</name>
          <addressOffset>0x000004EC</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 3</description>
          <fields>
            <field>
              <name>HIB_TPLOG3_TRIG0</name>
              <description>[0:0] Status of TMPR[0] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG3_TRIG1</name>
              <description>[1:1] Status of TMPR[1] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG3_TRIG2</name>
              <description>[2:2] Status of TMPR[2] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG3_TRIG3</name>
              <description>[3:3] Status of TMPR[3] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG3_XOSC</name>
              <description>[16:16] Status of external 32</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG4</name>
          <addressOffset>0x000004F0</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 4</description>
          <fields>
            <field>
              <name>HIB_TPLOG4_TIME</name>
              <description>[31:0] Tamper Log Calendar Information</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG5</name>
          <addressOffset>0x000004F4</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 5</description>
          <fields>
            <field>
              <name>HIB_TPLOG5_TRIG0</name>
              <description>[0:0] Status of TMPR[0] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG5_TRIG1</name>
              <description>[1:1] Status of TMPR[1] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG5_TRIG2</name>
              <description>[2:2] Status of TMPR[2] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG5_TRIG3</name>
              <description>[3:3] Status of TMPR[3] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG5_XOSC</name>
              <description>[16:16] Status of external 32</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG6</name>
          <addressOffset>0x000004F8</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 6</description>
          <fields>
            <field>
              <name>HIB_TPLOG6_TIME</name>
              <description>[31:0] Tamper Log Calendar Information</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_TPLOG7</name>
          <addressOffset>0x000004FC</addressOffset>
          <size>32</size>
          <description>HIB Tamper Log 7</description>
          <fields>
            <field>
              <name>HIB_TPLOG7_TRIG0</name>
              <description>[0:0] Status of TMPR[0] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG7_TRIG1</name>
              <description>[1:1] Status of TMPR[1] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG7_TRIG2</name>
              <description>[2:2] Status of TMPR[2] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG7_TRIG3</name>
              <description>[3:3] Status of TMPR[3] Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>HIB_TPLOG7_XOSC</name>
              <description>[16:16] Status of external 32</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>Hibernation Peripheral Properties</description>
          <fields>
            <field>
              <name>HIB_PP_WAKENC</name>
              <description>[0:0] Wake Pin Presence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>HIB_PP_TAMPER</name>
              <description>[1:1] Tamper Pin Presence</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>HIB_CC</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>Hibernation Clock Control</description>
          <fields>
            <field>
              <name>HIB_CC_SYSCLKEN</name>
              <description>[0:0] RTCOSC to System Clock Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>FLASH_CTRL</name>
      <baseAddress>0x400FD000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00002000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>FLASH register offsets</description>
      <registers>
        <register>
          <name>FLASH_FMA</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Flash Memory Address</description>
          <fields>
            <field>
              <name>FLASH_FMA_OFFSET</name>
              <description>[19:0] Address Offset</description>
              <bitWidth>20</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMD</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Flash Memory Data</description>
          <fields>
            <field>
              <name>FLASH_FMD_DATA</name>
              <description>[31:0] Data Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMC</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>Flash Memory Control</description>
          <fields>
            <field>
              <name>FLASH_FMC_WRITE</name>
              <description>[0:0] Write a Word into Flash Memory</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>FLASH_FMC_ERASE</name>
              <description>[1:1] Erase a Page of Flash Memory</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>FLASH_FMC_MERASE</name>
              <description>[2:2] Mass Erase Flash Memory</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>FLASH_FMC_COMT</name>
              <description>[3:3] Commit Register Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>FLASH_FMC_WRKEY</name>
              <description>[31:17] FLASH write key</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FCRIS</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>Flash Controller Raw Interrupt Status</description>
          <fields>
            <field>
              <name>FLASH_FCRIS_ARIS</name>
              <description>[0:0] Access Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>FLASH_FCRIS_PRIS</name>
              <description>[1:1] Programming Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>FLASH_FCRIS_ERIS</name>
              <description>[2:2] EEPROM Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>FLASH_FCRIS_VOLTRIS</name>
              <description>[9:9] Pump Voltage Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>FLASH_FCRIS_INVDRIS</name>
              <description>[10:10] Invalid Data Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>FLASH_FCRIS_ERRIS</name>
              <description>[11:11] Erase Verify Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>FLASH_FCRIS_PROGRIS</name>
              <description>[13:13] Program Verify Error Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FCIM</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>Flash Controller Interrupt Mask</description>
          <fields>
            <field>
              <name>FLASH_FCIM_AMASK</name>
              <description>[0:0] Access Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>FLASH_FCIM_PMASK</name>
              <description>[1:1] Programming Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>FLASH_FCIM_EMASK</name>
              <description>[2:2] EEPROM Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>FLASH_FCIM_VOLTMASK</name>
              <description>[9:9] VOLT Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>FLASH_FCIM_INVDMASK</name>
              <description>[10:10] Invalid Data Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>FLASH_FCIM_ERMASK</name>
              <description>[11:11] ERVER Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>FLASH_FCIM_PROGMASK</name>
              <description>[13:13] PROGVER Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FCMISC</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>Flash Controller Masked Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>FLASH_FCMISC_AMISC</name>
              <description>[0:0] Access Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>FLASH_FCMISC_PMISC</name>
              <description>[1:1] Programming Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>FLASH_FCMISC_EMISC</name>
              <description>[2:2] EEPROM Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>FLASH_FCMISC_VOLTMISC</name>
              <description>[9:9] VOLT Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>FLASH_FCMISC_INVDMISC</name>
              <description>[10:10] Invalid Data Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>FLASH_FCMISC_ERMISC</name>
              <description>[11:11] ERVER Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>FLASH_FCMISC_PROGMISC</name>
              <description>[13:13] PROGVER Masked Interrupt Status and Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMC2</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>Flash Memory Control 2</description>
          <fields>
            <field>
              <name>FLASH_FMC2_WRBUF</name>
              <description>[0:0] Buffered Flash Memory Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FWBVAL</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>Flash Write Buffer Valid</description>
          <fields>
            <field>
              <name>FLASH_FWBVAL_FWB</name>
              <description>[31:0] Flash Memory Write Buffer</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FLPEKEY</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>Flash Program/Erase Key</description>
          <fields>
            <field>
              <name>FLASH_FLPEKEY_PEKEY</name>
              <description>[15:0] Key Value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FWBN</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>Flash Write Buffer n</description>
          <fields>
            <field>
              <name>FLASH_FWBN_DATA</name>
              <description>[31:0] Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_PP</name>
          <addressOffset>0x00000FC0</addressOffset>
          <size>32</size>
          <description>Flash Peripheral Properties</description>
          <fields>
            <field>
              <name>FLASH_PP_SIZE</name>
              <description>[15:0] Flash Size</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_PP_SIZE_1MB</name>
                  <value>0x000001FF</value>
                  <description>1024 KB of Flash</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_PP_MAINSS</name>
              <description>[18:16] Flash Sector Size of the physical bank</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_PP_MAINSS_1KB</name>
                  <value>0x00000000</value>
                  <description>1 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_MAINSS_2KB</name>
                  <value>0x00010000</value>
                  <description>2 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_MAINSS_4KB</name>
                  <value>0x00020000</value>
                  <description>4 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_MAINSS_8KB</name>
                  <value>0x00030000</value>
                  <description>8 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_MAINSS_16KB</name>
                  <value>0x00040000</value>
                  <description>16 KB</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_PP_EESS</name>
              <description>[22:19] EEPROM Sector Size of the physical bank</description>
              <bitWidth>4</bitWidth>
              <bitOffset>19</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_PP_EESS_1KB</name>
                  <value>0x00000000</value>
                  <description>1 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_EESS_2KB</name>
                  <value>0x00080000</value>
                  <description>2 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_EESS_4KB</name>
                  <value>0x00100000</value>
                  <description>4 KB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_PP_EESS_8KB</name>
                  <value>0x00180000</value>
                  <description>8 KB</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_PP_DFA</name>
              <description>[28:28] DMA Flash Access</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>FLASH_PP_FMM</name>
              <description>[29:29] Flash Mirror Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>FLASH_PP_PFC</name>
              <description>[30:30] Prefetch Buffer Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_SSIZE</name>
          <addressOffset>0x00000FC4</addressOffset>
          <size>32</size>
          <description>SRAM Size</description>
          <fields>
            <field>
              <name>FLASH_SSIZE_SIZE</name>
              <description>[15:0] SRAM Size</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_SSIZE_SIZE_256KB</name>
                  <value>0x000003FF</value>
                  <description>256 KB of SRAM</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_CONF</name>
          <addressOffset>0x00000FC8</addressOffset>
          <size>32</size>
          <description>Flash Configuration Register</description>
          <fields>
            <field>
              <name>FLASH_CONF_FPFOFF</name>
              <description>[16:16] Force Prefetch Off</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>FLASH_CONF_FPFON</name>
              <description>[17:17] Force Prefetch On</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>FLASH_CONF_CLRTV</name>
              <description>[20:20] Clear Valid Tags</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>FLASH_CONF_SPFE</name>
              <description>[29:29] Single Prefetch Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>FLASH_CONF_FMME</name>
              <description>[30:30] Flash Mirror Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_ROMSWMAP</name>
          <addressOffset>0x00000FCC</addressOffset>
          <size>32</size>
          <description>ROM Software Map</description>
          <fields>
            <field>
              <name>FLASH_ROMSWMAP_SW0EN</name>
              <description>[1:0] ROM SW Region 0 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW0EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW0EN_CORE</name>
                  <value>0x00000001</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW1EN</name>
              <description>[3:2] ROM SW Region 1 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW1EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW1EN_CORE</name>
                  <value>0x00000004</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW2EN</name>
              <description>[5:4] ROM SW Region 2 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW2EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW2EN_CORE</name>
                  <value>0x00000010</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW3EN</name>
              <description>[7:6] ROM SW Region 3 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW3EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW3EN_CORE</name>
                  <value>0x00000040</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW4EN</name>
              <description>[9:8] ROM SW Region 4 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW4EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW4EN_CORE</name>
                  <value>0x00000100</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW5EN</name>
              <description>[11:10] ROM SW Region 5 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW5EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW5EN_CORE</name>
                  <value>0x00000400</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW6EN</name>
              <description>[13:12] ROM SW Region 6 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW6EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW6EN_CORE</name>
                  <value>0x00001000</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_ROMSWMAP_SW7EN</name>
              <description>[15:14] ROM SW Region 7 Availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW7EN_NOTVIS</name>
                  <value>0x00000000</value>
                  <description>Software region not available to the core</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_ROMSWMAP_SW7EN_CORE</name>
                  <value>0x00004000</value>
                  <description>Region available to core</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_DMASZ</name>
          <addressOffset>0x00000FD0</addressOffset>
          <size>32</size>
          <description>Flash DMA Address Size</description>
          <fields>
            <field>
              <name>FLASH_DMASZ_SIZE</name>
              <description>[17:0] uDMA-accessible Memory Size</description>
              <bitWidth>18</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_DMAST</name>
          <addressOffset>0x00000FD4</addressOffset>
          <size>32</size>
          <description>Flash DMA Starting Address</description>
          <fields>
            <field>
              <name>FLASH_DMAST_ADDR</name>
              <description>[28:11] Contains the starting address of the flash region accessible by uDMA if the FLASHPP register DFA bit is set</description>
              <bitWidth>18</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_RVP</name>
          <addressOffset>0x000010D4</addressOffset>
          <size>32</size>
          <description>Reset Vector Pointer</description>
          <fields>
            <field>
              <name>FLASH_RVP_RV</name>
              <description>[31:0] Reset Vector Pointer Address</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_BOOTCFG</name>
          <addressOffset>0x000011D0</addressOffset>
          <size>32</size>
          <description>Boot Configuration</description>
          <fields>
            <field>
              <name>FLASH_BOOTCFG_DBG0</name>
              <description>[0:0] Debug Control 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>FLASH_BOOTCFG_DBG1</name>
              <description>[1:1] Debug Control 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>FLASH_BOOTCFG_KEY</name>
              <description>[4:4] KEY Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>FLASH_BOOTCFG_EN</name>
              <description>[8:8] Boot GPIO Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>FLASH_BOOTCFG_POL</name>
              <description>[9:9] Boot GPIO Polarity</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>FLASH_BOOTCFG_PIN</name>
              <description>[12:10] Boot GPIO Pin</description>
              <bitWidth>3</bitWidth>
              <bitOffset>10</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_0</name>
                  <value>0x00000000</value>
                  <description>Pin 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_1</name>
                  <value>0x00000400</value>
                  <description>Pin 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_2</name>
                  <value>0x00000800</value>
                  <description>Pin 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_3</name>
                  <value>0x00000C00</value>
                  <description>Pin 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_4</name>
                  <value>0x00001000</value>
                  <description>Pin 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_5</name>
                  <value>0x00001400</value>
                  <description>Pin 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_6</name>
                  <value>0x00001800</value>
                  <description>Pin 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PIN_7</name>
                  <value>0x00001C00</value>
                  <description>Pin 7</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_BOOTCFG_PORT</name>
              <description>[15:13] Boot GPIO Port</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_A</name>
                  <value>0x00000000</value>
                  <description>Port A</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_B</name>
                  <value>0x00002000</value>
                  <description>Port B</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_C</name>
                  <value>0x00004000</value>
                  <description>Port C</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_D</name>
                  <value>0x00006000</value>
                  <description>Port D</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_E</name>
                  <value>0x00008000</value>
                  <description>Port E</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_F</name>
                  <value>0x0000A000</value>
                  <description>Port F</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_G</name>
                  <value>0x0000C000</value>
                  <description>Port G</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_BOOTCFG_PORT_H</name>
                  <value>0x0000E000</value>
                  <description>Port H</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLASH_BOOTCFG_NW</name>
              <description>[31:31] Not Written</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_USERREG0</name>
          <addressOffset>0x000011E0</addressOffset>
          <size>32</size>
          <description>User Register 0</description>
          <fields>
            <field>
              <name>FLASH_USERREG0_DATA</name>
              <description>[31:0] User Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_USERREG1</name>
          <addressOffset>0x000011E4</addressOffset>
          <size>32</size>
          <description>User Register 1</description>
          <fields>
            <field>
              <name>FLASH_USERREG1_DATA</name>
              <description>[31:0] User Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_USERREG2</name>
          <addressOffset>0x000011E8</addressOffset>
          <size>32</size>
          <description>User Register 2</description>
          <fields>
            <field>
              <name>FLASH_USERREG2_DATA</name>
              <description>[31:0] User Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_USERREG3</name>
          <addressOffset>0x000011EC</addressOffset>
          <size>32</size>
          <description>User Register 3</description>
          <fields>
            <field>
              <name>FLASH_USERREG3_DATA</name>
              <description>[31:0] User Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE0</name>
          <addressOffset>0x00001200</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 0</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE1</name>
          <addressOffset>0x00001204</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 1</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE2</name>
          <addressOffset>0x00001208</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 2</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE3</name>
          <addressOffset>0x0000120C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 3</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE4</name>
          <addressOffset>0x00001210</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 4</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE5</name>
          <addressOffset>0x00001214</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 5</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE6</name>
          <addressOffset>0x00001218</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 6</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE7</name>
          <addressOffset>0x0000121C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 7</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE8</name>
          <addressOffset>0x00001220</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 8</description>
          <fields>
            <field>
              <name>FLASH_FMPRE8_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE9</name>
          <addressOffset>0x00001224</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 9</description>
          <fields>
            <field>
              <name>FLASH_FMPRE9_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE10</name>
          <addressOffset>0x00001228</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 10</description>
          <fields>
            <field>
              <name>FLASH_FMPRE10_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE11</name>
          <addressOffset>0x0000122C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 11</description>
          <fields>
            <field>
              <name>FLASH_FMPRE11_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE12</name>
          <addressOffset>0x00001230</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 12</description>
          <fields>
            <field>
              <name>FLASH_FMPRE12_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE13</name>
          <addressOffset>0x00001234</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 13</description>
          <fields>
            <field>
              <name>FLASH_FMPRE13_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE14</name>
          <addressOffset>0x00001238</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 14</description>
          <fields>
            <field>
              <name>FLASH_FMPRE14_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPRE15</name>
          <addressOffset>0x0000123C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Read Enable 15</description>
          <fields>
            <field>
              <name>FLASH_FMPRE15_READ_ENABLE</name>
              <description>[31:0] Flash Read Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE0</name>
          <addressOffset>0x00001400</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 0</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE1</name>
          <addressOffset>0x00001404</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 1</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE2</name>
          <addressOffset>0x00001408</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 2</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE3</name>
          <addressOffset>0x0000140C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 3</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE4</name>
          <addressOffset>0x00001410</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 4</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE5</name>
          <addressOffset>0x00001414</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 5</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE6</name>
          <addressOffset>0x00001418</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 6</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE7</name>
          <addressOffset>0x0000141C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 7</description>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE8</name>
          <addressOffset>0x00001420</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 8</description>
          <fields>
            <field>
              <name>FLASH_FMPPE8_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE9</name>
          <addressOffset>0x00001424</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 9</description>
          <fields>
            <field>
              <name>FLASH_FMPPE9_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE10</name>
          <addressOffset>0x00001428</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 10</description>
          <fields>
            <field>
              <name>FLASH_FMPPE10_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE11</name>
          <addressOffset>0x0000142C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 11</description>
          <fields>
            <field>
              <name>FLASH_FMPPE11_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE12</name>
          <addressOffset>0x00001430</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 12</description>
          <fields>
            <field>
              <name>FLASH_FMPPE12_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE13</name>
          <addressOffset>0x00001434</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 13</description>
          <fields>
            <field>
              <name>FLASH_FMPPE13_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE14</name>
          <addressOffset>0x00001438</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 14</description>
          <fields>
            <field>
              <name>FLASH_FMPPE14_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>FLASH_FMPPE15</name>
          <addressOffset>0x0000143C</addressOffset>
          <size>32</size>
          <description>Flash Memory Protection Program Enable 15</description>
          <fields>
            <field>
              <name>FLASH_FMPPE15_PROG_ENABLE</name>
              <description>[31:0] Flash Programming Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYSCTL</name>
      <baseAddress>0x400FE000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>System Control register addresses</description>
      <registers>
        <register>
          <name>SYSCTL_DID0</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>Device Identification 0</description>
          <fields>
            <field>
              <name>SYSCTL_DID0_MIN</name>
              <description>[7:0] Minor Revision</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID0_MIN_0</name>
                  <value>0x00000000</value>
                  <description>Initial device, or a major revision update</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID0_MIN_1</name>
                  <value>0x00000001</value>
                  <description>First metal layer change</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID0_MIN_2</name>
                  <value>0x00000002</value>
                  <description>Second metal layer change</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID0_MAJ</name>
              <description>[15:8] Major Revision</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID0_MAJ_REVA</name>
                  <value>0x00000000</value>
                  <description>Revision A (initial device)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID0_MAJ_REVB</name>
                  <value>0x00000100</value>
                  <description>Revision B (first base layer revision)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID0_MAJ_REVC</name>
                  <value>0x00000200</value>
                  <description>Revision C (second base layer revision)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID0_CLASS</name>
              <description>[23:16] Device Class</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID0_CLASS_TM4C129</name>
                  <value>0x000A0000</value>
                  <description>Tiva(TM) TM4C129-class microcontrollers</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID0_VER</name>
              <description>[30:28] DID0 Version</description>
              <bitWidth>3</bitWidth>
              <bitOffset>28</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID0_VER_1</name>
                  <value>0x10000000</value>
                  <description>Second version of the DID0 register format.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DID1</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>Device Identification 1</description>
          <fields>
            <field>
              <name>SYSCTL_DID1_QUAL</name>
              <description>[1:0] Qualification Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID1_QUAL_ES</name>
                  <value>0x00000000</value>
                  <description>Engineering Sample (unqualified)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_QUAL_PP</name>
                  <value>0x00000001</value>
                  <description>Pilot Production (unqualified)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_QUAL_FQ</name>
                  <value>0x00000002</value>
                  <description>Fully Qualified</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID1_ROHS</name>
              <description>[2:2] RoHS-Compliance</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DID1_PKG</name>
              <description>[4:3] Package Type</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PKG_QFP</name>
                  <value>0x00000008</value>
                  <description>QFP package</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PKG_BGA</name>
                  <value>0x00000010</value>
                  <description>BGA package</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID1_TEMP</name>
              <description>[7:5] Temperature Range</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID1_TEMP_C</name>
                  <value>0x00000000</value>
                  <description>Commercial temperature range</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_TEMP_I</name>
                  <value>0x00000020</value>
                  <description>Industrial temperature range</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_TEMP_E</name>
                  <value>0x00000040</value>
                  <description>Extended temperature range</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID1_PINCNT</name>
              <description>[15:13] Package Pin Count</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PINCNT_100</name>
                  <value>0x00004000</value>
                  <description>100-pin LQFP package</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PINCNT_64</name>
                  <value>0x00006000</value>
                  <description>64-pin LQFP package</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PINCNT_144</name>
                  <value>0x00008000</value>
                  <description>144-pin LQFP package</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PINCNT_157</name>
                  <value>0x0000A000</value>
                  <description>157-pin BGA package</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DID1_PINCNT_128</name>
                  <value>0x0000C000</value>
                  <description>128-pin TQFP package</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DID1_PRTNO</name>
              <description>[23:16] Part Number</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DID1_FAM</name>
              <description>[27:24] Family</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DID1_VER</name>
              <description>[31:28] DID1 Version</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PTBOCTL</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>Power-Temp Brown Out Control</description>
          <fields>
            <field>
              <name>SYSCTL_PTBOCTL_VDD_UBOR</name>
              <description>[1:0] VDD (VDDS) under BOR Event Action</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDD_UBOR_NONE</name>
                  <value>0x00000000</value>
                  <description>No Action</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDD_UBOR_SYSINT</name>
                  <value>0x00000001</value>
                  <description>System control interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDD_UBOR_NMI</name>
                  <value>0x00000002</value>
                  <description>NMI</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDD_UBOR_RST</name>
                  <value>0x00000003</value>
                  <description>Reset</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_PTBOCTL_VDDA_UBOR</name>
              <description>[9:8] VDDA under BOR Event Action</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDDA_UBOR_NONE</name>
                  <value>0x00000000</value>
                  <description>No Action</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT</name>
                  <value>0x00000100</value>
                  <description>System control interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDDA_UBOR_NMI</name>
                  <value>0x00000200</value>
                  <description>NMI</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PTBOCTL_VDDA_UBOR_RST</name>
                  <value>0x00000300</value>
                  <description>Reset</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RIS</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SYSCTL_RIS_BORRIS</name>
              <description>[1:1] Brown-Out Reset Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RIS_MOFRIS</name>
              <description>[3:3] Main Oscillator Failure Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RIS_PLLLRIS</name>
              <description>[6:6] PLL Lock Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RIS_MOSCPUPRIS</name>
              <description>[8:8] MOSC Power Up Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_IMC</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>Interrupt Mask Control</description>
          <fields>
            <field>
              <name>SYSCTL_IMC_BORIM</name>
              <description>[1:1] Brown-Out Reset Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_IMC_MOFIM</name>
              <description>[3:3] Main Oscillator Failure Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_IMC_PLLLIM</name>
              <description>[6:6] PLL Lock Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_IMC_MOSCPUPIM</name>
              <description>[8:8] MOSC Power Up Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_MISC</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>Masked Interrupt Status and Clear</description>
          <fields>
            <field>
              <name>SYSCTL_MISC_BORMIS</name>
              <description>[1:1] BOR Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MISC_MOFMIS</name>
              <description>[3:3] Main Oscillator Failure Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MISC_PLLLMIS</name>
              <description>[6:6] PLL Lock Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MISC_MOSCPUPMIS</name>
              <description>[8:8] MOSC Power Up Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RESC</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>Reset Cause</description>
          <fields>
            <field>
              <name>SYSCTL_RESC_EXT</name>
              <description>[0:0] External Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_POR</name>
              <description>[1:1] Power-On Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_BOR</name>
              <description>[2:2] Brown-Out Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_WDT0</name>
              <description>[3:3] Watchdog Timer 0 Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_SW</name>
              <description>[4:4] Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_WDT1</name>
              <description>[5:5] Watchdog Timer 1 Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_HSSR</name>
              <description>[12:12] HSSR Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RESC_MOSCFAIL</name>
              <description>[16:16] MOSC Failure Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PWRTC</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>Power-Temperature Cause</description>
          <fields>
            <field>
              <name>SYSCTL_PWRTC_VDD_UBOR</name>
              <description>[0:0] VDD Under BOR Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PWRTC_VDDA_UBOR</name>
              <description>[4:4] VDDA Under BOR Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_NMIC</name>
          <addressOffset>0x00000064</addressOffset>
          <size>32</size>
          <description>NMI Cause Register</description>
          <fields>
            <field>
              <name>SYSCTL_NMIC_EXTERNAL</name>
              <description>[0:0] External Pin NMI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_NMIC_POWER</name>
              <description>[2:2] Power/Brown Out Event NMI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_NMIC_WDT0</name>
              <description>[3:3] Watch Dog Timer (WDT) 0 NMI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_NMIC_WDT1</name>
              <description>[5:5] Watch Dog Timer (WDT) 1 NMI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_NMIC_TAMPER</name>
              <description>[9:9] Tamper Event NMI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_NMIC_MOSCFAIL</name>
              <description>[16:16] MOSC Failure NMI</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_MOSCCTL</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>32</size>
          <description>Main Oscillator Control</description>
          <fields>
            <field>
              <name>SYSCTL_MOSCCTL_CVAL</name>
              <description>[0:0] Clock Validation for MOSC</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MOSCCTL_MOSCIM</name>
              <description>[1:1] MOSC Failure Action</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MOSCCTL_NOXTAL</name>
              <description>[2:2] No Crystal Connected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MOSCCTL_PWRDN</name>
              <description>[3:3] Power Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MOSCCTL_OSCRNG</name>
              <description>[4:4] Oscillator Range</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RSCLKCFG</name>
          <addressOffset>0x000000B0</addressOffset>
          <size>32</size>
          <description>Run and Sleep Mode Configuration Register</description>
          <fields>
            <field>
              <name>SYSCTL_RSCLKCFG_PSYSDIV</name>
              <description>[9:0] PLL System Clock Divisor</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_OSYSDIV</name>
              <description>[19:10] Oscillator System Clock Divisor</description>
              <bitWidth>10</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_OSCSRC</name>
              <description>[23:20] Oscillator Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_RSCLKCFG_OSCSRC_PIOSC</name>
                  <value>0x00000000</value>
                  <description>PIOSC is oscillator source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RSCLKCFG_OSCSRC_LFIOSC</name>
                  <value>0x00200000</value>
                  <description>LFIOSC is oscillator source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RSCLKCFG_OSCSRC_MOSC</name>
                  <value>0x00300000</value>
                  <description>MOSC is oscillator source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RSCLKCFG_OSCSRC_RTC</name>
                  <value>0x00400000</value>
                  <description>Hibernation Module RTC Oscillator (RTCOSC)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_PLLSRC</name>
              <description>[27:24] PLL Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_RSCLKCFG_PLLSRC_PIOSC</name>
                  <value>0x00000000</value>
                  <description>PIOSC is PLL input clock source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RSCLKCFG_PLLSRC_MOSC</name>
                  <value>0x03000000</value>
                  <description>MOSC is the PLL input clock source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_USEPLL</name>
              <description>[28:28] Use PLL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_ACG</name>
              <description>[29:29] Auto Clock Gating</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_NEWFREQ</name>
              <description>[30:30] New PLLFREQ Accept</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RSCLKCFG_MEMTIMU</name>
              <description>[31:31] Memory Timing Register Update</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_MEMTIM0</name>
          <addressOffset>0x000000C0</addressOffset>
          <size>32</size>
          <description>Memory Timing Parameter Register 0 for Main Flash and EEPROM</description>
          <fields>
            <field>
              <name>SYSCTL_MEMTIM0_FWS</name>
              <description>[3:0] Flash Wait State</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MEMTIM0_FBCE</name>
              <description>[5:5] Flash Bank Clock Edge</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MEMTIM0_FBCHT</name>
              <description>[9:6] Flash Bank Clock High Time</description>
              <bitWidth>4</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_0_5</name>
                  <value>0x00000000</value>
                  <description>1/2 system clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_1</name>
                  <value>0x00000040</value>
                  <description>1 system clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_1_5</name>
                  <value>0x00000080</value>
                  <description>1.5 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_2</name>
                  <value>0x000000C0</value>
                  <description>2 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_2_5</name>
                  <value>0x00000100</value>
                  <description>2.5 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_3</name>
                  <value>0x00000140</value>
                  <description>3 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_3_5</name>
                  <value>0x00000180</value>
                  <description>3.5 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_4</name>
                  <value>0x000001C0</value>
                  <description>4 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_FBCHT_4_5</name>
                  <value>0x00000200</value>
                  <description>4.5 system clock periods</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_MEMTIM0_EWS</name>
              <description>[19:16] EEPROM Wait States</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MEMTIM0_EBCE</name>
              <description>[21:21] EEPROM Bank Clock Edge</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>SYSCTL_MEMTIM0_EBCHT</name>
              <description>[25:22] EEPROM Clock High Time</description>
              <bitWidth>4</bitWidth>
              <bitOffset>22</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_0_5</name>
                  <value>0x00000000</value>
                  <description>1/2 system clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_1</name>
                  <value>0x00400000</value>
                  <description>1 system clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_1_5</name>
                  <value>0x00800000</value>
                  <description>1.5 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_2</name>
                  <value>0x00C00000</value>
                  <description>2 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_2_5</name>
                  <value>0x01000000</value>
                  <description>2.5 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_3</name>
                  <value>0x01400000</value>
                  <description>3 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_3_5</name>
                  <value>0x01800000</value>
                  <description>3.5 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_4</name>
                  <value>0x01C00000</value>
                  <description>4 system clock periods</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_MEMTIM0_EBCHT_4_5</name>
                  <value>0x02000000</value>
                  <description>4.5 system clock periods</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_ALTCLKCFG</name>
          <addressOffset>0x00000138</addressOffset>
          <size>32</size>
          <description>Alternate Clock Configuration</description>
          <fields>
            <field>
              <name>SYSCTL_ALTCLKCFG_ALTCLK</name>
              <description>[3:0] Alternate Clock Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_ALTCLKCFG_ALTCLK_PIOSC</name>
                  <value>0x00000000</value>
                  <description>PIOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC</name>
                  <value>0x00000003</value>
                  <description>Hibernation Module Real-time clock output (RTCOSC)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC</name>
                  <value>0x00000004</value>
                  <description>Low-frequency internal oscillator (LFIOSC)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DSCLKCFG</name>
          <addressOffset>0x00000144</addressOffset>
          <size>32</size>
          <description>Deep Sleep Clock Configuration Register</description>
          <fields>
            <field>
              <name>SYSCTL_DSCLKCFG_DSSYSDIV</name>
              <description>[9:0] Deep Sleep Clock Divisor</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DSCLKCFG_DSOSCSRC</name>
              <description>[23:20] Deep Sleep Oscillator Source</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC</name>
                  <value>0x00000000</value>
                  <description>PIOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC</name>
                  <value>0x00200000</value>
                  <description>LFIOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DSCLKCFG_DSOSCSRC_MOSC</name>
                  <value>0x00300000</value>
                  <description>MOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DSCLKCFG_DSOSCSRC_RTC</name>
                  <value>0x00400000</value>
                  <description>Hibernation Module RTCOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DSCLKCFG_MOSCDPD</name>
              <description>[30:30] MOSC Disable Power Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DSCLKCFG_PIOSCPD</name>
              <description>[31:31] PIOSC Power Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DIVSCLK</name>
          <addressOffset>0x00000148</addressOffset>
          <size>32</size>
          <description>Divisor and Source Clock Configuration</description>
          <fields>
            <field>
              <name>SYSCTL_DIVSCLK_DIV</name>
              <description>[7:0] Divisor Value</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DIVSCLK_SRC</name>
              <description>[17:16] Clock Source</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DIVSCLK_SRC_SYSCLK</name>
                  <value>0x00000000</value>
                  <description>System Clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DIVSCLK_SRC_PIOSC</name>
                  <value>0x00010000</value>
                  <description>PIOSC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DIVSCLK_SRC_MOSC</name>
                  <value>0x00020000</value>
                  <description>MOSC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DIVSCLK_EN</name>
              <description>[31:31] DIVSCLK Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SYSPROP</name>
          <addressOffset>0x0000014C</addressOffset>
          <size>32</size>
          <description>System Properties</description>
          <fields>
            <field>
              <name>SYSCTL_SYSPROP_FPU</name>
              <description>[0:0] FPU Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PIOSCCAL</name>
          <addressOffset>0x00000150</addressOffset>
          <size>32</size>
          <description>Precision Internal Oscillator Calibration</description>
          <fields>
            <field>
              <name>SYSCTL_PIOSCCAL_UT</name>
              <description>[6:0] User Trim Value</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PIOSCCAL_UPDATE</name>
              <description>[8:8] Update Trim</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PIOSCCAL_CAL</name>
              <description>[9:9] Start Calibration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PIOSCCAL_UTEN</name>
              <description>[31:31] Use User Trim Value</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PIOSCSTAT</name>
          <addressOffset>0x00000154</addressOffset>
          <size>32</size>
          <description>Precision Internal Oscillator Statistics</description>
          <fields>
            <field>
              <name>SYSCTL_PIOSCSTAT_CT</name>
              <description>[6:0] Calibration Trim Value</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PIOSCSTAT_CR</name>
              <description>[9:8] Calibration Result</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_PIOSCSTAT_CRNONE</name>
                  <value>0x00000000</value>
                  <description>Calibration has not been attempted</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PIOSCSTAT_CRPASS</name>
                  <value>0x00000100</value>
                  <description>The last calibration operation completed to meet 1% accuracy</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_PIOSCSTAT_CRFAIL</name>
                  <value>0x00000200</value>
                  <description>The last calibration operation failed to meet 1% accuracy</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_PIOSCSTAT_DT</name>
              <description>[22:16] Default Trim Value</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PLLFREQ0</name>
          <addressOffset>0x00000160</addressOffset>
          <size>32</size>
          <description>PLL Frequency 0</description>
          <fields>
            <field>
              <name>SYSCTL_PLLFREQ0_MINT</name>
              <description>[9:0] PLL M Integer Value</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PLLFREQ0_MFRAC</name>
              <description>[19:10] PLL M Fractional Value</description>
              <bitWidth>10</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PLLFREQ0_PLLPWR</name>
              <description>[23:23] PLL Power</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PLLFREQ1</name>
          <addressOffset>0x00000164</addressOffset>
          <size>32</size>
          <description>PLL Frequency 1</description>
          <fields>
            <field>
              <name>SYSCTL_PLLFREQ1_N</name>
              <description>[4:0] PLL N Value</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PLLFREQ1_Q</name>
              <description>[12:8] PLL Q Value</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PLLSTAT</name>
          <addressOffset>0x00000168</addressOffset>
          <size>32</size>
          <description>PLL Status</description>
          <fields>
            <field>
              <name>SYSCTL_PLLSTAT_LOCK</name>
              <description>[0:0] PLL Lock</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SLPPWRCFG</name>
          <addressOffset>0x00000188</addressOffset>
          <size>32</size>
          <description>Sleep Power Configuration</description>
          <fields>
            <field>
              <name>SYSCTL_SLPPWRCFG_SRAMPM</name>
              <description>[1:0] SRAM Power Modes</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_SLPPWRCFG_SRAMPM_NRM</name>
                  <value>0x00000000</value>
                  <description>Active Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_SLPPWRCFG_SRAMPM_SBY</name>
                  <value>0x00000001</value>
                  <description>Standby Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_SLPPWRCFG_SRAMPM_LP</name>
                  <value>0x00000003</value>
                  <description>Low Power Mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_SLPPWRCFG_FLASHPM</name>
              <description>[5:4] Flash Power Modes</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_SLPPWRCFG_FLASHPM_NRM</name>
                  <value>0x00000000</value>
                  <description>Active Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_SLPPWRCFG_FLASHPM_SLP</name>
                  <value>0x00000020</value>
                  <description>Low Power Mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DSLPPWRCFG</name>
          <addressOffset>0x0000018C</addressOffset>
          <size>32</size>
          <description>Deep-Sleep Power Configuration</description>
          <fields>
            <field>
              <name>SYSCTL_DSLPPWRCFG_SRAMPM</name>
              <description>[1:0] SRAM Power Modes</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DSLPPWRCFG_SRAMPM_NRM</name>
                  <value>0x00000000</value>
                  <description>Active Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DSLPPWRCFG_SRAMPM_SBY</name>
                  <value>0x00000001</value>
                  <description>Standby Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DSLPPWRCFG_SRAMPM_LP</name>
                  <value>0x00000003</value>
                  <description>Low Power Mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DSLPPWRCFG_FLASHPM</name>
              <description>[5:4] Flash Power Modes</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_DSLPPWRCFG_FLASHPM_NRM</name>
                  <value>0x00000000</value>
                  <description>Active Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_DSLPPWRCFG_FLASHPM_SLP</name>
                  <value>0x00000020</value>
                  <description>Low Power Mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_DSLPPWRCFG_TSPD</name>
              <description>[8:8] Temperature Sense Power Down</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DSLPPWRCFG_LDOSM</name>
              <description>[9:9] LDO Sleep Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_NVMSTAT</name>
          <addressOffset>0x000001A0</addressOffset>
          <size>32</size>
          <description>Non-Volatile Memory Information</description>
          <fields>
            <field>
              <name>SYSCTL_NVMSTAT_FWB</name>
              <description>[0:0] 32 Word Flash Write Buffer Available</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_LDOSPCTL</name>
          <addressOffset>0x000001B4</addressOffset>
          <size>32</size>
          <description>LDO Sleep Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_LDOSPCTL_VLDO</name>
              <description>[7:0] LDO Output Voltage</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_0_90V</name>
                  <value>0x00000012</value>
                  <description>0.90 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_0_95V</name>
                  <value>0x00000013</value>
                  <description>0.95 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_1_00V</name>
                  <value>0x00000014</value>
                  <description>1.00 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_1_05V</name>
                  <value>0x00000015</value>
                  <description>1.05 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_1_10V</name>
                  <value>0x00000016</value>
                  <description>1.10 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_1_15V</name>
                  <value>0x00000017</value>
                  <description>1.15 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDOSPCTL_VLDO_1_20V</name>
                  <value>0x00000018</value>
                  <description>1.20 V</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_LDOSPCTL_VADJEN</name>
              <description>[31:31] Voltage Adjust Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_LDODPCTL</name>
          <addressOffset>0x000001BC</addressOffset>
          <size>32</size>
          <description>LDO Deep-Sleep Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_LDODPCTL_VLDO</name>
              <description>[7:0] LDO Output Voltage</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_0_90V</name>
                  <value>0x00000012</value>
                  <description>0.90 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_0_95V</name>
                  <value>0x00000013</value>
                  <description>0.95 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_00V</name>
                  <value>0x00000014</value>
                  <description>1.00 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_05V</name>
                  <value>0x00000015</value>
                  <description>1.05 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_10V</name>
                  <value>0x00000016</value>
                  <description>1.10 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_15V</name>
                  <value>0x00000017</value>
                  <description>1.15 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_20V</name>
                  <value>0x00000018</value>
                  <description>1.20 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_25V</name>
                  <value>0x00000019</value>
                  <description>1.25 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_30V</name>
                  <value>0x0000001A</value>
                  <description>1.30 V</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_LDODPCTL_VLDO_1_35V</name>
                  <value>0x0000001B</value>
                  <description>1.35 V</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_LDODPCTL_VADJEN</name>
              <description>[31:31] Voltage Adjust Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RESBEHAVCTL</name>
          <addressOffset>0x000001D8</addressOffset>
          <size>32</size>
          <description>Reset Behavior Control Register</description>
          <fields>
            <field>
              <name>SYSCTL_RESBEHAVCTL_EXTRES</name>
              <description>[1:0] External RST Pin Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_EXTRES_SYSRST</name>
                  <value>0x00000002</value>
                  <description>External RST assertion issues a system reset. The application starts within 10 us</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_EXTRES_POR</name>
                  <value>0x00000003</value>
                  <description>External RST assertion issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_RESBEHAVCTL_BOR</name>
              <description>[3:2] BOR Reset operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_BOR_SYSRST</name>
                  <value>0x00000008</value>
                  <description>Brown Out Reset issues system reset. The application starts within 10 us</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_BOR_POR</name>
                  <value>0x0000000C</value>
                  <description>Brown Out Reset issues a simulated POR sequence. The application starts less than 500 us after deassertion (Default)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_RESBEHAVCTL_WDOG0</name>
              <description>[5:4] Watchdog 0 Reset Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_WDOG0_SYSRST</name>
                  <value>0x00000020</value>
                  <description>Watchdog 0 issues a system reset. The application starts within 10 us</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_WDOG0_POR</name>
                  <value>0x00000030</value>
                  <description>Watchdog 0 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_RESBEHAVCTL_WDOG1</name>
              <description>[7:6] Watchdog 1 Reset Operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_WDOG1_SYSRST</name>
                  <value>0x00000080</value>
                  <description>Watchdog 1 issues a system reset. The application starts within 10 us</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_RESBEHAVCTL_WDOG1_POR</name>
                  <value>0x000000C0</value>
                  <description>Watchdog 1 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_HSSR</name>
          <addressOffset>0x000001F4</addressOffset>
          <size>32</size>
          <description>Hardware System Service Request</description>
          <fields>
            <field>
              <name>SYSCTL_HSSR_CDOFF</name>
              <description>[23:0] Command Descriptor Pointer</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_HSSR_KEY</name>
              <description>[31:24] Write Key</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_USBPDS</name>
          <addressOffset>0x00000280</addressOffset>
          <size>32</size>
          <description>USB Power Domain Status</description>
          <fields>
            <field>
              <name>SYSCTL_USBPDS_PWRSTAT</name>
              <description>[1:0] Power Domain Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_USBPDS_PWRSTAT_OFF</name>
                  <value>0x00000000</value>
                  <description>OFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_USBPDS_PWRSTAT_ON</name>
                  <value>0x00000003</value>
                  <description>ON</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_USBPDS_MEMSTAT</name>
              <description>[3:2] Memory Array Power Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_USBPDS_MEMSTAT_OFF</name>
                  <value>0x00000000</value>
                  <description>Array OFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_USBPDS_MEMSTAT_RETAIN</name>
                  <value>0x00000004</value>
                  <description>SRAM Retention</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_USBPDS_MEMSTAT_ON</name>
                  <value>0x0000000C</value>
                  <description>Array On</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_USBMPC</name>
          <addressOffset>0x00000284</addressOffset>
          <size>32</size>
          <description>USB Memory Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_USBMPC_PWRCTL</name>
              <description>[1:0] Memory Array Power Control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_USBMPC_PWRCTL_OFF</name>
                  <value>0x00000000</value>
                  <description>Array OFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_USBMPC_PWRCTL_RETAIN</name>
                  <value>0x00000001</value>
                  <description>SRAM Retention</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_USBMPC_PWRCTL_ON</name>
                  <value>0x00000003</value>
                  <description>Array On</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_EMACPDS</name>
          <addressOffset>0x00000288</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Power Domain Status</description>
          <fields>
            <field>
              <name>SYSCTL_EMACPDS_PWRSTAT</name>
              <description>[1:0] Power Domain Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_EMACPDS_PWRSTAT_OFF</name>
                  <value>0x00000000</value>
                  <description>OFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_EMACPDS_PWRSTAT_ON</name>
                  <value>0x00000003</value>
                  <description>ON</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSCTL_EMACPDS_MEMSTAT</name>
              <description>[3:2] Memory Array Power Status</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_EMACPDS_MEMSTAT_OFF</name>
                  <value>0x00000000</value>
                  <description>Array OFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_EMACPDS_MEMSTAT_ON</name>
                  <value>0x0000000C</value>
                  <description>Array On</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_EMACMPC</name>
          <addressOffset>0x0000028C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Memory Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_EMACMPC_PWRCTL</name>
              <description>[1:0] Memory Array Power Control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSCTL_EMACMPC_PWRCTL_OFF</name>
                  <value>0x00000000</value>
                  <description>Array OFF</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSCTL_EMACMPC_PWRCTL_ON</name>
                  <value>0x00000003</value>
                  <description>Array On</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPWD</name>
          <addressOffset>0x00000300</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPWD_P0</name>
              <description>[0:0] Watchdog Timer 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPWD_P1</name>
              <description>[1:1] Watchdog Timer 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPTIMER</name>
          <addressOffset>0x00000304</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPTIMER_P0</name>
              <description>[0:0] 16/32-Bit General-Purpose Timer 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P1</name>
              <description>[1:1] 16/32-Bit General-Purpose Timer 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P2</name>
              <description>[2:2] 16/32-Bit General-Purpose Timer 2 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P3</name>
              <description>[3:3] 16/32-Bit General-Purpose Timer 3 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P4</name>
              <description>[4:4] 16/32-Bit General-Purpose Timer 4 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P5</name>
              <description>[5:5] 16/32-Bit General-Purpose Timer 5 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P6</name>
              <description>[6:6] 16/32-Bit General-Purpose Timer 6 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPTIMER_P7</name>
              <description>[7:7] 16/32-Bit General-Purpose Timer 7 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPGPIO</name>
          <addressOffset>0x00000308</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPGPIO_P0</name>
              <description>[0:0] GPIO Port A Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P1</name>
              <description>[1:1] GPIO Port B Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P2</name>
              <description>[2:2] GPIO Port C Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P3</name>
              <description>[3:3] GPIO Port D Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P4</name>
              <description>[4:4] GPIO Port E Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P5</name>
              <description>[5:5] GPIO Port F Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P6</name>
              <description>[6:6] GPIO Port G Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P7</name>
              <description>[7:7] GPIO Port H Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P8</name>
              <description>[8:8] GPIO Port J Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P9</name>
              <description>[9:9] GPIO Port K Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P10</name>
              <description>[10:10] GPIO Port L Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P11</name>
              <description>[11:11] GPIO Port M Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P12</name>
              <description>[12:12] GPIO Port N Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P13</name>
              <description>[13:13] GPIO Port P Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPGPIO_P14</name>
              <description>[14:14] GPIO Port Q Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPDMA</name>
          <addressOffset>0x0000030C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPDMA_P0</name>
              <description>[0:0] uDMA Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPEPI</name>
          <addressOffset>0x00000310</addressOffset>
          <size>32</size>
          <description>EPI Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPEPI_P0</name>
              <description>[0:0] EPI Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPHIB</name>
          <addressOffset>0x00000314</addressOffset>
          <size>32</size>
          <description>Hibernation Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPHIB_P0</name>
              <description>[0:0] Hibernation Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPUART</name>
          <addressOffset>0x00000318</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPUART_P0</name>
              <description>[0:0] UART Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P1</name>
              <description>[1:1] UART Module 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P2</name>
              <description>[2:2] UART Module 2 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P3</name>
              <description>[3:3] UART Module 3 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P4</name>
              <description>[4:4] UART Module 4 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P5</name>
              <description>[5:5] UART Module 5 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P6</name>
              <description>[6:6] UART Module 6 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPUART_P7</name>
              <description>[7:7] UART Module 7 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPSSI</name>
          <addressOffset>0x0000031C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPSSI_P0</name>
              <description>[0:0] SSI Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPSSI_P1</name>
              <description>[1:1] SSI Module 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPSSI_P2</name>
              <description>[2:2] SSI Module 2 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPSSI_P3</name>
              <description>[3:3] SSI Module 3 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPI2C</name>
          <addressOffset>0x00000320</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPI2C_P0</name>
              <description>[0:0] I2C Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P1</name>
              <description>[1:1] I2C Module 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P2</name>
              <description>[2:2] I2C Module 2 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P3</name>
              <description>[3:3] I2C Module 3 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P4</name>
              <description>[4:4] I2C Module 4 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P5</name>
              <description>[5:5] I2C Module 5 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P6</name>
              <description>[6:6] I2C Module 6 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P7</name>
              <description>[7:7] I2C Module 7 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P8</name>
              <description>[8:8] I2C Module 8 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPI2C_P9</name>
              <description>[9:9] I2C Module 9 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPUSB</name>
          <addressOffset>0x00000328</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPUSB_P0</name>
              <description>[0:0] USB Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPEPHY</name>
          <addressOffset>0x00000330</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPEPHY_P0</name>
              <description>[0:0] Ethernet PHY Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPCAN</name>
          <addressOffset>0x00000334</addressOffset>
          <size>32</size>
          <description>Controller Area Network Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPCAN_P0</name>
              <description>[0:0] CAN Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPCAN_P1</name>
              <description>[1:1] CAN Module 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPADC</name>
          <addressOffset>0x00000338</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPADC_P0</name>
              <description>[0:0] ADC Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PPADC_P1</name>
              <description>[1:1] ADC Module 1 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPACMP</name>
          <addressOffset>0x0000033C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPACMP_P0</name>
              <description>[0:0] Analog Comparator Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPPWM</name>
          <addressOffset>0x00000340</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPPWM_P0</name>
              <description>[0:0] PWM Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPQEI</name>
          <addressOffset>0x00000344</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPQEI_P0</name>
              <description>[0:0] QEI Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPLPC</name>
          <addressOffset>0x00000348</addressOffset>
          <size>32</size>
          <description>Low Pin Count Interface Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPLPC_P0</name>
              <description>[0:0] LPC Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPPECI</name>
          <addressOffset>0x00000350</addressOffset>
          <size>32</size>
          <description>Platform Environment Control Interface Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPPECI_P0</name>
              <description>[0:0] PECI Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPFAN</name>
          <addressOffset>0x00000354</addressOffset>
          <size>32</size>
          <description>Fan Control Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPFAN_P0</name>
              <description>[0:0] FAN Module 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPEEPROM</name>
          <addressOffset>0x00000358</addressOffset>
          <size>32</size>
          <description>EEPROM Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPEEPROM_P0</name>
              <description>[0:0] EEPROM Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPWTIMER</name>
          <addressOffset>0x0000035C</addressOffset>
          <size>32</size>
          <description>32/64-Bit Wide General-Purpose Timer Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPWTIMER_P0</name>
              <description>[0:0] 32/64-Bit Wide General-Purpose Timer 0 Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPRTS</name>
          <addressOffset>0x00000370</addressOffset>
          <size>32</size>
          <description>Remote Temperature Sensor Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPRTS_P0</name>
              <description>[0:0] RTS Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPCCM</name>
          <addressOffset>0x00000374</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPCCM_P0</name>
              <description>[0:0] CRC and Cryptographic Modules Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPLCD</name>
          <addressOffset>0x00000390</addressOffset>
          <size>32</size>
          <description>LCD Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPLCD_P0</name>
              <description>[0:0] LCD Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPOWIRE</name>
          <addressOffset>0x00000398</addressOffset>
          <size>32</size>
          <description>1-Wire Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPOWIRE_P0</name>
              <description>[0:0] 1-Wire Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPEMAC</name>
          <addressOffset>0x0000039C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPEMAC_P0</name>
              <description>[0:0] Ethernet Controller Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PPHIM</name>
          <addressOffset>0x000003A4</addressOffset>
          <size>32</size>
          <description>Human Interface Master Peripheral Present</description>
          <fields>
            <field>
              <name>SYSCTL_PPHIM_P0</name>
              <description>[0:0] HIM Module Present</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRWD</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRWD_R0</name>
              <description>[0:0] Watchdog Timer 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRWD_R1</name>
              <description>[1:1] Watchdog Timer 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRTIMER</name>
          <addressOffset>0x00000504</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRTIMER_R0</name>
              <description>[0:0] 16/32-Bit General-Purpose Timer 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R1</name>
              <description>[1:1] 16/32-Bit General-Purpose Timer 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R2</name>
              <description>[2:2] 16/32-Bit General-Purpose Timer 2 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R3</name>
              <description>[3:3] 16/32-Bit General-Purpose Timer 3 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R4</name>
              <description>[4:4] 16/32-Bit General-Purpose Timer 4 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R5</name>
              <description>[5:5] 16/32-Bit General-Purpose Timer 5 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R6</name>
              <description>[6:6] 16/32-Bit General-Purpose Timer 6 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRTIMER_R7</name>
              <description>[7:7] 16/32-Bit General-Purpose Timer 7 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRGPIO</name>
          <addressOffset>0x00000508</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRGPIO_R0</name>
              <description>[0:0] GPIO Port A Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R1</name>
              <description>[1:1] GPIO Port B Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R2</name>
              <description>[2:2] GPIO Port C Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R3</name>
              <description>[3:3] GPIO Port D Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R4</name>
              <description>[4:4] GPIO Port E Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R5</name>
              <description>[5:5] GPIO Port F Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R6</name>
              <description>[6:6] GPIO Port G Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R7</name>
              <description>[7:7] GPIO Port H Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R8</name>
              <description>[8:8] GPIO Port J Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R9</name>
              <description>[9:9] GPIO Port K Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R10</name>
              <description>[10:10] GPIO Port L Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R11</name>
              <description>[11:11] GPIO Port M Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R12</name>
              <description>[12:12] GPIO Port N Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R13</name>
              <description>[13:13] GPIO Port P Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRGPIO_R14</name>
              <description>[14:14] GPIO Port Q Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRDMA</name>
          <addressOffset>0x0000050C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRDMA_R0</name>
              <description>[0:0] uDMA Module Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SREPI</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>EPI Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SREPI_R0</name>
              <description>[0:0] EPI Module Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRHIB</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>Hibernation Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRHIB_R0</name>
              <description>[0:0] Hibernation Module Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRUART</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRUART_R0</name>
              <description>[0:0] UART Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R1</name>
              <description>[1:1] UART Module 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R2</name>
              <description>[2:2] UART Module 2 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R3</name>
              <description>[3:3] UART Module 3 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R4</name>
              <description>[4:4] UART Module 4 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R5</name>
              <description>[5:5] UART Module 5 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R6</name>
              <description>[6:6] UART Module 6 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRUART_R7</name>
              <description>[7:7] UART Module 7 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRSSI</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRSSI_R0</name>
              <description>[0:0] SSI Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRSSI_R1</name>
              <description>[1:1] SSI Module 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRSSI_R2</name>
              <description>[2:2] SSI Module 2 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRSSI_R3</name>
              <description>[3:3] SSI Module 3 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRI2C</name>
          <addressOffset>0x00000520</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRI2C_R0</name>
              <description>[0:0] I2C Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R1</name>
              <description>[1:1] I2C Module 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R2</name>
              <description>[2:2] I2C Module 2 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R3</name>
              <description>[3:3] I2C Module 3 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R4</name>
              <description>[4:4] I2C Module 4 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R5</name>
              <description>[5:5] I2C Module 5 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R6</name>
              <description>[6:6] I2C Module 6 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R7</name>
              <description>[7:7] I2C Module 7 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R8</name>
              <description>[8:8] I2C Module 8 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRI2C_R9</name>
              <description>[9:9] I2C Module 9 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRUSB</name>
          <addressOffset>0x00000528</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRUSB_R0</name>
              <description>[0:0] USB Module Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SREPHY</name>
          <addressOffset>0x00000530</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SREPHY_R0</name>
              <description>[0:0] Ethernet PHY Module Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRCAN</name>
          <addressOffset>0x00000534</addressOffset>
          <size>32</size>
          <description>Controller Area Network Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRCAN_R0</name>
              <description>[0:0] CAN Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRCAN_R1</name>
              <description>[1:1] CAN Module 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRADC</name>
          <addressOffset>0x00000538</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRADC_R0</name>
              <description>[0:0] ADC Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SRADC_R1</name>
              <description>[1:1] ADC Module 1 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRACMP</name>
          <addressOffset>0x0000053C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRACMP_R0</name>
              <description>[0:0] Analog Comparator Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRPWM</name>
          <addressOffset>0x00000540</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRPWM_R0</name>
              <description>[0:0] PWM Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRQEI</name>
          <addressOffset>0x00000544</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRQEI_R0</name>
              <description>[0:0] QEI Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SREEPROM</name>
          <addressOffset>0x00000558</addressOffset>
          <size>32</size>
          <description>EEPROM Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SREEPROM_R0</name>
              <description>[0:0] EEPROM Module Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SRCCM</name>
          <addressOffset>0x00000574</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SRCCM_R0</name>
              <description>[0:0] CRC and Cryptographic Modules Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SREMAC</name>
          <addressOffset>0x0000059C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Software Reset</description>
          <fields>
            <field>
              <name>SYSCTL_SREMAC_R0</name>
              <description>[0:0] Ethernet Controller MAC Module 0 Software Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCWD</name>
          <addressOffset>0x00000600</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCWD_R0</name>
              <description>[0:0] Watchdog Timer 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCWD_R1</name>
              <description>[1:1] Watchdog Timer 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCTIMER</name>
          <addressOffset>0x00000604</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCTIMER_R0</name>
              <description>[0:0] 16/32-Bit General-Purpose Timer 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R1</name>
              <description>[1:1] 16/32-Bit General-Purpose Timer 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R2</name>
              <description>[2:2] 16/32-Bit General-Purpose Timer 2 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R3</name>
              <description>[3:3] 16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R4</name>
              <description>[4:4] 16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R5</name>
              <description>[5:5] 16/32-Bit General-Purpose Timer 5 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R6</name>
              <description>[6:6] 16/32-Bit General-Purpose Timer 6 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCTIMER_R7</name>
              <description>[7:7] 16/32-Bit General-Purpose Timer 7 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCGPIO</name>
          <addressOffset>0x00000608</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCGPIO_R0</name>
              <description>[0:0] GPIO Port A Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R1</name>
              <description>[1:1] GPIO Port B Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R2</name>
              <description>[2:2] GPIO Port C Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R3</name>
              <description>[3:3] GPIO Port D Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R4</name>
              <description>[4:4] GPIO Port E Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R5</name>
              <description>[5:5] GPIO Port F Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R6</name>
              <description>[6:6] GPIO Port G Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R7</name>
              <description>[7:7] GPIO Port H Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R8</name>
              <description>[8:8] GPIO Port J Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R9</name>
              <description>[9:9] GPIO Port K Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R10</name>
              <description>[10:10] GPIO Port L Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R11</name>
              <description>[11:11] GPIO Port M Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R12</name>
              <description>[12:12] GPIO Port N Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R13</name>
              <description>[13:13] GPIO Port P Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCGPIO_R14</name>
              <description>[14:14] GPIO Port Q Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCDMA</name>
          <addressOffset>0x0000060C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCDMA_R0</name>
              <description>[0:0] uDMA Module Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCEPI</name>
          <addressOffset>0x00000610</addressOffset>
          <size>32</size>
          <description>EPI Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCEPI_R0</name>
              <description>[0:0] EPI Module Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCHIB</name>
          <addressOffset>0x00000614</addressOffset>
          <size>32</size>
          <description>Hibernation Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCHIB_R0</name>
              <description>[0:0] Hibernation Module Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCUART</name>
          <addressOffset>0x00000618</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCUART_R0</name>
              <description>[0:0] UART Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R1</name>
              <description>[1:1] UART Module 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R2</name>
              <description>[2:2] UART Module 2 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R3</name>
              <description>[3:3] UART Module 3 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R4</name>
              <description>[4:4] UART Module 4 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R5</name>
              <description>[5:5] UART Module 5 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R6</name>
              <description>[6:6] UART Module 6 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCUART_R7</name>
              <description>[7:7] UART Module 7 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCSSI</name>
          <addressOffset>0x0000061C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCSSI_R0</name>
              <description>[0:0] SSI Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCSSI_R1</name>
              <description>[1:1] SSI Module 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCSSI_R2</name>
              <description>[2:2] SSI Module 2 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCSSI_R3</name>
              <description>[3:3] SSI Module 3 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCI2C</name>
          <addressOffset>0x00000620</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCI2C_R0</name>
              <description>[0:0] I2C Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R1</name>
              <description>[1:1] I2C Module 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R2</name>
              <description>[2:2] I2C Module 2 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R3</name>
              <description>[3:3] I2C Module 3 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R4</name>
              <description>[4:4] I2C Module 4 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R5</name>
              <description>[5:5] I2C Module 5 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R6</name>
              <description>[6:6] I2C Module 6 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R7</name>
              <description>[7:7] I2C Module 7 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R8</name>
              <description>[8:8] I2C Module 8 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCI2C_R9</name>
              <description>[9:9] I2C Module 9 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCUSB</name>
          <addressOffset>0x00000628</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCUSB_R0</name>
              <description>[0:0] USB Module Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCEPHY</name>
          <addressOffset>0x00000630</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCEPHY_R0</name>
              <description>[0:0] Ethernet PHY Module Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCCAN</name>
          <addressOffset>0x00000634</addressOffset>
          <size>32</size>
          <description>Controller Area Network Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCCAN_R0</name>
              <description>[0:0] CAN Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCCAN_R1</name>
              <description>[1:1] CAN Module 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCADC</name>
          <addressOffset>0x00000638</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCADC_R0</name>
              <description>[0:0] ADC Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_RCGCADC_R1</name>
              <description>[1:1] ADC Module 1 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCACMP</name>
          <addressOffset>0x0000063C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCACMP_R0</name>
              <description>[0:0] Analog Comparator Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCPWM</name>
          <addressOffset>0x00000640</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCPWM_R0</name>
              <description>[0:0] PWM Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCQEI</name>
          <addressOffset>0x00000644</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCQEI_R0</name>
              <description>[0:0] QEI Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCEEPROM</name>
          <addressOffset>0x00000658</addressOffset>
          <size>32</size>
          <description>EEPROM Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCEEPROM_R0</name>
              <description>[0:0] EEPROM Module Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCCCM</name>
          <addressOffset>0x00000674</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCCCM_R0</name>
              <description>[0:0] CRC and Cryptographic Modules Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_RCGCEMAC</name>
          <addressOffset>0x0000069C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Run Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_RCGCEMAC_R0</name>
              <description>[0:0] Ethernet MAC Module 0 Run Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCWD</name>
          <addressOffset>0x00000700</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCWD_S0</name>
              <description>[0:0] Watchdog Timer 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCWD_S1</name>
              <description>[1:1] Watchdog Timer 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCTIMER</name>
          <addressOffset>0x00000704</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCTIMER_S0</name>
              <description>[0:0] 16/32-Bit General-Purpose Timer 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S1</name>
              <description>[1:1] 16/32-Bit General-Purpose Timer 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S2</name>
              <description>[2:2] 16/32-Bit General-Purpose Timer 2 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S3</name>
              <description>[3:3] 16/32-Bit General-Purpose Timer 3 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S4</name>
              <description>[4:4] 16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S5</name>
              <description>[5:5] 16/32-Bit General-Purpose Timer 5 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S6</name>
              <description>[6:6] 16/32-Bit General-Purpose Timer 6 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCTIMER_S7</name>
              <description>[7:7] 16/32-Bit General-Purpose Timer 7 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCGPIO</name>
          <addressOffset>0x00000708</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCGPIO_S0</name>
              <description>[0:0] GPIO Port A Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S1</name>
              <description>[1:1] GPIO Port B Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S2</name>
              <description>[2:2] GPIO Port C Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S3</name>
              <description>[3:3] GPIO Port D Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S4</name>
              <description>[4:4] GPIO Port E Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S5</name>
              <description>[5:5] GPIO Port F Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S6</name>
              <description>[6:6] GPIO Port G Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S7</name>
              <description>[7:7] GPIO Port H Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S8</name>
              <description>[8:8] GPIO Port J Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S9</name>
              <description>[9:9] GPIO Port K Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S10</name>
              <description>[10:10] GPIO Port L Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S11</name>
              <description>[11:11] GPIO Port M Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S12</name>
              <description>[12:12] GPIO Port N Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S13</name>
              <description>[13:13] GPIO Port P Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCGPIO_S14</name>
              <description>[14:14] GPIO Port Q Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCDMA</name>
          <addressOffset>0x0000070C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCDMA_S0</name>
              <description>[0:0] uDMA Module Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCEPI</name>
          <addressOffset>0x00000710</addressOffset>
          <size>32</size>
          <description>EPI Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCEPI_S0</name>
              <description>[0:0] EPI Module Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCHIB</name>
          <addressOffset>0x00000714</addressOffset>
          <size>32</size>
          <description>Hibernation Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCHIB_S0</name>
              <description>[0:0] Hibernation Module Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCUART</name>
          <addressOffset>0x00000718</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCUART_S0</name>
              <description>[0:0] UART Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S1</name>
              <description>[1:1] UART Module 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S2</name>
              <description>[2:2] UART Module 2 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S3</name>
              <description>[3:3] UART Module 3 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S4</name>
              <description>[4:4] UART Module 4 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S5</name>
              <description>[5:5] UART Module 5 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S6</name>
              <description>[6:6] UART Module 6 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCUART_S7</name>
              <description>[7:7] UART Module 7 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCSSI</name>
          <addressOffset>0x0000071C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCSSI_S0</name>
              <description>[0:0] SSI Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCSSI_S1</name>
              <description>[1:1] SSI Module 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCSSI_S2</name>
              <description>[2:2] SSI Module 2 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCSSI_S3</name>
              <description>[3:3] SSI Module 3 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCI2C</name>
          <addressOffset>0x00000720</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCI2C_S0</name>
              <description>[0:0] I2C Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S1</name>
              <description>[1:1] I2C Module 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S2</name>
              <description>[2:2] I2C Module 2 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S3</name>
              <description>[3:3] I2C Module 3 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S4</name>
              <description>[4:4] I2C Module 4 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S5</name>
              <description>[5:5] I2C Module 5 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S6</name>
              <description>[6:6] I2C Module 6 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S7</name>
              <description>[7:7] I2C Module 7 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S8</name>
              <description>[8:8] I2C Module 8 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCI2C_S9</name>
              <description>[9:9] I2C Module 9 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCUSB</name>
          <addressOffset>0x00000728</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCUSB_S0</name>
              <description>[0:0] USB Module Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCEPHY</name>
          <addressOffset>0x00000730</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCEPHY_S0</name>
              <description>[0:0] PHY Module Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCCAN</name>
          <addressOffset>0x00000734</addressOffset>
          <size>32</size>
          <description>Controller Area Network Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCCAN_S0</name>
              <description>[0:0] CAN Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCCAN_S1</name>
              <description>[1:1] CAN Module 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCADC</name>
          <addressOffset>0x00000738</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCADC_S0</name>
              <description>[0:0] ADC Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_SCGCADC_S1</name>
              <description>[1:1] ADC Module 1 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCACMP</name>
          <addressOffset>0x0000073C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCACMP_S0</name>
              <description>[0:0] Analog Comparator Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCPWM</name>
          <addressOffset>0x00000740</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCPWM_S0</name>
              <description>[0:0] PWM Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCQEI</name>
          <addressOffset>0x00000744</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCQEI_S0</name>
              <description>[0:0] QEI Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCEEPROM</name>
          <addressOffset>0x00000758</addressOffset>
          <size>32</size>
          <description>EEPROM Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCEEPROM_S0</name>
              <description>[0:0] EEPROM Module Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCCCM</name>
          <addressOffset>0x00000774</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCCCM_S0</name>
              <description>[0:0] CRC and Cryptographic Modules Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_SCGCEMAC</name>
          <addressOffset>0x0000079C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_SCGCEMAC_S0</name>
              <description>[0:0] Ethernet MAC Module 0 Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCWD</name>
          <addressOffset>0x00000800</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCWD_D0</name>
              <description>[0:0] Watchdog Timer 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCWD_D1</name>
              <description>[1:1] Watchdog Timer 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCTIMER</name>
          <addressOffset>0x00000804</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCTIMER_D0</name>
              <description>[0:0] 16/32-Bit General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D1</name>
              <description>[1:1] 16/32-Bit General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D2</name>
              <description>[2:2] 16/32-Bit General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D3</name>
              <description>[3:3] 16/32-Bit General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D4</name>
              <description>[4:4] 16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D5</name>
              <description>[5:5] 16/32-Bit General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D6</name>
              <description>[6:6] 16/32-Bit General-Purpose Timer 6 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCTIMER_D7</name>
              <description>[7:7] 16/32-Bit General-Purpose Timer 7 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCGPIO</name>
          <addressOffset>0x00000808</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCGPIO_D0</name>
              <description>[0:0] GPIO Port A Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D1</name>
              <description>[1:1] GPIO Port B Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D2</name>
              <description>[2:2] GPIO Port C Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D3</name>
              <description>[3:3] GPIO Port D Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D4</name>
              <description>[4:4] GPIO Port E Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D5</name>
              <description>[5:5] GPIO Port F Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D6</name>
              <description>[6:6] GPIO Port G Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D7</name>
              <description>[7:7] GPIO Port H Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D8</name>
              <description>[8:8] GPIO Port J Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D9</name>
              <description>[9:9] GPIO Port K Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D10</name>
              <description>[10:10] GPIO Port L Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D11</name>
              <description>[11:11] GPIO Port M Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D12</name>
              <description>[12:12] GPIO Port N Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D13</name>
              <description>[13:13] GPIO Port P Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCGPIO_D14</name>
              <description>[14:14] GPIO Port Q Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCDMA</name>
          <addressOffset>0x0000080C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCDMA_D0</name>
              <description>[0:0] uDMA Module Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCEPI</name>
          <addressOffset>0x00000810</addressOffset>
          <size>32</size>
          <description>EPI Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCEPI_D0</name>
              <description>[0:0] EPI Module Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCHIB</name>
          <addressOffset>0x00000814</addressOffset>
          <size>32</size>
          <description>Hibernation Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCHIB_D0</name>
              <description>[0:0] Hibernation Module Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCUART</name>
          <addressOffset>0x00000818</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCUART_D0</name>
              <description>[0:0] UART Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D1</name>
              <description>[1:1] UART Module 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D2</name>
              <description>[2:2] UART Module 2 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D3</name>
              <description>[3:3] UART Module 3 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D4</name>
              <description>[4:4] UART Module 4 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D5</name>
              <description>[5:5] UART Module 5 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D6</name>
              <description>[6:6] UART Module 6 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCUART_D7</name>
              <description>[7:7] UART Module 7 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCSSI</name>
          <addressOffset>0x0000081C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCSSI_D0</name>
              <description>[0:0] SSI Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCSSI_D1</name>
              <description>[1:1] SSI Module 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCSSI_D2</name>
              <description>[2:2] SSI Module 2 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCSSI_D3</name>
              <description>[3:3] SSI Module 3 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCI2C</name>
          <addressOffset>0x00000820</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCI2C_D0</name>
              <description>[0:0] I2C Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D1</name>
              <description>[1:1] I2C Module 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D2</name>
              <description>[2:2] I2C Module 2 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D3</name>
              <description>[3:3] I2C Module 3 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D4</name>
              <description>[4:4] I2C Module 4 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D5</name>
              <description>[5:5] I2C Module 5 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D6</name>
              <description>[6:6] I2C Module 6 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D7</name>
              <description>[7:7] I2C Module 7 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D8</name>
              <description>[8:8] I2C Module 8 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCI2C_D9</name>
              <description>[9:9] I2C Module 9 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCUSB</name>
          <addressOffset>0x00000828</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCUSB_D0</name>
              <description>[0:0] USB Module Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCEPHY</name>
          <addressOffset>0x00000830</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCEPHY_D0</name>
              <description>[0:0] PHY Module Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCCAN</name>
          <addressOffset>0x00000834</addressOffset>
          <size>32</size>
          <description>Controller Area Network Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCCAN_D0</name>
              <description>[0:0] CAN Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCCAN_D1</name>
              <description>[1:1] CAN Module 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCADC</name>
          <addressOffset>0x00000838</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCADC_D0</name>
              <description>[0:0] ADC Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_DCGCADC_D1</name>
              <description>[1:1] ADC Module 1 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCACMP</name>
          <addressOffset>0x0000083C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCACMP_D0</name>
              <description>[0:0] Analog Comparator Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCPWM</name>
          <addressOffset>0x00000840</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCPWM_D0</name>
              <description>[0:0] PWM Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCQEI</name>
          <addressOffset>0x00000844</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCQEI_D0</name>
              <description>[0:0] QEI Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCEEPROM</name>
          <addressOffset>0x00000858</addressOffset>
          <size>32</size>
          <description>EEPROM Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCEEPROM_D0</name>
              <description>[0:0] EEPROM Module Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCCCM</name>
          <addressOffset>0x00000874</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCCCM_D0</name>
              <description>[0:0] CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_DCGCEMAC</name>
          <addressOffset>0x0000089C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Deep-Sleep Mode Clock Gating Control</description>
          <fields>
            <field>
              <name>SYSCTL_DCGCEMAC_D0</name>
              <description>[0:0] Ethernet MAC Module 0 Deep-Sleep Mode Clock Gating Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCWD</name>
          <addressOffset>0x00000900</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCWD_P0</name>
              <description>[0:0] Watchdog Timer 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCWD_P1</name>
              <description>[1:1] Watchdog Timer 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCTIMER</name>
          <addressOffset>0x00000904</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCTIMER_P0</name>
              <description>[0:0] General-Purpose Timer 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P1</name>
              <description>[1:1] General-Purpose Timer 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P2</name>
              <description>[2:2] General-Purpose Timer 2 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P3</name>
              <description>[3:3] General-Purpose Timer 3 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P4</name>
              <description>[4:4] General-Purpose Timer 4 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P5</name>
              <description>[5:5] General-Purpose Timer 5 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P6</name>
              <description>[6:6] General-Purpose Timer 6 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCTIMER_P7</name>
              <description>[7:7] General-Purpose Timer 7 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCGPIO</name>
          <addressOffset>0x00000908</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCGPIO_P0</name>
              <description>[0:0] GPIO Port A Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P1</name>
              <description>[1:1] GPIO Port B Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P2</name>
              <description>[2:2] GPIO Port C Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P3</name>
              <description>[3:3] GPIO Port D Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P4</name>
              <description>[4:4] GPIO Port E Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P5</name>
              <description>[5:5] GPIO Port F Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P6</name>
              <description>[6:6] GPIO Port G Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P7</name>
              <description>[7:7] GPIO Port H Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P8</name>
              <description>[8:8] GPIO Port J Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P9</name>
              <description>[9:9] GPIO Port K Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P10</name>
              <description>[10:10] GPIO Port L Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P11</name>
              <description>[11:11] GPIO Port M Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P12</name>
              <description>[12:12] GPIO Port N Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P13</name>
              <description>[13:13] GPIO Port P Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCGPIO_P14</name>
              <description>[14:14] GPIO Port Q Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCDMA</name>
          <addressOffset>0x0000090C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCDMA_P0</name>
              <description>[0:0] uDMA Module Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCEPI</name>
          <addressOffset>0x00000910</addressOffset>
          <size>32</size>
          <description>External Peripheral Interface Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCEPI_P0</name>
              <description>[0:0] EPI Module Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCHIB</name>
          <addressOffset>0x00000914</addressOffset>
          <size>32</size>
          <description>Hibernation Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCHIB_P0</name>
              <description>[0:0] Hibernation Module Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCUART</name>
          <addressOffset>0x00000918</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCUART_P0</name>
              <description>[0:0] UART Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P1</name>
              <description>[1:1] UART Module 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P2</name>
              <description>[2:2] UART Module 2 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P3</name>
              <description>[3:3] UART Module 3 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P4</name>
              <description>[4:4] UART Module 4 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P5</name>
              <description>[5:5] UART Module 5 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P6</name>
              <description>[6:6] UART Module 6 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCUART_P7</name>
              <description>[7:7] UART Module 7 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCSSI</name>
          <addressOffset>0x0000091C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCSSI_P0</name>
              <description>[0:0] SSI Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCSSI_P1</name>
              <description>[1:1] SSI Module 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCSSI_P2</name>
              <description>[2:2] SSI Module 2 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCSSI_P3</name>
              <description>[3:3] SSI Module 3 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCI2C</name>
          <addressOffset>0x00000920</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCI2C_P0</name>
              <description>[0:0] I2C Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P1</name>
              <description>[1:1] I2C Module 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P2</name>
              <description>[2:2] I2C Module 2 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P3</name>
              <description>[3:3] I2C Module 3 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P4</name>
              <description>[4:4] I2C Module 4 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P5</name>
              <description>[5:5] I2C Module 5 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P6</name>
              <description>[6:6] I2C Module 6 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P7</name>
              <description>[7:7] I2C Module 7 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P8</name>
              <description>[8:8] I2C Module 8 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCI2C_P9</name>
              <description>[9:9] I2C Module 9 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCUSB</name>
          <addressOffset>0x00000928</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCUSB_P0</name>
              <description>[0:0] USB Module Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCEPHY</name>
          <addressOffset>0x00000930</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCEPHY_P0</name>
              <description>[0:0] Ethernet PHY Module Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCCAN</name>
          <addressOffset>0x00000934</addressOffset>
          <size>32</size>
          <description>Controller Area Network Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCCAN_P0</name>
              <description>[0:0] CAN Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCCAN_P1</name>
              <description>[1:1] CAN Module 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCADC</name>
          <addressOffset>0x00000938</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCADC_P0</name>
              <description>[0:0] ADC Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PCADC_P1</name>
              <description>[1:1] ADC Module 1 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCACMP</name>
          <addressOffset>0x0000093C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCACMP_P0</name>
              <description>[0:0] Analog Comparator Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCPWM</name>
          <addressOffset>0x00000940</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCPWM_P0</name>
              <description>[0:0] PWM Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCQEI</name>
          <addressOffset>0x00000944</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCQEI_P0</name>
              <description>[0:0] QEI Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCEEPROM</name>
          <addressOffset>0x00000958</addressOffset>
          <size>32</size>
          <description>EEPROM Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCEEPROM_P0</name>
              <description>[0:0] EEPROM Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCCCM</name>
          <addressOffset>0x00000974</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCCCM_P0</name>
              <description>[0:0] CRC and Cryptographic Modules Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PCEMAC</name>
          <addressOffset>0x0000099C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Power Control</description>
          <fields>
            <field>
              <name>SYSCTL_PCEMAC_P0</name>
              <description>[0:0] Ethernet MAC Module 0 Power Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRWD</name>
          <addressOffset>0x00000A00</addressOffset>
          <size>32</size>
          <description>Watchdog Timer Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRWD_R0</name>
              <description>[0:0] Watchdog Timer 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRWD_R1</name>
              <description>[1:1] Watchdog Timer 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRTIMER</name>
          <addressOffset>0x00000A04</addressOffset>
          <size>32</size>
          <description>16/32-Bit General-Purpose Timer Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRTIMER_R0</name>
              <description>[0:0] 16/32-Bit General-Purpose Timer 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R1</name>
              <description>[1:1] 16/32-Bit General-Purpose Timer 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R2</name>
              <description>[2:2] 16/32-Bit General-Purpose Timer 2 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R3</name>
              <description>[3:3] 16/32-Bit General-Purpose Timer 3 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R4</name>
              <description>[4:4] 16/32-Bit General-Purpose Timer 4 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R5</name>
              <description>[5:5] 16/32-Bit General-Purpose Timer 5 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R6</name>
              <description>[6:6] 16/32-Bit General-Purpose Timer 6 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRTIMER_R7</name>
              <description>[7:7] 16/32-Bit General-Purpose Timer 7 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRGPIO</name>
          <addressOffset>0x00000A08</addressOffset>
          <size>32</size>
          <description>General-Purpose Input/Output Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRGPIO_R0</name>
              <description>[0:0] GPIO Port A Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R1</name>
              <description>[1:1] GPIO Port B Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R2</name>
              <description>[2:2] GPIO Port C Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R3</name>
              <description>[3:3] GPIO Port D Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R4</name>
              <description>[4:4] GPIO Port E Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R5</name>
              <description>[5:5] GPIO Port F Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R6</name>
              <description>[6:6] GPIO Port G Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R7</name>
              <description>[7:7] GPIO Port H Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R8</name>
              <description>[8:8] GPIO Port J Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R9</name>
              <description>[9:9] GPIO Port K Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R10</name>
              <description>[10:10] GPIO Port L Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R11</name>
              <description>[11:11] GPIO Port M Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R12</name>
              <description>[12:12] GPIO Port N Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R13</name>
              <description>[13:13] GPIO Port P Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRGPIO_R14</name>
              <description>[14:14] GPIO Port Q Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRDMA</name>
          <addressOffset>0x00000A0C</addressOffset>
          <size>32</size>
          <description>Micro Direct Memory Access Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRDMA_R0</name>
              <description>[0:0] uDMA Module Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PREPI</name>
          <addressOffset>0x00000A10</addressOffset>
          <size>32</size>
          <description>EPI Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PREPI_R0</name>
              <description>[0:0] EPI Module Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRHIB</name>
          <addressOffset>0x00000A14</addressOffset>
          <size>32</size>
          <description>Hibernation Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRHIB_R0</name>
              <description>[0:0] Hibernation Module Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRUART</name>
          <addressOffset>0x00000A18</addressOffset>
          <size>32</size>
          <description>Universal Asynchronous Receiver/Transmitter Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRUART_R0</name>
              <description>[0:0] UART Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R1</name>
              <description>[1:1] UART Module 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R2</name>
              <description>[2:2] UART Module 2 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R3</name>
              <description>[3:3] UART Module 3 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R4</name>
              <description>[4:4] UART Module 4 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R5</name>
              <description>[5:5] UART Module 5 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R6</name>
              <description>[6:6] UART Module 6 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRUART_R7</name>
              <description>[7:7] UART Module 7 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRSSI</name>
          <addressOffset>0x00000A1C</addressOffset>
          <size>32</size>
          <description>Synchronous Serial Interface Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRSSI_R0</name>
              <description>[0:0] SSI Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRSSI_R1</name>
              <description>[1:1] SSI Module 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRSSI_R2</name>
              <description>[2:2] SSI Module 2 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRSSI_R3</name>
              <description>[3:3] SSI Module 3 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRI2C</name>
          <addressOffset>0x00000A20</addressOffset>
          <size>32</size>
          <description>Inter-Integrated Circuit Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRI2C_R0</name>
              <description>[0:0] I2C Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R1</name>
              <description>[1:1] I2C Module 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R2</name>
              <description>[2:2] I2C Module 2 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R3</name>
              <description>[3:3] I2C Module 3 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R4</name>
              <description>[4:4] I2C Module 4 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R5</name>
              <description>[5:5] I2C Module 5 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R6</name>
              <description>[6:6] I2C Module 6 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R7</name>
              <description>[7:7] I2C Module 7 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R8</name>
              <description>[8:8] I2C Module 8 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRI2C_R9</name>
              <description>[9:9] I2C Module 9 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRUSB</name>
          <addressOffset>0x00000A28</addressOffset>
          <size>32</size>
          <description>Universal Serial Bus Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRUSB_R0</name>
              <description>[0:0] USB Module Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PREPHY</name>
          <addressOffset>0x00000A30</addressOffset>
          <size>32</size>
          <description>Ethernet PHY Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PREPHY_R0</name>
              <description>[0:0] Ethernet PHY Module Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRCAN</name>
          <addressOffset>0x00000A34</addressOffset>
          <size>32</size>
          <description>Controller Area Network Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRCAN_R0</name>
              <description>[0:0] CAN Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRCAN_R1</name>
              <description>[1:1] CAN Module 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRADC</name>
          <addressOffset>0x00000A38</addressOffset>
          <size>32</size>
          <description>Analog-to-Digital Converter Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRADC_R0</name>
              <description>[0:0] ADC Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_PRADC_R1</name>
              <description>[1:1] ADC Module 1 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRACMP</name>
          <addressOffset>0x00000A3C</addressOffset>
          <size>32</size>
          <description>Analog Comparator Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRACMP_R0</name>
              <description>[0:0] Analog Comparator Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRPWM</name>
          <addressOffset>0x00000A40</addressOffset>
          <size>32</size>
          <description>Pulse Width Modulator Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRPWM_R0</name>
              <description>[0:0] PWM Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRQEI</name>
          <addressOffset>0x00000A44</addressOffset>
          <size>32</size>
          <description>Quadrature Encoder Interface Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRQEI_R0</name>
              <description>[0:0] QEI Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PREEPROM</name>
          <addressOffset>0x00000A58</addressOffset>
          <size>32</size>
          <description>EEPROM Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PREEPROM_R0</name>
              <description>[0:0] EEPROM Module Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PRCCM</name>
          <addressOffset>0x00000A74</addressOffset>
          <size>32</size>
          <description>CRC and Cryptographic Modules Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PRCCM_R0</name>
              <description>[0:0] CRC and Cryptographic Modules Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_PREMAC</name>
          <addressOffset>0x00000A9C</addressOffset>
          <size>32</size>
          <description>Ethernet MAC Peripheral Ready</description>
          <fields>
            <field>
              <name>SYSCTL_PREMAC_R0</name>
              <description>[0:0] Ethernet MAC Module 0 Peripheral Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SYSCTL_CCMCGREQ</name>
          <addressOffset>0x03F32204</addressOffset>
          <size>32</size>
          <description>Cryptographic Modules Clock Gating Request</description>
          <fields>
            <field>
              <name>SYSCTL_CCMCGREQ_SHACFG</name>
              <description>[0:0] SHA/MD5 Clock Gating Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SYSCTL_CCMCGREQ_AESCFG</name>
              <description>[1:1] AES Clock Gating Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SYSCTL_CCMCGREQ_DESCFG</name>
              <description>[2:2] DES Clock Gating Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UDMA</name>
      <baseAddress>0x400FF000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Micro Direct Memory Access register addresses</description>
      <registers>
        <register>
          <name>UDMA_STAT</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>DMA Status</description>
          <fields>
            <field>
              <name>UDMA_STAT_MASTEN</name>
              <description>[0:0] Master Enable Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UDMA_STAT_STATE</name>
              <description>[7:4] Control State Machine Status</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_IDLE</name>
                  <value>0x00000000</value>
                  <description>Idle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_RD_CTRL</name>
                  <value>0x00000010</value>
                  <description>Reading channel controller data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_RD_SRCENDP</name>
                  <value>0x00000020</value>
                  <description>Reading source end pointer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_RD_DSTENDP</name>
                  <value>0x00000030</value>
                  <description>Reading destination end pointer</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_RD_SRCDAT</name>
                  <value>0x00000040</value>
                  <description>Reading source data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_WR_DSTDAT</name>
                  <value>0x00000050</value>
                  <description>Writing destination data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_WAIT</name>
                  <value>0x00000060</value>
                  <description>Waiting for uDMA request to clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_WR_CTRL</name>
                  <value>0x00000070</value>
                  <description>Writing channel controller data</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_STALL</name>
                  <value>0x00000080</value>
                  <description>Stalled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_DONE</name>
                  <value>0x00000090</value>
                  <description>Done</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_STAT_STATE_UNDEF</name>
                  <value>0x000000A0</value>
                  <description>Undefined</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UDMA_STAT_DMACHANS</name>
              <description>[20:16] Available uDMA Channels Minus 1</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CFG</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>DMA Configuration</description>
          <fields>
            <field>
              <name>UDMA_CFG_MASTEN</name>
              <description>[0:0] Controller Master Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CTLBASE</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>DMA Channel Control Base Pointer</description>
          <fields>
            <field>
              <name>UDMA_CTLBASE_ADDR</name>
              <description>[31:10] Channel Control Base Address</description>
              <bitWidth>22</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_ALTBASE</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>DMA Alternate Channel Control Base Pointer</description>
          <fields>
            <field>
              <name>UDMA_ALTBASE_ADDR</name>
              <description>[31:0] Alternate Channel Address Pointer</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_WAITSTAT</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>DMA Channel Wait-on-Request Status</description>
          <fields>
            <field>
              <name>UDMA_WAITSTAT_WAITREQ</name>
              <description>[31:0] Channel [n] Wait Status</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_SWREQ</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>DMA Channel Software Request</description>
          <fields>
            <field>
              <name>UDMA_SWREQ</name>
              <description>[31:0] Channel [n] Software Request</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_USEBURSTSET</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>DMA Channel Useburst Set</description>
          <fields>
            <field>
              <name>UDMA_USEBURSTSET_SET</name>
              <description>[31:0] Channel [n] Useburst Set</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_USEBURSTCLR</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>DMA Channel Useburst Clear</description>
          <fields>
            <field>
              <name>UDMA_USEBURSTCLR_CLR</name>
              <description>[31:0] Channel [n] Useburst Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_REQMASKSET</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>DMA Channel Request Mask Set</description>
          <fields>
            <field>
              <name>UDMA_REQMASKSET_SET</name>
              <description>[31:0] Channel [n] Request Mask Set</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_REQMASKCLR</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>DMA Channel Request Mask Clear</description>
          <fields>
            <field>
              <name>UDMA_REQMASKCLR_CLR</name>
              <description>[31:0] Channel [n] Request Mask Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_ENASET</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>DMA Channel Enable Set</description>
          <fields>
            <field>
              <name>UDMA_ENASET_SET</name>
              <description>[31:0] Channel [n] Enable Set</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_ENACLR</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>DMA Channel Enable Clear</description>
          <fields>
            <field>
              <name>UDMA_ENACLR_CLR</name>
              <description>[31:0] Clear Channel [n] Enable Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_ALTSET</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>DMA Channel Primary Alternate Set</description>
          <fields>
            <field>
              <name>UDMA_ALTSET_SET</name>
              <description>[31:0] Channel [n] Alternate Set</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_ALTCLR</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>DMA Channel Primary Alternate Clear</description>
          <fields>
            <field>
              <name>UDMA_ALTCLR_CLR</name>
              <description>[31:0] Channel [n] Alternate Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_PRIOSET</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>DMA Channel Priority Set</description>
          <fields>
            <field>
              <name>UDMA_PRIOSET_SET</name>
              <description>[31:0] Channel [n] Priority Set</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_PRIOCLR</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>DMA Channel Priority Clear</description>
          <fields>
            <field>
              <name>UDMA_PRIOCLR_CLR</name>
              <description>[31:0] Channel [n] Priority Clear</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_ERRCLR</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>DMA Bus Error Clear</description>
          <fields>
            <field>
              <name>UDMA_ERRCLR_ERRCLR</name>
              <description>[0:0] uDMA Bus Error Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CHASGN</name>
          <addressOffset>0x00000500</addressOffset>
          <size>32</size>
          <description>DMA Channel Assignment</description>
          <fields>
            <field>
              <name>UDMA_CHASGN</name>
              <description>[31:0] Channel [n] Assignment Select</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UDMA_CHASGN_PRIMARY</name>
                  <value>0x00000000</value>
                  <description>Use the primary channel assignment</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UDMA_CHASGN_SECONDARY</name>
                  <value>0x00000001</value>
                  <description>Use the secondary channel assignment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CHMAP0</name>
          <addressOffset>0x00000510</addressOffset>
          <size>32</size>
          <description>DMA Channel Map Select 0</description>
          <fields>
            <field>
              <name>UDMA_CHMAP0_CH0SEL</name>
              <description>[3:0] uDMA Channel 0 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH1SEL</name>
              <description>[7:4] uDMA Channel 1 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH2SEL</name>
              <description>[11:8] uDMA Channel 2 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH3SEL</name>
              <description>[15:12] uDMA Channel 3 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH4SEL</name>
              <description>[19:16] uDMA Channel 4 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH5SEL</name>
              <description>[23:20] uDMA Channel 5 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH6SEL</name>
              <description>[27:24] uDMA Channel 6 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP0_CH7SEL</name>
              <description>[31:28] uDMA Channel 7 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CHMAP1</name>
          <addressOffset>0x00000514</addressOffset>
          <size>32</size>
          <description>DMA Channel Map Select 1</description>
          <fields>
            <field>
              <name>UDMA_CHMAP1_CH8SEL</name>
              <description>[3:0] uDMA Channel 8 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH9SEL</name>
              <description>[7:4] uDMA Channel 9 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH10SEL</name>
              <description>[11:8] uDMA Channel 10 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH11SEL</name>
              <description>[15:12] uDMA Channel 11 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH12SEL</name>
              <description>[19:16] uDMA Channel 12 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH13SEL</name>
              <description>[23:20] uDMA Channel 13 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH14SEL</name>
              <description>[27:24] uDMA Channel 14 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP1_CH15SEL</name>
              <description>[31:28] uDMA Channel 15 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CHMAP2</name>
          <addressOffset>0x00000518</addressOffset>
          <size>32</size>
          <description>DMA Channel Map Select 2</description>
          <fields>
            <field>
              <name>UDMA_CHMAP2_CH16SEL</name>
              <description>[3:0] uDMA Channel 16 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH17SEL</name>
              <description>[7:4] uDMA Channel 17 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH18SEL</name>
              <description>[11:8] uDMA Channel 18 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH19SEL</name>
              <description>[15:12] uDMA Channel 19 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH20SEL</name>
              <description>[19:16] uDMA Channel 20 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH21SEL</name>
              <description>[23:20] uDMA Channel 21 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH22SEL</name>
              <description>[27:24] uDMA Channel 22 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP2_CH23SEL</name>
              <description>[31:28] uDMA Channel 23 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>UDMA_CHMAP3</name>
          <addressOffset>0x0000051C</addressOffset>
          <size>32</size>
          <description>DMA Channel Map Select 3</description>
          <fields>
            <field>
              <name>UDMA_CHMAP3_CH24SEL</name>
              <description>[3:0] uDMA Channel 24 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH25SEL</name>
              <description>[7:4] uDMA Channel 25 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH26SEL</name>
              <description>[11:8] uDMA Channel 26 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH27SEL</name>
              <description>[15:12] uDMA Channel 27 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH28SEL</name>
              <description>[19:16] uDMA Channel 28 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH29SEL</name>
              <description>[23:20] uDMA Channel 29 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH30SEL</name>
              <description>[27:24] uDMA Channel 30 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>UDMA_CHMAP3_CH31SEL</name>
              <description>[31:28] uDMA Channel 31 Source Select</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CCM0</name>
      <baseAddress>0x44030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>EC register offsets</description>
      <registers>
        <register>
          <name>CCM_CRCCTRL</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>CRC Control</description>
          <fields>
            <field>
              <name>CCM_CRCCTRL_TYPE</name>
              <description>[3:0] Operation Type</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_TYPE_P8055</name>
                  <value>0x00000000</value>
                  <description>Polynomial 0x8005</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_TYPE_P1021</name>
                  <value>0x00000001</value>
                  <description>Polynomial 0x1021</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_TYPE_P4C11DB7</name>
                  <value>0x00000002</value>
                  <description>Polynomial 0x4C11DB7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_TYPE_P1EDC6F41</name>
                  <value>0x00000003</value>
                  <description>Polynomial 0x1EDC6F41</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_TYPE_TCPCHKSUM</name>
                  <value>0x00000008</value>
                  <description>TCP checksum</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCM_CRCCTRL_ENDIAN</name>
              <description>[5:4] Endian Control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_ENDIAN_SBHW</name>
                  <value>0x00000000</value>
                  <description>Configuration unchanged. (B3, B2, B1, B0)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_ENDIAN_SHW</name>
                  <value>0x00000010</value>
                  <description>Bytes are swapped in half-words but half-words are not swapped (B2, B3, B0, B1)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_ENDIAN_SHWNB</name>
                  <value>0x00000020</value>
                  <description>Half-words are swapped but bytes are not swapped in half-word. (B1, B0, B3, B2)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_ENDIAN_SBSW</name>
                  <value>0x00000030</value>
                  <description>Bytes are swapped in half-words and half-words are swapped. (B0, B1, B2, B3)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCM_CRCCTRL_BR</name>
              <description>[7:7] Bit reverse enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>CCM_CRCCTRL_OBR</name>
              <description>[8:8] Output Reverse Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>CCM_CRCCTRL_RESINV</name>
              <description>[9:9] Result Inverse Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>CCM_CRCCTRL_SIZE</name>
              <description>[12:12] Input Data Size</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>CCM_CRCCTRL_INIT</name>
              <description>[14:13] CRC Initialization</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_INIT_SEED</name>
                  <value>0x00000000</value>
                  <description>Use the CRCSEED register context as the starting value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_INIT_0</name>
                  <value>0x00004000</value>
                  <description>Initialize to all '0s'</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCM_CRCCTRL_INIT_1</name>
                  <value>0x00006000</value>
                  <description>Initialize to all '1s'</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CCM_CRCSEED</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>CRC SEED/Context</description>
          <fields>
            <field>
              <name>CCM_CRCSEED_SEED</name>
              <description>[31:0] SEED/Context Value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CCM_CRCDIN</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>CRC Data Input</description>
          <fields>
            <field>
              <name>CCM_CRCDIN_DATAIN</name>
              <description>[31:0] Data Input</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>CCM_CRCRSLTPP</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>CRC Post Processing Result</description>
          <fields>
            <field>
              <name>CCM_CRCRSLTPP_RSLTPP</name>
              <description>[31:0] Post Processing Result</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SHAMD5</name>
      <baseAddress>0x44034000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00002000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>SHA/MD5 register offsets</description>
      <registers>
        <register>
          <name>SHAMD5_ODIGEST_A</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest A</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_A_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_B</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest B</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_B_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_C</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest C</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_C_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_D</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest D</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_D_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_E</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest E</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_E_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_F</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest F</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_F_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_G</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest G</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_G_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_ODIGEST_H</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>SHA Outer Digest H</description>
          <fields>
            <field>
              <name>SHAMD5_ODIGEST_H_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_A</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest A</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_A_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_B</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest B</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_B_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_C</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest C</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_C_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_D</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest D</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_D_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_E</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest E</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_E_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_F</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest F</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_F_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_G</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest G</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_G_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IDIGEST_H</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>SHA Inner Digest H</description>
          <fields>
            <field>
              <name>SHAMD5_IDIGEST_H_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DIGEST_COUNT</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>SHA Digest Count</description>
          <fields>
            <field>
              <name>SHAMD5_DIGEST_COUNT</name>
              <description>[31:0] Digest Count</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_MODE</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>SHA Mode</description>
          <fields>
            <field>
              <name>SHAMD5_MODE_ALGO</name>
              <description>[2:0] Hash Algorithm</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SHAMD5_MODE_ALGO_MD5</name>
                  <value>0x00000000</value>
                  <description>MD5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SHAMD5_MODE_ALGO_SHA1</name>
                  <value>0x00000002</value>
                  <description>SHA-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SHAMD5_MODE_ALGO_SHA224</name>
                  <value>0x00000004</value>
                  <description>SHA-224</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SHAMD5_MODE_ALGO_SHA256</name>
                  <value>0x00000006</value>
                  <description>SHA-256</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHAMD5_MODE_ALGO_CONSTANT</name>
              <description>[3:3] The initial digest register will be overwritten with the algorithm constants for the selected algorithm when hashing and the initial digest count register will be reset to 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SHAMD5_MODE_CLOSE_HASH</name>
              <description>[4:4] Performs the padding, the Hash/HMAC will be 'closed' at the end of the block, as per MD5/SHA-1/SHA-2 specification</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>SHAMD5_MODE_HMAC_KEY_PROC</name>
              <description>[5:5] HMAC Key Processing Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>SHAMD5_MODE_HMAC_OUTER_HASH</name>
              <description>[7:7] HMAC Outer Hash Processing Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_LENGTH</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>SHA Length</description>
          <fields>
            <field>
              <name>SHAMD5_LENGTH</name>
              <description>[31:0] Block Length/Remaining Byte Count</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_0_IN</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>SHA Data 0 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_0_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_1_IN</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>SHA Data 1 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_1_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_2_IN</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>SHA Data 2 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_2_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_3_IN</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>SHA Data 3 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_3_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_4_IN</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>SHA Data 4 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_4_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_5_IN</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>SHA Data 5 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_5_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_6_IN</name>
          <addressOffset>0x00000098</addressOffset>
          <size>32</size>
          <description>SHA Data 6 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_6_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_7_IN</name>
          <addressOffset>0x0000009C</addressOffset>
          <size>32</size>
          <description>SHA Data 7 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_7_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_8_IN</name>
          <addressOffset>0x000000A0</addressOffset>
          <size>32</size>
          <description>SHA Data 8 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_8_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_9_IN</name>
          <addressOffset>0x000000A4</addressOffset>
          <size>32</size>
          <description>SHA Data 9 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_9_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_10_IN</name>
          <addressOffset>0x000000A8</addressOffset>
          <size>32</size>
          <description>SHA Data 10 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_10_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_11_IN</name>
          <addressOffset>0x000000AC</addressOffset>
          <size>32</size>
          <description>SHA Data 11 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_11_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_12_IN</name>
          <addressOffset>0x000000B0</addressOffset>
          <size>32</size>
          <description>SHA Data 12 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_12_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_13_IN</name>
          <addressOffset>0x000000B4</addressOffset>
          <size>32</size>
          <description>SHA Data 13 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_13_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_14_IN</name>
          <addressOffset>0x000000B8</addressOffset>
          <size>32</size>
          <description>SHA Data 14 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_14_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DATA_15_IN</name>
          <addressOffset>0x000000BC</addressOffset>
          <size>32</size>
          <description>SHA Data 15 Input</description>
          <fields>
            <field>
              <name>SHAMD5_DATA_15_IN_DATA</name>
              <description>[31:0] Digest/Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_REVISION</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>SHA Revision</description>
          <fields>
            <field>
              <name>SHAMD5_REVISION</name>
              <description>[31:0] Revision Number</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_SYSCONFIG</name>
          <addressOffset>0x00000110</addressOffset>
          <size>32</size>
          <description>SHA System Configuration</description>
          <fields>
            <field>
              <name>SHAMD5_SYSCONFIG_SOFTRESET</name>
              <description>[1:1] Soft reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_SYSCONFIG_IT_EN</name>
              <description>[2:2] Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>SHAMD5_SYSCONFIG_DMA_EN</name>
              <description>[3:3] uDMA Request Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>SHAMD5_SYSCONFIG_SIDLE</name>
              <description>[5:4] Sidle mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SHAMD5_SYSCONFIG_SIDLE_FORCE</name>
                  <value>0x00000000</value>
                  <description>Force-idle mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHAMD5_SYSCONFIG_SADVANCED</name>
              <description>[7:7] Advanced Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_SYSSTATUS</name>
          <addressOffset>0x00000114</addressOffset>
          <size>32</size>
          <description>SHA System Status</description>
          <fields>
            <field>
              <name>SHAMD5_SYSSTATUS_RESETDONE</name>
              <description>[0:0] Reset done status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IRQSTATUS</name>
          <addressOffset>0x00000118</addressOffset>
          <size>32</size>
          <description>SHA Interrupt Status</description>
          <fields>
            <field>
              <name>SHAMD5_IRQSTATUS_OUTPUT_READY</name>
              <description>[0:0] Output Ready Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SHAMD5_IRQSTATUS_INPUT_READY</name>
              <description>[1:1] Input Ready Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_IRQSTATUS_CONTEXT_READY</name>
              <description>[3:3] Context Ready Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_IRQENABLE</name>
          <addressOffset>0x0000011C</addressOffset>
          <size>32</size>
          <description>SHA Interrupt Enable</description>
          <fields>
            <field>
              <name>SHAMD5_IRQENABLE_OUTPUT_READY</name>
              <description>[0:0] Mask for output ready interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SHAMD5_IRQENABLE_INPUT_READY</name>
              <description>[1:1] Mask for input ready interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_IRQENABLE_CONTEXT_READY</name>
              <description>[3:3] Mask for context ready interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DMAIM</name>
          <addressOffset>0xFFFFC010</addressOffset>
          <size>32</size>
          <description>SHA DMA Interrupt Mask</description>
          <fields>
            <field>
              <name>SHAMD5_DMAIM_CIN</name>
              <description>[0:0] Context In DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMAIM_DIN</name>
              <description>[1:1] Data In DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMAIM_COUT</name>
              <description>[2:2] Context Out DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DMARIS</name>
          <addressOffset>0xFFFFC014</addressOffset>
          <size>32</size>
          <description>SHA DMA Raw Interrupt Status</description>
          <fields>
            <field>
              <name>SHAMD5_DMARIS_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMARIS_DIN</name>
              <description>[1:1] Data In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMARIS_COUT</name>
              <description>[2:2] Context Out DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DMAMIS</name>
          <addressOffset>0xFFFFC018</addressOffset>
          <size>32</size>
          <description>SHA DMA Masked Interrupt Status</description>
          <fields>
            <field>
              <name>SHAMD5_DMAMIS_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMAMIS_DIN</name>
              <description>[1:1] Data In DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMAMIS_COUT</name>
              <description>[2:2] Context Out DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>SHAMD5_DMAIC</name>
          <addressOffset>0xFFFFC01C</addressOffset>
          <size>32</size>
          <description>SHA DMA Interrupt Clear</description>
          <fields>
            <field>
              <name>SHAMD5_DMAIC_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMAIC_DIN</name>
              <description>[1:1] Data In DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>SHAMD5_DMAIC_COUT</name>
              <description>[2:2] Context Out DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AES</name>
      <baseAddress>0x44036000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00002000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>AES register offsets</description>
      <registers>
        <register>
          <name>AES_KEY2_6</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>AES Key 2_6</description>
          <fields>
            <field>
              <name>AES_KEY2_6_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_7</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>AES Key 2_7</description>
          <fields>
            <field>
              <name>AES_KEY2_7_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_4</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>AES Key 2_4</description>
          <fields>
            <field>
              <name>AES_KEY2_4_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_5</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>AES Key 2_5</description>
          <fields>
            <field>
              <name>AES_KEY2_5_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_2</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>AES Key 2_2</description>
          <fields>
            <field>
              <name>AES_KEY2_2_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_3</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>AES Key 2_3</description>
          <fields>
            <field>
              <name>AES_KEY2_3_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_0</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>AES Key 2_0</description>
          <fields>
            <field>
              <name>AES_KEY2_0_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY2_1</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>AES Key 2_1</description>
          <fields>
            <field>
              <name>AES_KEY2_1_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_6</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>AES Key 1_6</description>
          <fields>
            <field>
              <name>AES_KEY1_6_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_7</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>AES Key 1_7</description>
          <fields>
            <field>
              <name>AES_KEY1_7_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_4</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>AES Key 1_4</description>
          <fields>
            <field>
              <name>AES_KEY1_4_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_5</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>AES Key 1_5</description>
          <fields>
            <field>
              <name>AES_KEY1_5_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_2</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>AES Key 1_2</description>
          <fields>
            <field>
              <name>AES_KEY1_2_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_3</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>AES Key 1_3</description>
          <fields>
            <field>
              <name>AES_KEY1_3_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_0</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>AES Key 1_0</description>
          <fields>
            <field>
              <name>AES_KEY1_0_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_KEY1_1</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>AES Key 1_1</description>
          <fields>
            <field>
              <name>AES_KEY1_1_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_IV_IN_0</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>AES Initialization Vector Input 0</description>
          <fields>
            <field>
              <name>AES_IV_IN_0_DATA</name>
              <description>[31:0] Initialization Vector Input</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_IV_IN_1</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>AES Initialization Vector Input 1</description>
          <fields>
            <field>
              <name>AES_IV_IN_1_DATA</name>
              <description>[31:0] Initialization Vector Input</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_IV_IN_2</name>
          <addressOffset>0x00000048</addressOffset>
          <size>32</size>
          <description>AES Initialization Vector Input 2</description>
          <fields>
            <field>
              <name>AES_IV_IN_2_DATA</name>
              <description>[31:0] Initialization Vector Input</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_IV_IN_3</name>
          <addressOffset>0x0000004C</addressOffset>
          <size>32</size>
          <description>AES Initialization Vector Input 3</description>
          <fields>
            <field>
              <name>AES_IV_IN_3_DATA</name>
              <description>[31:0] Initialization Vector Input</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_CTRL</name>
          <addressOffset>0x00000050</addressOffset>
          <size>32</size>
          <description>AES Control</description>
          <fields>
            <field>
              <name>AES_CTRL_OUTPUT_READY</name>
              <description>[0:0] Output Ready Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_INPUT_READY</name>
              <description>[1:1] Input Ready Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_DIRECTION</name>
              <description>[2:2] Encryption/Decryption Selection</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_KEY_SIZE</name>
              <description>[4:3] Key Size</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AES_CTRL_KEY_SIZE_128</name>
                  <value>0x00000008</value>
                  <description>Key is 128 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_KEY_SIZE_192</name>
                  <value>0x00000010</value>
                  <description>Key is 192 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_KEY_SIZE_256</name>
                  <value>0x00000018</value>
                  <description>Key is 256 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AES_CTRL_MODE</name>
              <description>[5:5] ECB/CBC Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_CTR</name>
              <description>[6:6] Counter Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_CTR_WIDTH</name>
              <description>[8:7] AES-CTR Mode Counter Width</description>
              <bitWidth>2</bitWidth>
              <bitOffset>7</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AES_CTRL_CTR_WIDTH_32</name>
                  <value>0x00000000</value>
                  <description>Counter is 32 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_CTR_WIDTH_64</name>
                  <value>0x00000080</value>
                  <description>Counter is 64 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_CTR_WIDTH_96</name>
                  <value>0x00000100</value>
                  <description>Counter is 96 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_CTR_WIDTH_128</name>
                  <value>0x00000180</value>
                  <description>Counter is 128 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AES_CTRL_ICM</name>
              <description>[9:9] AES Integer Counter Mode (ICM) Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_CFB</name>
              <description>[10:10] Full block AES cipher feedback mode (CFB128) Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_XTS</name>
              <description>[12:11] AES-XTS Operation Enabled</description>
              <bitWidth>2</bitWidth>
              <bitOffset>11</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AES_CTRL_XTS_NOP</name>
                  <value>0x00000000</value>
                  <description>No operation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_XTS_TWEAKJL</name>
                  <value>0x00000800</value>
                  <description>Previous/intermediate tweak value and j loaded (value is loaded via IV, j is loaded via the AAD length register)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_XTS_K2IJL</name>
                  <value>0x00001000</value>
                  <description>Key2, n and j are loaded (n is loaded via IV, j is loaded via the AAD length register)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_XTS_K2ILJ0</name>
                  <value>0x00001800</value>
                  <description>Key2 and n are loaded; j=0 (n is loaded via IV)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AES_CTRL_F8</name>
              <description>[13:13] AES f8 Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_F9</name>
              <description>[14:14] AES f9 Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_CBCMAC</name>
              <description>[15:15] AES-CBC MAC Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_GCM</name>
              <description>[17:16] AES-GCM Mode Enable</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AES_CTRL_GCM_NOP</name>
                  <value>0x00000000</value>
                  <description>No operation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_GCM_HLY0ZERO</name>
                  <value>0x00010000</value>
                  <description>GHASH with H loaded and Y0-encrypted forced to zero</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_GCM_HLY0CALC</name>
                  <value>0x00020000</value>
                  <description>GHASH with H loaded and Y0-encrypted calculated internally</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_GCM_HY0CALC</name>
                  <value>0x00030000</value>
                  <description>Autonomous GHASH (both H and Y0-encrypted calculated internally)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AES_CTRL_CCM</name>
              <description>[18:18] AES-CCM Mode Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_CCM_L</name>
              <description>[21:19] L Value</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AES_CTRL_CCM_L_2</name>
                  <value>0x00080000</value>
                  <description>width = 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_CCM_L_4</name>
                  <value>0x00180000</value>
                  <description>width = 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_CTRL_CCM_L_8</name>
                  <value>0x00380000</value>
                  <description>width = 8</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AES_CTRL_CCM_M</name>
              <description>[24:22] Counter with CBC-MAC (CCM)</description>
              <bitWidth>3</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_SAVE_CONTEXT</name>
              <description>[29:29] TAG or Result IV Save</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_SVCTXTRDY</name>
              <description>[30:30] AES TAG/IV Block(s) Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>AES_CTRL_CTXTRDY</name>
              <description>[31:31] Context Data Registers Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_C_LENGTH_0</name>
          <addressOffset>0x00000054</addressOffset>
          <size>32</size>
          <description>AES Crypto Data Length 0</description>
          <fields>
            <field>
              <name>AES_C_LENGTH_0_LENGTH</name>
              <description>[31:0] Data Length</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_C_LENGTH_1</name>
          <addressOffset>0x00000058</addressOffset>
          <size>32</size>
          <description>AES Crypto Data Length 1</description>
          <fields>
            <field>
              <name>AES_C_LENGTH_1_LENGTH</name>
              <description>[31:0] Data Length</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_AUTH_LENGTH</name>
          <addressOffset>0x0000005C</addressOffset>
          <size>32</size>
          <description>AES Authentication Data Length</description>
          <fields>
            <field>
              <name>AES_AUTH_LENGTH_AUTH</name>
              <description>[31:0] Authentication Data Length</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DATA_IN_0</name>
          <addressOffset>0x00000060</addressOffset>
          <size>32</size>
          <description>AES Data RW Plaintext/Ciphertext 0</description>
          <fields>
            <field>
              <name>AES_DATA_IN_0_DATA</name>
              <description>[31:0] Secure Data RW Plaintext/Ciphertext</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DATA_IN_1</name>
          <addressOffset>0x00000064</addressOffset>
          <size>32</size>
          <description>AES Data RW Plaintext/Ciphertext 1</description>
          <fields>
            <field>
              <name>AES_DATA_IN_1_DATA</name>
              <description>[31:0] Secure Data RW Plaintext/Ciphertext</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DATA_IN_2</name>
          <addressOffset>0x00000068</addressOffset>
          <size>32</size>
          <description>AES Data RW Plaintext/Ciphertext 2</description>
          <fields>
            <field>
              <name>AES_DATA_IN_2_DATA</name>
              <description>[31:0] Secure Data RW Plaintext/Ciphertext</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DATA_IN_3</name>
          <addressOffset>0x0000006C</addressOffset>
          <size>32</size>
          <description>AES Data RW Plaintext/Ciphertext 3</description>
          <fields>
            <field>
              <name>AES_DATA_IN_3_DATA</name>
              <description>[31:0] Secure Data RW Plaintext/Ciphertext</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_TAG_OUT_0</name>
          <addressOffset>0x00000070</addressOffset>
          <size>32</size>
          <description>AES Hash Tag Out 0</description>
          <fields>
            <field>
              <name>AES_TAG_OUT_0_HASH</name>
              <description>[31:0] Hash Result</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_TAG_OUT_1</name>
          <addressOffset>0x00000074</addressOffset>
          <size>32</size>
          <description>AES Hash Tag Out 1</description>
          <fields>
            <field>
              <name>AES_TAG_OUT_1_HASH</name>
              <description>[31:0] Hash Result</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_TAG_OUT_2</name>
          <addressOffset>0x00000078</addressOffset>
          <size>32</size>
          <description>AES Hash Tag Out 2</description>
          <fields>
            <field>
              <name>AES_TAG_OUT_2_HASH</name>
              <description>[31:0] Hash Result</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_TAG_OUT_3</name>
          <addressOffset>0x0000007C</addressOffset>
          <size>32</size>
          <description>AES Hash Tag Out 3</description>
          <fields>
            <field>
              <name>AES_TAG_OUT_3_HASH</name>
              <description>[31:0] Hash Result</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_REVISION</name>
          <addressOffset>0x00000080</addressOffset>
          <size>32</size>
          <description>AES IP Revision Identifier</description>
          <fields>
            <field>
              <name>AES_REVISION</name>
              <description>[31:0] Revision number</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_SYSCONFIG</name>
          <addressOffset>0x00000084</addressOffset>
          <size>32</size>
          <description>AES System Configuration</description>
          <fields>
            <field>
              <name>AES_SYSCONFIG_SOFTRESET</name>
              <description>[1:1] Soft reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_DMA_REQ_DATA_IN_EN</name>
              <description>[5:5] DMA Request Data In Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_DMA_REQ_DATA_OUT_EN</name>
              <description>[6:6] DMA Request Data Out Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN</name>
              <description>[7:7] DMA Request Context In Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_DMA_REQ_CONTEXT_OUT_EN</name>
              <description>[8:8] DMA Request Context Out Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_MAP_CONTEXT_OUT_ON_DATA_OUT</name>
              <description>[9:9] Map Context Out on Data Out Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_KEYENC</name>
              <description>[11:11] Key Encoding</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>AES_SYSCONFIG_K3</name>
              <description>[12:12] K3 Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_SYSSTATUS</name>
          <addressOffset>0x00000088</addressOffset>
          <size>32</size>
          <description>AES System Status</description>
          <fields>
            <field>
              <name>AES_SYSSTATUS_RESETDONE</name>
              <description>[0:0] Reset Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_IRQSTATUS</name>
          <addressOffset>0x0000008C</addressOffset>
          <size>32</size>
          <description>AES Interrupt Status</description>
          <fields>
            <field>
              <name>AES_IRQSTATUS_CONTEXT_IN</name>
              <description>[0:0] Context In Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_IRQSTATUS_DATA_IN</name>
              <description>[1:1] Data In Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_IRQSTATUS_DATA_OUT</name>
              <description>[2:2] Data Out Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_IRQSTATUS_CONTEXT_OUT</name>
              <description>[3:3] Context Output Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_IRQENABLE</name>
          <addressOffset>0x00000090</addressOffset>
          <size>32</size>
          <description>AES Interrupt Enable</description>
          <fields>
            <field>
              <name>AES_IRQENABLE_CONTEXT_IN</name>
              <description>[0:0] Context In Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_IRQENABLE_DATA_IN</name>
              <description>[1:1] Data In Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_IRQENABLE_DATA_OUT</name>
              <description>[2:2] Data Out Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_IRQENABLE_CONTEXT_OUT</name>
              <description>[3:3] Context Out Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DIRTYBITS</name>
          <addressOffset>0x00000094</addressOffset>
          <size>32</size>
          <description>AES Dirty Bits</description>
          <fields>
            <field>
              <name>AES_DIRTYBITS_S_ACCESS</name>
              <description>[0:0] AES Access Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_DIRTYBITS_S_DIRTY</name>
              <description>[1:1] AES Dirty Bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DMAIM</name>
          <addressOffset>0xFFFFA020</addressOffset>
          <size>32</size>
          <description>AES DMA Interrupt Mask</description>
          <fields>
            <field>
              <name>AES_DMAIM_CIN</name>
              <description>[0:0] Context In DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_DMAIM_COUT</name>
              <description>[1:1] Context Out DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_DMAIM_DIN</name>
              <description>[2:2] Data In DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_DMAIM_DOUT</name>
              <description>[3:3] Data Out DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DMARIS</name>
          <addressOffset>0xFFFFA024</addressOffset>
          <size>32</size>
          <description>AES DMA Raw Interrupt Status</description>
          <fields>
            <field>
              <name>AES_DMARIS_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_DMARIS_COUT</name>
              <description>[1:1] Context Out DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_DMARIS_DIN</name>
              <description>[2:2] Data In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_DMARIS_DOUT</name>
              <description>[3:3] Data Out DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DMAMIS</name>
          <addressOffset>0xFFFFA028</addressOffset>
          <size>32</size>
          <description>AES DMA Masked Interrupt Status</description>
          <fields>
            <field>
              <name>AES_DMAMIS_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_DMAMIS_COUT</name>
              <description>[1:1] Context Out DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_DMAMIS_DIN</name>
              <description>[2:2] Data In DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_DMAMIS_DOUT</name>
              <description>[3:3] Data Out DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>AES_DMAIC</name>
          <addressOffset>0xFFFFA02C</addressOffset>
          <size>32</size>
          <description>AES DMA Interrupt Clear</description>
          <fields>
            <field>
              <name>AES_DMAIC_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>AES_DMAIC_COUT</name>
              <description>[1:1] Context Out DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>AES_DMAIC_DIN</name>
              <description>[2:2] Data In DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>AES_DMAIC_DOUT</name>
              <description>[3:3] Data Out DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DES</name>
      <baseAddress>0x44038000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00002000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>DES register offsets</description>
      <registers>
        <register>
          <name>DES_KEY3_L</name>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <description>DES Key 3 LSW for 192-Bit Key</description>
          <fields>
            <field>
              <name>DES_KEY3_L_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_KEY3_H</name>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <description>DES Key 3 MSW for 192-Bit Key</description>
          <fields>
            <field>
              <name>DES_KEY3_H_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_KEY2_L</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>DES Key 2 LSW for 128-Bit Key</description>
          <fields>
            <field>
              <name>DES_KEY2_L_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_KEY2_H</name>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <description>DES Key 2 MSW for 128-Bit Key</description>
          <fields>
            <field>
              <name>DES_KEY2_H_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_KEY1_L</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>DES Key 1 LSW for 64-Bit Key</description>
          <fields>
            <field>
              <name>DES_KEY1_L_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_KEY1_H</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>DES Key 1 MSW for 64-Bit Key</description>
          <fields>
            <field>
              <name>DES_KEY1_H_KEY</name>
              <description>[31:0] Key Data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_IV_L</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>DES Initialization Vector</description>
          <fields>
            <field>
              <name>DES_IV_L</name>
              <description>[31:0] Initialization vector for CBC, CFB modes (LSW)</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_IV_H</name>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <description>DES Initialization Vector</description>
          <fields>
            <field>
              <name>DES_IV_H</name>
              <description>[31:0] Initialization vector for CBC, CFB modes (MSW)</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_CTRL</name>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <description>DES Control</description>
          <fields>
            <field>
              <name>DES_CTRL_OUTPUT_READY</name>
              <description>[0:0] When 1, Data decrypted/encrypted ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_CTRL_INPUT_READY</name>
              <description>[1:1] When 1, ready to encrypt/decrypt data</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_CTRL_DIRECTION</name>
              <description>[2:2] Select encryption/decryption 0x0: decryption is selected0x1: Encryption is selected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>DES_CTRL_TDES</name>
              <description>[3:3] Select DES or triple DES encryption/decryption</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>DES_CTRL_MODE</name>
              <description>[5:4] Select CBC, ECB or CFB mode0x0: ECB mode0x1: CBC mode0x2: CFB mode0x3: reserved</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>DES_CTRL_CONTEXT</name>
              <description>[31:31] If 1, this read-only status bit indicates that the context data registers can be overwritten and the host is permitted to write the next context</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_LENGTH</name>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <description>DES Cryptographic Data Length</description>
          <fields>
            <field>
              <name>DES_LENGTH</name>
              <description>[31:0] Cryptographic data length in bytes for all modes</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DATA_L</name>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <description>DES LSW Data RW</description>
          <fields>
            <field>
              <name>DES_DATA_L</name>
              <description>[31:0] Data for encryption/decryption, LSW</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DATA_H</name>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <description>DES MSW Data RW</description>
          <fields>
            <field>
              <name>DES_DATA_H</name>
              <description>[31:0] Data for encryption/decryption, MSW</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_REVISION</name>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <description>DES Revision Number</description>
          <fields>
            <field>
              <name>DES_REVISION</name>
              <description>[31:0] Revision number</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_SYSCONFIG</name>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <description>DES System Configuration</description>
          <fields>
            <field>
              <name>DES_SYSCONFIG_SOFTRESET</name>
              <description>[1:1] Soft reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_SYSCONFIG_SIDLE</name>
              <description>[3:2] Sidle mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DES_SYSCONFIG_SIDLE_FORCE</name>
                  <value>0x00000000</value>
                  <description>Force-idle mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DES_SYSCONFIG_DMA_REQ_DATA_IN_EN</name>
              <description>[5:5] DMA Request Data In Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN</name>
              <description>[6:6] DMA Request Data Out Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN</name>
              <description>[7:7] DMA Request Context In Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_SYSSTATUS</name>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <description>DES System Status</description>
          <fields>
            <field>
              <name>DES_SYSSTATUS_RESETDONE</name>
              <description>[0:0] Reset Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_IRQSTATUS</name>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <description>DES Interrupt Status</description>
          <fields>
            <field>
              <name>DES_IRQSTATUS_CONTEX_IN</name>
              <description>[0:0] This bit indicates context interrupt is active and triggers the interrupt output</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_IRQSTATUS_DATA_IN</name>
              <description>[1:1] This bit indicates data input interrupt is active and triggers the interrupt output</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_IRQSTATUS_DATA_OUT</name>
              <description>[2:2] This bit indicates data output interrupt is active and triggers the interrupt output</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_IRQENABLE</name>
          <addressOffset>0x00000040</addressOffset>
          <size>32</size>
          <description>DES Interrupt Enable</description>
          <fields>
            <field>
              <name>DES_IRQENABLE_M_CONTEX_IN</name>
              <description>[0:0] If this bit is set to 1 the context interrupt is enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_IRQENABLE_M_DATA_IN</name>
              <description>[1:1] If this bit is set to 1 the data input interrupt is enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_IRQENABLE_M_DATA_OUT</name>
              <description>[2:2] If this bit is set to 1 the data output interrupt is enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DIRTYBITS</name>
          <addressOffset>0x00000044</addressOffset>
          <size>32</size>
          <description>DES Dirty Bits</description>
          <fields>
            <field>
              <name>DES_DIRTYBITS_S_ACCESS</name>
              <description>[0:0] This bit is set to 1 by the module if any of the DES_* registers is read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_DIRTYBITS_S_DIRTY</name>
              <description>[1:1] This bit is set to 1 by the module if any of the DES_* registers is written</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DMAIM</name>
          <addressOffset>0xFFFF8030</addressOffset>
          <size>32</size>
          <description>DES DMA Interrupt Mask</description>
          <fields>
            <field>
              <name>DES_DMAIM_CIN</name>
              <description>[0:0] Context In DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_DMAIM_DIN</name>
              <description>[1:1] Data In DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_DMAIM_DOUT</name>
              <description>[2:2] Data Out DMA Done Interrupt Mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DMARIS</name>
          <addressOffset>0xFFFF8034</addressOffset>
          <size>32</size>
          <description>DES DMA Raw Interrupt Status</description>
          <fields>
            <field>
              <name>DES_DMARIS_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_DMARIS_DIN</name>
              <description>[1:1] Data In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_DMARIS_DOUT</name>
              <description>[2:2] Data Out DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DMAMIS</name>
          <addressOffset>0xFFFF8038</addressOffset>
          <size>32</size>
          <description>DES DMA Masked Interrupt Status</description>
          <fields>
            <field>
              <name>DES_DMAMIS_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_DMAMIS_DIN</name>
              <description>[1:1] Data In DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_DMAMIS_DOUT</name>
              <description>[2:2] Data Out DMA Done Masked Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>DES_DMAIC</name>
          <addressOffset>0xFFFF803C</addressOffset>
          <size>32</size>
          <description>DES DMA Interrupt Clear</description>
          <fields>
            <field>
              <name>DES_DMAIC_CIN</name>
              <description>[0:0] Context In DMA Done Raw Interrupt Status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>DES_DMAIC_DIN</name>
              <description>[1:1] Data In DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>DES_DMAIC_DOUT</name>
              <description>[2:2] Data Out DMA Done Interrupt Clear</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>NVIC</name>
      <baseAddress>0xE000E000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x00001000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>NVIC register addresses</description>
      <registers>
        <register>
          <name>NVIC_ACTLR</name>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <description>Auxiliary Control</description>
          <fields>
            <field>
              <name>NVIC_ACTLR_DISMCYC</name>
              <description>[0:0] Disable Interrupts of Multiple Cycle Instructions</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_ACTLR_DISWBUF</name>
              <description>[1:1] Disable Write Buffer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_ACTLR_DISFOLD</name>
              <description>[2:2] Disable IT Folding</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_ACTLR_DISFPCA</name>
              <description>[8:8] Disable CONTROL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_ACTLR_DISOOFP</name>
              <description>[9:9] Disable Out-Of-Order Floating Point</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ST_CTRL</name>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <description>SysTick Control and Status Register</description>
          <fields>
            <field>
              <name>NVIC_ST_CTRL_ENABLE</name>
              <description>[0:0] Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_ST_CTRL_INTEN</name>
              <description>[1:1] Interrupt Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_ST_CTRL_CLK_SRC</name>
              <description>[2:2] Clock Source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_ST_CTRL_COUNT</name>
              <description>[16:16] Count Flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ST_RELOAD</name>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <description>SysTick Reload Value Register</description>
          <fields>
            <field>
              <name>NVIC_ST_RELOAD</name>
              <description>[23:0] Reload Value</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ST_CURRENT</name>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <description>SysTick Current Value Register</description>
          <fields>
            <field>
              <name>NVIC_ST_CURRENT</name>
              <description>[23:0] Current Value</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_EN0</name>
          <addressOffset>0x00000100</addressOffset>
          <size>32</size>
          <description>Interrupt 0-31 Set Enable</description>
          <fields>
            <field>
              <name>NVIC_EN0_INT</name>
              <description>[31:0] Interrupt Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_EN1</name>
          <addressOffset>0x00000104</addressOffset>
          <size>32</size>
          <description>Interrupt 32-63 Set Enable</description>
          <fields>
            <field>
              <name>NVIC_EN1_INT</name>
              <description>[31:0] Interrupt Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_EN2</name>
          <addressOffset>0x00000108</addressOffset>
          <size>32</size>
          <description>Interrupt 64-95 Set Enable</description>
          <fields>
            <field>
              <name>NVIC_EN2_INT</name>
              <description>[31:0] Interrupt Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_EN3</name>
          <addressOffset>0x0000010C</addressOffset>
          <size>32</size>
          <description>Interrupt 96-127 Set Enable</description>
          <fields>
            <field>
              <name>NVIC_EN3_INT</name>
              <description>[31:0] Interrupt Enable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DIS0</name>
          <addressOffset>0x00000180</addressOffset>
          <size>32</size>
          <description>Interrupt 0-31 Clear Enable</description>
          <fields>
            <field>
              <name>NVIC_DIS0_INT</name>
              <description>[31:0] Interrupt Disable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DIS1</name>
          <addressOffset>0x00000184</addressOffset>
          <size>32</size>
          <description>Interrupt 32-63 Clear Enable</description>
          <fields>
            <field>
              <name>NVIC_DIS1_INT</name>
              <description>[31:0] Interrupt Disable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DIS2</name>
          <addressOffset>0x00000188</addressOffset>
          <size>32</size>
          <description>Interrupt 64-95 Clear Enable</description>
          <fields>
            <field>
              <name>NVIC_DIS2_INT</name>
              <description>[31:0] Interrupt Disable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DIS3</name>
          <addressOffset>0x0000018C</addressOffset>
          <size>32</size>
          <description>Interrupt 96-127 Clear Enable</description>
          <fields>
            <field>
              <name>NVIC_DIS3_INT</name>
              <description>[31:0] Interrupt Disable</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PEND0</name>
          <addressOffset>0x00000200</addressOffset>
          <size>32</size>
          <description>Interrupt 0-31 Set Pending</description>
          <fields>
            <field>
              <name>NVIC_PEND0_INT</name>
              <description>[31:0] Interrupt Set Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PEND1</name>
          <addressOffset>0x00000204</addressOffset>
          <size>32</size>
          <description>Interrupt 32-63 Set Pending</description>
          <fields>
            <field>
              <name>NVIC_PEND1_INT</name>
              <description>[31:0] Interrupt Set Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PEND2</name>
          <addressOffset>0x00000208</addressOffset>
          <size>32</size>
          <description>Interrupt 64-95 Set Pending</description>
          <fields>
            <field>
              <name>NVIC_PEND2_INT</name>
              <description>[31:0] Interrupt Set Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PEND3</name>
          <addressOffset>0x0000020C</addressOffset>
          <size>32</size>
          <description>Interrupt 96-127 Set Pending</description>
          <fields>
            <field>
              <name>NVIC_PEND3_INT</name>
              <description>[31:0] Interrupt Set Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_UNPEND0</name>
          <addressOffset>0x00000280</addressOffset>
          <size>32</size>
          <description>Interrupt 0-31 Clear Pending</description>
          <fields>
            <field>
              <name>NVIC_UNPEND0_INT</name>
              <description>[31:0] Interrupt Clear Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_UNPEND1</name>
          <addressOffset>0x00000284</addressOffset>
          <size>32</size>
          <description>Interrupt 32-63 Clear Pending</description>
          <fields>
            <field>
              <name>NVIC_UNPEND1_INT</name>
              <description>[31:0] Interrupt Clear Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_UNPEND2</name>
          <addressOffset>0x00000288</addressOffset>
          <size>32</size>
          <description>Interrupt 64-95 Clear Pending</description>
          <fields>
            <field>
              <name>NVIC_UNPEND2_INT</name>
              <description>[31:0] Interrupt Clear Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_UNPEND3</name>
          <addressOffset>0x0000028C</addressOffset>
          <size>32</size>
          <description>Interrupt 96-127 Clear Pending</description>
          <fields>
            <field>
              <name>NVIC_UNPEND3_INT</name>
              <description>[31:0] Interrupt Clear Pending</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ACTIVE0</name>
          <addressOffset>0x00000300</addressOffset>
          <size>32</size>
          <description>Interrupt 0-31 Active Bit</description>
          <fields>
            <field>
              <name>NVIC_ACTIVE0_INT</name>
              <description>[31:0] Interrupt Active</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ACTIVE1</name>
          <addressOffset>0x00000304</addressOffset>
          <size>32</size>
          <description>Interrupt 32-63 Active Bit</description>
          <fields>
            <field>
              <name>NVIC_ACTIVE1_INT</name>
              <description>[31:0] Interrupt Active</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ACTIVE2</name>
          <addressOffset>0x00000308</addressOffset>
          <size>32</size>
          <description>Interrupt 64-95 Active Bit</description>
          <fields>
            <field>
              <name>NVIC_ACTIVE2_INT</name>
              <description>[31:0] Interrupt Active</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_ACTIVE3</name>
          <addressOffset>0x0000030C</addressOffset>
          <size>32</size>
          <description>Interrupt 96-127 Active Bit</description>
          <fields>
            <field>
              <name>NVIC_ACTIVE3_INT</name>
              <description>[31:0] Interrupt Active</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI0</name>
          <addressOffset>0x00000400</addressOffset>
          <size>32</size>
          <description>Interrupt 0-3 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI0_INT0</name>
              <description>[7:5] Interrupt 0 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI0_INT1</name>
              <description>[15:13] Interrupt 1 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI0_INT2</name>
              <description>[23:21] Interrupt 2 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI0_INT3</name>
              <description>[31:29] Interrupt 3 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI1</name>
          <addressOffset>0x00000404</addressOffset>
          <size>32</size>
          <description>Interrupt 4-7 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI1_INT4</name>
              <description>[7:5] Interrupt 4 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI1_INT5</name>
              <description>[15:13] Interrupt 5 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI1_INT6</name>
              <description>[23:21] Interrupt 6 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI1_INT7</name>
              <description>[31:29] Interrupt 7 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI2</name>
          <addressOffset>0x00000408</addressOffset>
          <size>32</size>
          <description>Interrupt 8-11 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI2_INT8</name>
              <description>[7:5] Interrupt 8 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI2_INT9</name>
              <description>[15:13] Interrupt 9 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI2_INT10</name>
              <description>[23:21] Interrupt 10 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI2_INT11</name>
              <description>[31:29] Interrupt 11 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI3</name>
          <addressOffset>0x0000040C</addressOffset>
          <size>32</size>
          <description>Interrupt 12-15 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI3_INT12</name>
              <description>[7:5] Interrupt 12 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI3_INT13</name>
              <description>[15:13] Interrupt 13 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI3_INT14</name>
              <description>[23:21] Interrupt 14 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI3_INT15</name>
              <description>[31:29] Interrupt 15 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI4</name>
          <addressOffset>0x00000410</addressOffset>
          <size>32</size>
          <description>Interrupt 16-19 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI4_INT16</name>
              <description>[7:5] Interrupt 16 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI4_INT17</name>
              <description>[15:13] Interrupt 17 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI4_INT18</name>
              <description>[23:21] Interrupt 18 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI4_INT19</name>
              <description>[31:29] Interrupt 19 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI5</name>
          <addressOffset>0x00000414</addressOffset>
          <size>32</size>
          <description>Interrupt 20-23 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI5_INT20</name>
              <description>[7:5] Interrupt 20 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI5_INT21</name>
              <description>[15:13] Interrupt 21 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI5_INT22</name>
              <description>[23:21] Interrupt 22 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI5_INT23</name>
              <description>[31:29] Interrupt 23 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI6</name>
          <addressOffset>0x00000418</addressOffset>
          <size>32</size>
          <description>Interrupt 24-27 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI6_INT24</name>
              <description>[7:5] Interrupt 24 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI6_INT25</name>
              <description>[15:13] Interrupt 25 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI6_INT26</name>
              <description>[23:21] Interrupt 26 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI6_INT27</name>
              <description>[31:29] Interrupt 27 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI7</name>
          <addressOffset>0x0000041C</addressOffset>
          <size>32</size>
          <description>Interrupt 28-31 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI7_INT28</name>
              <description>[7:5] Interrupt 28 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI7_INT29</name>
              <description>[15:13] Interrupt 29 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI7_INT30</name>
              <description>[23:21] Interrupt 30 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI7_INT31</name>
              <description>[31:29] Interrupt 31 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI8</name>
          <addressOffset>0x00000420</addressOffset>
          <size>32</size>
          <description>Interrupt 32-35 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI8_INT32</name>
              <description>[7:5] Interrupt 32 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI8_INT33</name>
              <description>[15:13] Interrupt 33 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI8_INT34</name>
              <description>[23:21] Interrupt 34 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI8_INT35</name>
              <description>[31:29] Interrupt 35 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI9</name>
          <addressOffset>0x00000424</addressOffset>
          <size>32</size>
          <description>Interrupt 36-39 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI9_INT36</name>
              <description>[7:5] Interrupt 36 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI9_INT37</name>
              <description>[15:13] Interrupt 37 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI9_INT38</name>
              <description>[23:21] Interrupt 38 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI9_INT39</name>
              <description>[31:29] Interrupt 39 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI10</name>
          <addressOffset>0x00000428</addressOffset>
          <size>32</size>
          <description>Interrupt 40-43 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI10_INT40</name>
              <description>[7:5] Interrupt 40 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI10_INT41</name>
              <description>[15:13] Interrupt 41 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI10_INT42</name>
              <description>[23:21] Interrupt 42 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI10_INT43</name>
              <description>[31:29] Interrupt 43 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI11</name>
          <addressOffset>0x0000042C</addressOffset>
          <size>32</size>
          <description>Interrupt 44-47 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI11_INT44</name>
              <description>[7:5] Interrupt 44 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI11_INT45</name>
              <description>[15:13] Interrupt 45 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI11_INT46</name>
              <description>[23:21] Interrupt 46 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI11_INT47</name>
              <description>[31:29] Interrupt 47 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI12</name>
          <addressOffset>0x00000430</addressOffset>
          <size>32</size>
          <description>Interrupt 48-51 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI12_INT48</name>
              <description>[7:5] Interrupt 48 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI12_INT49</name>
              <description>[15:13] Interrupt 49 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI12_INT50</name>
              <description>[23:21] Interrupt 50 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI12_INT51</name>
              <description>[31:29] Interrupt 51 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI13</name>
          <addressOffset>0x00000434</addressOffset>
          <size>32</size>
          <description>Interrupt 52-55 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI13_INT52</name>
              <description>[7:5] Interrupt 52 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI13_INT53</name>
              <description>[15:13] Interrupt 53 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI13_INT54</name>
              <description>[23:21] Interrupt 54 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI13_INT55</name>
              <description>[31:29] Interrupt 55 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI14</name>
          <addressOffset>0x00000438</addressOffset>
          <size>32</size>
          <description>Interrupt 56-59 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI14_INTA</name>
              <description>[7:5] Interrupt 56 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI14_INTB</name>
              <description>[15:13] Interrupt 57 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI14_INTC</name>
              <description>[23:21] Interrupt 58 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI14_INTD</name>
              <description>[31:29] Interrupt 59 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI15</name>
          <addressOffset>0x0000043C</addressOffset>
          <size>32</size>
          <description>Interrupt 60-63 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI15_INTA</name>
              <description>[7:5] Interrupt 60 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI15_INTB</name>
              <description>[15:13] Interrupt 61 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI15_INTC</name>
              <description>[23:21] Interrupt 62 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI15_INTD</name>
              <description>[31:29] Interrupt 63 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI16</name>
          <addressOffset>0x00000440</addressOffset>
          <size>32</size>
          <description>Interrupt 64-67 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI16_INTA</name>
              <description>[7:5] Interrupt 64 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI16_INTB</name>
              <description>[15:13] Interrupt 65 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI16_INTC</name>
              <description>[23:21] Interrupt 66 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI16_INTD</name>
              <description>[31:29] Interrupt 67 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI17</name>
          <addressOffset>0x00000444</addressOffset>
          <size>32</size>
          <description>Interrupt 68-71 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI17_INTA</name>
              <description>[7:5] Interrupt 68 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI17_INTB</name>
              <description>[15:13] Interrupt 69 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI17_INTC</name>
              <description>[23:21] Interrupt 70 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI17_INTD</name>
              <description>[31:29] Interrupt 71 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI18</name>
          <addressOffset>0x00000448</addressOffset>
          <size>32</size>
          <description>Interrupt 72-75 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI18_INTA</name>
              <description>[7:5] Interrupt 72 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI18_INTB</name>
              <description>[15:13] Interrupt 73 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI18_INTC</name>
              <description>[23:21] Interrupt 74 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI18_INTD</name>
              <description>[31:29] Interrupt 75 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI19</name>
          <addressOffset>0x0000044C</addressOffset>
          <size>32</size>
          <description>Interrupt 76-79 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI19_INTA</name>
              <description>[7:5] Interrupt 76 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI19_INTB</name>
              <description>[15:13] Interrupt 77 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI19_INTC</name>
              <description>[23:21] Interrupt 78 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI19_INTD</name>
              <description>[31:29] Interrupt 79 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI20</name>
          <addressOffset>0x00000450</addressOffset>
          <size>32</size>
          <description>Interrupt 80-83 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI20_INTA</name>
              <description>[7:5] Interrupt 80 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI20_INTB</name>
              <description>[15:13] Interrupt 81 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI20_INTC</name>
              <description>[23:21] Interrupt 82 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI20_INTD</name>
              <description>[31:29] Interrupt 83 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI21</name>
          <addressOffset>0x00000454</addressOffset>
          <size>32</size>
          <description>Interrupt 84-87 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI21_INTA</name>
              <description>[7:5] Interrupt 84 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI21_INTB</name>
              <description>[15:13] Interrupt 85 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI21_INTC</name>
              <description>[23:21] Interrupt 86 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI21_INTD</name>
              <description>[31:29] Interrupt 87 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI22</name>
          <addressOffset>0x00000458</addressOffset>
          <size>32</size>
          <description>Interrupt 88-91 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI22_INTA</name>
              <description>[7:5] Interrupt 88 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI22_INTB</name>
              <description>[15:13] Interrupt 89 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI22_INTC</name>
              <description>[23:21] Interrupt 90 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI22_INTD</name>
              <description>[31:29] Interrupt 91 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI23</name>
          <addressOffset>0x0000045C</addressOffset>
          <size>32</size>
          <description>Interrupt 92-95 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI23_INTA</name>
              <description>[7:5] Interrupt 92 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI23_INTB</name>
              <description>[15:13] Interrupt 93 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI23_INTC</name>
              <description>[23:21] Interrupt 94 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI23_INTD</name>
              <description>[31:29] Interrupt 95 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI24</name>
          <addressOffset>0x00000460</addressOffset>
          <size>32</size>
          <description>Interrupt 96-99 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI24_INTA</name>
              <description>[7:5] Interrupt 96 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI24_INTB</name>
              <description>[15:13] Interrupt 97 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI24_INTC</name>
              <description>[23:21] Interrupt 98 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI24_INTD</name>
              <description>[31:29] Interrupt 99 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI25</name>
          <addressOffset>0x00000464</addressOffset>
          <size>32</size>
          <description>Interrupt 100-103 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI25_INTA</name>
              <description>[7:5] Interrupt 100 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI25_INTB</name>
              <description>[15:13] Interrupt 101 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI25_INTC</name>
              <description>[23:21] Interrupt 102 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI25_INTD</name>
              <description>[31:29] Interrupt 103 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI26</name>
          <addressOffset>0x00000468</addressOffset>
          <size>32</size>
          <description>Interrupt 104-107 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI26_INTA</name>
              <description>[7:5] Interrupt 104 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI26_INTB</name>
              <description>[15:13] Interrupt 105 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI26_INTC</name>
              <description>[23:21] Interrupt 106 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI26_INTD</name>
              <description>[31:29] Interrupt 107 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI27</name>
          <addressOffset>0x0000046C</addressOffset>
          <size>32</size>
          <description>Interrupt 108-111 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI27_INTA</name>
              <description>[7:5] Interrupt 108 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI27_INTB</name>
              <description>[15:13] Interrupt 109 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI27_INTC</name>
              <description>[23:21] Interrupt 110 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI27_INTD</name>
              <description>[31:29] Interrupt 111 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_PRI28</name>
          <addressOffset>0x00000470</addressOffset>
          <size>32</size>
          <description>Interrupt 112-115 Priority</description>
          <fields>
            <field>
              <name>NVIC_PRI28_INTA</name>
              <description>[7:5] Interrupt 112 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI28_INTB</name>
              <description>[15:13] Interrupt 113 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI28_INTC</name>
              <description>[23:21] Interrupt 114 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_PRI28_INTD</name>
              <description>[31:29] Interrupt 115 Priority Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_CPUID</name>
          <addressOffset>0x00000D00</addressOffset>
          <size>32</size>
          <description>CPU ID Base</description>
          <fields>
            <field>
              <name>NVIC_CPUID_REV</name>
              <description>[3:0] Revision Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_CPUID_PARTNO</name>
              <description>[15:4] Part Number</description>
              <bitWidth>12</bitWidth>
              <bitOffset>4</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_CPUID_PARTNO_CM4</name>
                  <value>0x0000C240</value>
                  <description>Cortex-M4 processor</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NVIC_CPUID_CON</name>
              <description>[19:16] Constant</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_CPUID_VAR</name>
              <description>[23:20] Variant Number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
            </field>
            <field>
              <name>NVIC_CPUID_IMP</name>
              <description>[31:24] Implementer Code</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_CPUID_IMP_ARM</name>
                  <value>0x41000000</value>
                  <description>ARM</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_INT_CTRL</name>
          <addressOffset>0x00000D04</addressOffset>
          <size>32</size>
          <description>Interrupt Control and State</description>
          <fields>
            <field>
              <name>NVIC_INT_CTRL_VEC_ACT</name>
              <description>[7:0] Interrupt Pending Vector Number</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_RET_BASE</name>
              <description>[11:11] Return to Base</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_VEC_PEN</name>
              <description>[19:12] Interrupt Pending Vector Number</description>
              <bitWidth>8</bitWidth>
              <bitOffset>12</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_NMI</name>
                  <value>0x00002000</value>
                  <description>NMI</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_HARD</name>
                  <value>0x00003000</value>
                  <description>Hard fault</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_MEM</name>
                  <value>0x00004000</value>
                  <description>Memory management fault</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_BUS</name>
                  <value>0x00005000</value>
                  <description>Bus fault</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_USG</name>
                  <value>0x00006000</value>
                  <description>Usage fault</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_SVC</name>
                  <value>0x0000B000</value>
                  <description>SVCall</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_PNDSV</name>
                  <value>0x0000E000</value>
                  <description>PendSV</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_INT_CTRL_VEC_PEN_TICK</name>
                  <value>0x0000F000</value>
                  <description>SysTick</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NVIC_INT_CTRL_ISR_PEND</name>
              <description>[22:22] Interrupt Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_ISR_PRE</name>
              <description>[23:23] Debug Interrupt Handling</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_PENDSTCLR</name>
              <description>[25:25] SysTick Clear Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_PENDSTSET</name>
              <description>[26:26] SysTick Set Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_UNPEND_SV</name>
              <description>[27:27] PendSV Clear Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_PEND_SV</name>
              <description>[28:28] PendSV Set Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
            <field>
              <name>NVIC_INT_CTRL_NMI_SET</name>
              <description>[31:31] NMI Set Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_VTABLE</name>
          <addressOffset>0x00000D08</addressOffset>
          <size>32</size>
          <description>Vector Table Offset</description>
          <fields>
            <field>
              <name>NVIC_VTABLE_OFFSET</name>
              <description>[31:10] Vector Table Offset</description>
              <bitWidth>22</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_APINT</name>
          <addressOffset>0x00000D0C</addressOffset>
          <size>32</size>
          <description>Application Interrupt and Reset Control</description>
          <fields>
            <field>
              <name>NVIC_APINT_VECT_RESET</name>
              <description>[0:0] System Reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_APINT_VECT_CLR_ACT</name>
              <description>[1:1] Clear Active NMI / Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_APINT_SYSRESETREQ</name>
              <description>[2:2] System Reset Request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_APINT_PRIGROUP</name>
              <description>[10:8] Interrupt Priority Grouping</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_7_1</name>
                  <value>0x00000000</value>
                  <description>Priority group 7.1 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_6_2</name>
                  <value>0x00000100</value>
                  <description>Priority group 6.2 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_5_3</name>
                  <value>0x00000200</value>
                  <description>Priority group 5.3 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_4_4</name>
                  <value>0x00000300</value>
                  <description>Priority group 4.4 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_3_5</name>
                  <value>0x00000400</value>
                  <description>Priority group 3.5 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_2_6</name>
                  <value>0x00000500</value>
                  <description>Priority group 2.6 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_1_7</name>
                  <value>0x00000600</value>
                  <description>Priority group 1.7 split</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_APINT_PRIGROUP_0_8</name>
                  <value>0x00000700</value>
                  <description>Priority group 0.8 split</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NVIC_APINT_ENDIANESS</name>
              <description>[15:15] Data Endianess</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>NVIC_APINT_VECTKEY</name>
              <description>[31:16] Register Key</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_APINT_VECTKEY</name>
                  <value>0x05FA0000</value>
                  <description>Vector key</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_SYS_CTRL</name>
          <addressOffset>0x00000D10</addressOffset>
          <size>32</size>
          <description>System Control</description>
          <fields>
            <field>
              <name>NVIC_SYS_CTRL_SLEEPEXIT</name>
              <description>[1:1] Sleep on ISR Exit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_CTRL_SLEEPDEEP</name>
              <description>[2:2] Deep Sleep Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_CTRL_SEVONPEND</name>
              <description>[4:4] Wake Up on Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_CFG_CTRL</name>
          <addressOffset>0x00000D14</addressOffset>
          <size>32</size>
          <description>Configuration and Control</description>
          <fields>
            <field>
              <name>NVIC_CFG_CTRL_BASE_THR</name>
              <description>[0:0] Thread State Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_CFG_CTRL_MAIN_PEND</name>
              <description>[1:1] Allow Main Interrupt Trigger</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_CFG_CTRL_UNALIGNED</name>
              <description>[3:3] Trap on Unaligned Access</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_CFG_CTRL_DIV0</name>
              <description>[4:4] Trap on Divide by 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_CFG_CTRL_BFHFNMIGN</name>
              <description>[8:8] Ignore Bus Fault in NMI and Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_CFG_CTRL_STKALIGN</name>
              <description>[9:9] Stack Alignment on Exception Entry</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_SYS_PRI1</name>
          <addressOffset>0x00000D18</addressOffset>
          <size>32</size>
          <description>System Handler Priority 1</description>
          <fields>
            <field>
              <name>NVIC_SYS_PRI1_MEM</name>
              <description>[7:5] Memory Management Fault Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_PRI1_BUS</name>
              <description>[15:13] Bus Fault Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_PRI1_USAGE</name>
              <description>[23:21] Usage Fault Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_SYS_PRI2</name>
          <addressOffset>0x00000D1C</addressOffset>
          <size>32</size>
          <description>System Handler Priority 2</description>
          <fields>
            <field>
              <name>NVIC_SYS_PRI2_SVC</name>
              <description>[31:29] SVCall Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_SYS_PRI3</name>
          <addressOffset>0x00000D20</addressOffset>
          <size>32</size>
          <description>System Handler Priority 3</description>
          <fields>
            <field>
              <name>NVIC_SYS_PRI3_DEBUG</name>
              <description>[7:5] Debug Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_PRI3_PENDSV</name>
              <description>[23:21] PendSV Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_PRI3_TICK</name>
              <description>[31:29] SysTick Exception Priority</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_SYS_HND_CTRL</name>
          <addressOffset>0x00000D24</addressOffset>
          <size>32</size>
          <description>System Handler Control and State</description>
          <fields>
            <field>
              <name>NVIC_SYS_HND_CTRL_MEMA</name>
              <description>[0:0] Memory Management Fault Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_BUSA</name>
              <description>[1:1] Bus Fault Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_USGA</name>
              <description>[3:3] Usage Fault Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_SVCA</name>
              <description>[7:7] SVC Call Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_MON</name>
              <description>[8:8] Debug Monitor Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_PNDSV</name>
              <description>[10:10] PendSV Exception Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_TICK</name>
              <description>[11:11] SysTick Exception Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_USAGEP</name>
              <description>[12:12] Usage Fault Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_MEMP</name>
              <description>[13:13] Memory Management Fault Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_BUSP</name>
              <description>[14:14] Bus Fault Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_SVC</name>
              <description>[15:15] SVC Call Pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_MEM</name>
              <description>[16:16] Memory Management Fault Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_BUS</name>
              <description>[17:17] Bus Fault Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_SYS_HND_CTRL_USAGE</name>
              <description>[18:18] Usage Fault Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_FAULT_STAT</name>
          <addressOffset>0x00000D28</addressOffset>
          <size>32</size>
          <description>Configurable Fault Status</description>
          <fields>
            <field>
              <name>NVIC_FAULT_STAT_IERR</name>
              <description>[0:0] Instruction Access Violation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_DERR</name>
              <description>[1:1] Data Access Violation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_MUSTKE</name>
              <description>[3:3] Unstack Access Violation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_MSTKE</name>
              <description>[4:4] Stack Access Violation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_MLSPERR</name>
              <description>[5:5] Memory Management Fault on Floating-Point Lazy State Preservation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_MMARV</name>
              <description>[7:7] Memory Management Fault Address Register Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_IBUS</name>
              <description>[8:8] Instruction Bus Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_PRECISE</name>
              <description>[9:9] Precise Data Bus Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_IMPRE</name>
              <description>[10:10] Imprecise Data Bus Error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_BUSTKE</name>
              <description>[11:11] Unstack Bus Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_BSTKE</name>
              <description>[12:12] Stack Bus Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_BLSPERR</name>
              <description>[13:13] Bus Fault on Floating-Point Lazy State Preservation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_BFARV</name>
              <description>[15:15] Bus Fault Address Register Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_UNDEF</name>
              <description>[16:16] Undefined Instruction Usage Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_INVSTAT</name>
              <description>[17:17] Invalid State Usage Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_INVPC</name>
              <description>[18:18] Invalid PC Load Usage Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_NOCP</name>
              <description>[19:19] No Coprocessor Usage Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_UNALIGN</name>
              <description>[24:24] Unaligned Access Usage Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_FAULT_STAT_DIV0</name>
              <description>[25:25] Divide-by-Zero Usage Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_HFAULT_STAT</name>
          <addressOffset>0x00000D2C</addressOffset>
          <size>32</size>
          <description>Hard Fault Status</description>
          <fields>
            <field>
              <name>NVIC_HFAULT_STAT_VECT</name>
              <description>[1:1] Vector Table Read Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_HFAULT_STAT_FORCED</name>
              <description>[30:30] Forced Hard Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>NVIC_HFAULT_STAT_DBG</name>
              <description>[31:31] Debug Event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DEBUG_STAT</name>
          <addressOffset>0x00000D30</addressOffset>
          <size>32</size>
          <description>Debug Status Register</description>
          <fields>
            <field>
              <name>NVIC_DEBUG_STAT_HALTED</name>
              <description>[0:0] Halt request</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_DEBUG_STAT_BKPT</name>
              <description>[1:1] Breakpoint instruction</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_DEBUG_STAT_DWTTRAP</name>
              <description>[2:2] DWT match</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_DEBUG_STAT_VCATCH</name>
              <description>[3:3] Vector catch</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_DEBUG_STAT_EXTRNL</name>
              <description>[4:4] EDBGRQ asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MM_ADDR</name>
          <addressOffset>0x00000D34</addressOffset>
          <size>32</size>
          <description>Memory Management Fault Address</description>
          <fields>
            <field>
              <name>NVIC_MM_ADDR</name>
              <description>[31:0] Fault Address</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_FAULT_ADDR</name>
          <addressOffset>0x00000D38</addressOffset>
          <size>32</size>
          <description>Bus Fault Address</description>
          <fields>
            <field>
              <name>NVIC_FAULT_ADDR</name>
              <description>[31:0] Fault Address</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_CPAC</name>
          <addressOffset>0x00000D88</addressOffset>
          <size>32</size>
          <description>Coprocessor Access Control</description>
          <fields>
            <field>
              <name>NVIC_CPAC_CP10</name>
              <description>[21:20] CP10 Coprocessor Access Privilege</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_CPAC_CP10_DIS</name>
                  <value>0x00000000</value>
                  <description>Access Denied</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_CPAC_CP10_PRIV</name>
                  <value>0x00100000</value>
                  <description>Privileged Access Only</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_CPAC_CP10_FULL</name>
                  <value>0x00300000</value>
                  <description>Full Access</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NVIC_CPAC_CP11</name>
              <description>[23:22] CP11 Coprocessor Access Privilege</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_CPAC_CP11_DIS</name>
                  <value>0x00000000</value>
                  <description>Access Denied</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_CPAC_CP11_PRIV</name>
                  <value>0x00400000</value>
                  <description>Privileged Access Only</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_CPAC_CP11_FULL</name>
                  <value>0x00C00000</value>
                  <description>Full Access</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_TYPE</name>
          <addressOffset>0x00000D90</addressOffset>
          <size>32</size>
          <description>MPU Type</description>
          <fields>
            <field>
              <name>NVIC_MPU_TYPE_SEPARATE</name>
              <description>[0:0] Separate or Unified MPU</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_TYPE_DREGION</name>
              <description>[15:8] Number of D Regions</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_TYPE_IREGION</name>
              <description>[23:16] Number of I Regions</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_CTRL</name>
          <addressOffset>0x00000D94</addressOffset>
          <size>32</size>
          <description>MPU Control</description>
          <fields>
            <field>
              <name>NVIC_MPU_CTRL_ENABLE</name>
              <description>[0:0] MPU Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_CTRL_HFNMIENA</name>
              <description>[1:1] MPU Enabled During Faults</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_CTRL_PRIVDEFEN</name>
              <description>[2:2] MPU Default Region</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_NUMBER</name>
          <addressOffset>0x00000D98</addressOffset>
          <size>32</size>
          <description>MPU Region Number</description>
          <fields>
            <field>
              <name>NVIC_MPU_NUMBER</name>
              <description>[2:0] MPU Region to Access</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_BASE</name>
          <addressOffset>0x00000D9C</addressOffset>
          <size>32</size>
          <description>MPU Region Base Address</description>
          <fields>
            <field>
              <name>NVIC_MPU_BASE_REGION</name>
              <description>[2:0] Region Number</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE_VALID</name>
              <description>[4:4] Region Number Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE_ADDR</name>
              <description>[31:5] Base Address Mask</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_ATTR</name>
          <addressOffset>0x00000DA0</addressOffset>
          <size>32</size>
          <description>MPU Region Attribute and Size</description>
          <fields>
            <field>
              <name>NVIC_MPU_ATTR_ENABLE</name>
              <description>[0:0] Region Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_SIZE</name>
              <description>[5:1] Region Size Mask</description>
              <bitWidth>5</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_SRD</name>
              <description>[15:8] Subregion Disable Bits</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_BUFFRABLE</name>
              <description>[16:16] Bufferable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_CACHEABLE</name>
              <description>[17:17] Cacheable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_SHAREABLE</name>
              <description>[18:18] Shareable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_TEX</name>
              <description>[21:19] Type Extension Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_AP</name>
              <description>[26:24] Access Privilege</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR_XN</name>
              <description>[28:28] Instruction Access Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_BASE1</name>
          <addressOffset>0x00000DA4</addressOffset>
          <size>32</size>
          <description>MPU Region Base Address Alias 1</description>
          <fields>
            <field>
              <name>NVIC_MPU_BASE1_REGION</name>
              <description>[2:0] Region Number</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE1_VALID</name>
              <description>[4:4] Region Number Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE1_ADDR</name>
              <description>[31:5] Base Address Mask</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_ATTR1</name>
          <addressOffset>0x00000DA8</addressOffset>
          <size>32</size>
          <description>MPU Region Attribute and Size Alias 1</description>
          <fields>
            <field>
              <name>NVIC_MPU_ATTR1_ENABLE</name>
              <description>[0:0] Region Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_SIZE</name>
              <description>[5:1] Region Size Mask</description>
              <bitWidth>5</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_SRD</name>
              <description>[15:8] Subregion Disable Bits</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_BUFFRABLE</name>
              <description>[16:16] Bufferable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_CACHEABLE</name>
              <description>[17:17] Cacheable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_SHAREABLE</name>
              <description>[18:18] Shareable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_TEX</name>
              <description>[21:19] Type Extension Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_AP</name>
              <description>[26:24] Access Privilege</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR1_XN</name>
              <description>[28:28] Instruction Access Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_BASE2</name>
          <addressOffset>0x00000DAC</addressOffset>
          <size>32</size>
          <description>MPU Region Base Address Alias 2</description>
          <fields>
            <field>
              <name>NVIC_MPU_BASE2_REGION</name>
              <description>[2:0] Region Number</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE2_VALID</name>
              <description>[4:4] Region Number Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE2_ADDR</name>
              <description>[31:5] Base Address Mask</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_ATTR2</name>
          <addressOffset>0x00000DB0</addressOffset>
          <size>32</size>
          <description>MPU Region Attribute and Size Alias 2</description>
          <fields>
            <field>
              <name>NVIC_MPU_ATTR2_ENABLE</name>
              <description>[0:0] Region Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_SIZE</name>
              <description>[5:1] Region Size Mask</description>
              <bitWidth>5</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_SRD</name>
              <description>[15:8] Subregion Disable Bits</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_BUFFRABLE</name>
              <description>[16:16] Bufferable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_CACHEABLE</name>
              <description>[17:17] Cacheable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_SHAREABLE</name>
              <description>[18:18] Shareable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_TEX</name>
              <description>[21:19] Type Extension Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_AP</name>
              <description>[26:24] Access Privilege</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR2_XN</name>
              <description>[28:28] Instruction Access Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_BASE3</name>
          <addressOffset>0x00000DB4</addressOffset>
          <size>32</size>
          <description>MPU Region Base Address Alias 3</description>
          <fields>
            <field>
              <name>NVIC_MPU_BASE3_REGION</name>
              <description>[2:0] Region Number</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE3_VALID</name>
              <description>[4:4] Region Number Valid</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_BASE3_ADDR</name>
              <description>[31:5] Base Address Mask</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_MPU_ATTR3</name>
          <addressOffset>0x00000DB8</addressOffset>
          <size>32</size>
          <description>MPU Region Attribute and Size Alias 3</description>
          <fields>
            <field>
              <name>NVIC_MPU_ATTR3_ENABLE</name>
              <description>[0:0] Region Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_SIZE</name>
              <description>[5:1] Region Size Mask</description>
              <bitWidth>5</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_SRD</name>
              <description>[15:8] Subregion Disable Bits</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_BUFFRABLE</name>
              <description>[16:16] Bufferable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_CACHEABLE</name>
              <description>[17:17] Cacheable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_SHAREABLE</name>
              <description>[18:18] Shareable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_TEX</name>
              <description>[21:19] Type Extension Mask</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_AP</name>
              <description>[26:24] Access Privilege</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_MPU_ATTR3_XN</name>
              <description>[28:28] Instruction Access Disable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DBG_CTRL</name>
          <addressOffset>0x00000DF0</addressOffset>
          <size>32</size>
          <description>Debug Control and Status Reg</description>
          <fields>
            <field>
              <name>NVIC_DBG_CTRL_DBGKEY</name>
              <description>[31:16] Debug key mask</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_DBG_CTRL_DBGKEY</name>
                  <value>0xA05F0000</value>
                  <description>Debug key</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DBG_CTRL_</name>
          <addressOffset>0x00000DF0</addressOffset>
          <size>32</size>
          <description>Debug Control and Status Reg</description>
          <fields>
            <field>
              <name>NVIC_DBG_CTRL_C_DEBUGEN</name>
              <description>[0:0] Enable debug</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_C_HALT</name>
              <description>[1:1] Halt the core</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_C_STEP</name>
              <description>[2:2] Step the core</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_C_MASKINT</name>
              <description>[3:3] Mask interrupts when stepping</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_C_SNAPSTALL</name>
              <description>[5:5] Breaks a stalled load/store</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_S_REGRDY</name>
              <description>[16:16] Register read/write available</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_S_HALT</name>
              <description>[17:17] Core status on halt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_S_SLEEP</name>
              <description>[18:18] Core is sleeping</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_S_LOCKUP</name>
              <description>[19:19] Core is locked up</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_S_RETIRE_ST</name>
              <description>[24:24] Core has executed insruction since last read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_CTRL_S_RESET_ST</name>
              <description>[25:25] Core has reset since last read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DBG_XFER</name>
          <addressOffset>0x00000DF4</addressOffset>
          <size>32</size>
          <description>Debug Core Reg. Transfer Select</description>
          <fields>
            <field>
              <name>NVIC_DBG_XFER_REG_SEL</name>
              <description>[4:0] Register</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R0</name>
                  <value>0x00000000</value>
                  <description>Register R0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R1</name>
                  <value>0x00000001</value>
                  <description>Register R1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R2</name>
                  <value>0x00000002</value>
                  <description>Register R2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R3</name>
                  <value>0x00000003</value>
                  <description>Register R3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R4</name>
                  <value>0x00000004</value>
                  <description>Register R4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R5</name>
                  <value>0x00000005</value>
                  <description>Register R5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R6</name>
                  <value>0x00000006</value>
                  <description>Register R6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R7</name>
                  <value>0x00000007</value>
                  <description>Register R7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R8</name>
                  <value>0x00000008</value>
                  <description>Register R8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R9</name>
                  <value>0x00000009</value>
                  <description>Register R9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R10</name>
                  <value>0x0000000A</value>
                  <description>Register R10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R11</name>
                  <value>0x0000000B</value>
                  <description>Register R11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R12</name>
                  <value>0x0000000C</value>
                  <description>Register R12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R13</name>
                  <value>0x0000000D</value>
                  <description>Register R13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R14</name>
                  <value>0x0000000E</value>
                  <description>Register R14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_R15</name>
                  <value>0x0000000F</value>
                  <description>Register R15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_FLAGS</name>
                  <value>0x00000010</value>
                  <description>xPSR/Flags register</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_MSP</name>
                  <value>0x00000011</value>
                  <description>Main SP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_PSP</name>
                  <value>0x00000012</value>
                  <description>Process SP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_DSP</name>
                  <value>0x00000013</value>
                  <description>Deep SP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_DBG_XFER_REG_CFBP</name>
                  <value>0x00000014</value>
                  <description>Control/Fault/BasePri/PriMask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NVIC_DBG_XFER_REG_WNR</name>
              <description>[16:16] Write or not read</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DBG_DATA</name>
          <addressOffset>0x00000DF8</addressOffset>
          <size>32</size>
          <description>Debug Core Register Data</description>
          <fields>
            <field>
              <name>NVIC_DBG_DATA</name>
              <description>[31:0] Data temporary cache</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_DBG_INT</name>
          <addressOffset>0x00000DFC</addressOffset>
          <size>32</size>
          <description>Debug Reset Interrupt Control</description>
          <fields>
            <field>
              <name>NVIC_DBG_INT_RSTVCATCH</name>
              <description>[0:0] Reset vector catch</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_RSTPENDING</name>
              <description>[1:1] Core reset is pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_RSTPENDCLR</name>
              <description>[2:2] Clear pending core reset</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_RESET</name>
              <description>[3:3] Core reset status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_MMERR</name>
              <description>[4:4] Debug trap on mem manage fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_NOCPERR</name>
              <description>[5:5] Debug trap on coprocessor error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_CHKERR</name>
              <description>[6:6] Debug trap on usage fault check</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_STATERR</name>
              <description>[7:7] Debug trap on usage fault state</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_BUSERR</name>
              <description>[8:8] Debug trap on bus error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_INTERR</name>
              <description>[9:9] Debug trap on interrupt errors</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
            </field>
            <field>
              <name>NVIC_DBG_INT_HARDERR</name>
              <description>[10:10] Debug trap on hard fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_SW_TRIG</name>
          <addressOffset>0x00000F00</addressOffset>
          <size>32</size>
          <description>Software Trigger Interrupt</description>
          <fields>
            <field>
              <name>NVIC_SW_TRIG_INTID</name>
              <description>[7:0] Interrupt ID</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_FPCC</name>
          <addressOffset>0x00000F34</addressOffset>
          <size>32</size>
          <description>Floating-Point Context Control</description>
          <fields>
            <field>
              <name>NVIC_FPCC_LSPACT</name>
              <description>[0:0] Lazy State Preservation Active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_USER</name>
              <description>[1:1] User Privilege Level</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_THREAD</name>
              <description>[3:3] Thread Mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_HFRDY</name>
              <description>[4:4] Hard Fault Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_MMRDY</name>
              <description>[5:5] Memory Management Fault Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_BFRDY</name>
              <description>[6:6] Bus Fault Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_MONRDY</name>
              <description>[8:8] Monitor Ready</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_LSPEN</name>
              <description>[30:30] Lazy State Preservation Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
            </field>
            <field>
              <name>NVIC_FPCC_ASPEN</name>
              <description>[31:31] Automatic State Preservation Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_FPCA</name>
          <addressOffset>0x00000F38</addressOffset>
          <size>32</size>
          <description>Floating-Point Context Address</description>
          <fields>
            <field>
              <name>NVIC_FPCA_ADDRESS</name>
              <description>[31:3] Address</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
        <register>
          <name>NVIC_FPDSC</name>
          <addressOffset>0x00000F3C</addressOffset>
          <size>32</size>
          <description>Floating-Point Default Status Control</description>
          <fields>
            <field>
              <name>NVIC_FPDSC_RMODE</name>
              <description>[23:22] RMODE Bit Default</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NVIC_FPDSC_RMODE_RN</name>
                  <value>0x00000000</value>
                  <description>Round to Nearest (RN) mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_FPDSC_RMODE_RP</name>
                  <value>0x00400000</value>
                  <description>Round towards Plus Infinity (RP) mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_FPDSC_RMODE_RM</name>
                  <value>0x00800000</value>
                  <description>Round towards Minus Infinity (RM) mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NVIC_FPDSC_RMODE_RZ</name>
                  <value>0x00C00000</value>
                  <description>Round towards Zero (RZ) mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NVIC_FPDSC_FZ</name>
              <description>[24:24] FZ Bit Default</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
            </field>
            <field>
              <name>NVIC_FPDSC_DN</name>
              <description>[25:25] DN Bit Default</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
            </field>
            <field>
              <name>NVIC_FPDSC_AHP</name>
              <description>[26:26] AHP Bit Default</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
            </field>
          </fields>
          <resetValue>0</resetValue>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>