library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux21 is
port (C : in std_logic_vector (11 downto 0);
		D : in std_logic_vector (11 downto 0);
		q : out std_logic_vector (11 downto 0);
		sel : in std_logic);
end mux21;

architecture behavior of mux21 is

type : cases (A,B);
begin
mux: process (sel) 

begin

case A is
	when 