 
****************************************
Report : qor
Design : Conv
Version: L-2016.03-SP5-5
Date   : Tue Feb 25 19:44:23 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.33
  Critical Path Slack:           2.10
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.30
  Critical Path Slack:           4.70
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              70.00
  Critical Path Length:          4.95
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1194
  Hierarchical Port Count:      66415
  Leaf Cell Count:              70102
  Buf/Inv Cell Count:           17225
  Buf Cell Count:                9335
  Inv Cell Count:                7890
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     47215
  Sequential Cell Count:        22887
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    60984.756347
  Noncombinational Area:
                        125642.177583
  Buf/Inv Area:          11652.927837
  Total Buffer Area:          7454.38
  Total Inverter Area:        4198.54
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :     1058091.00
  Net YLength        :      784649.88
  -----------------------------------
  Cell Area:            186626.933930
  Design Area:          186626.933930
  Net Length        :      1842740.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         80404
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            2
  -----------------------------------


  Hostname: caddy07

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   37.53
  Logic Optimization:                137.26
  Mapping Optimization:             1125.73
  -----------------------------------------
  Overall Compile Time:             1828.62
  Overall Compile Wall Clock Time:   534.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
