// Seed: 18861526
module module_0;
  bit id_1;
  final begin : LABEL_0
    @(-1) id_2 <= id_1;
  end
  assign id_1 = id_1 ==? id_1 & -1;
  bit   id_3;
  uwire id_4 = 1;
  assign module_2.id_0 = 0;
  assign id_1 = id_3;
  for (id_5 = 1; this; id_3 = -1'b0) assign id_1 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    input wor id_2,
    id_18,
    input supply0 id_3,
    output wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    id_19,
    output wand id_7,
    input tri1 id_8,
    output logic id_9,
    output tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    output wire id_14,
    input supply0 id_15,
    output wor id_16
);
  always begin : LABEL_0
    return 1;
    begin : LABEL_0
      id_20(id_4.sum, -1 == -1);
      id_9 <= id_18;
    end
  end
  module_0 modCall_1 ();
  wire id_21;
endmodule
