0.6
2019.1
May 24 2019
15:06:07
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_model.v,1652728032,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_prog.v,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.v;C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,mem_model,,,../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_prog.v,1652728053,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sources_1/new/mod.v,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.v;C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,mem_prog,,,../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,1654346424,verilog,,,,,,,,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/tb_processor.v,1652808690,verilog,,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,tb_processor,,,../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sources_1/new/control.v,1652804192,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_model.v,,Control,,,../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sources_1/new/mod.v,1652804171,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sources_1/new/mp1.v,,ADD;MUX;MUX3,,,../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sources_1/new/mp1.v,1652807809,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/tb_processor.v,,ALU;ImmGen;PC;RegisterFile;processor,,,../../../../113_MP1.srcs/sim_1/new,,,,,
