
*** Running vivado
    with args -log riscv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: link_design -top riscv_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wymt/code/system2018/Arch2018/riscv/src/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/wymt/code/system2018/Arch2018/riscv/src/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1545.105 ; gain = 322.824 ; free physical = 10073 ; free virtual = 14591
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1610.137 ; gain = 65.031 ; free physical = 10076 ; free virtual = 14594

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f7859121

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2082.637 ; gain = 472.500 ; free physical = 9673 ; free virtual = 14210

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 189f72ccb

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9676 ; free virtual = 14212
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17a4a7204

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9676 ; free virtual = 14212
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 234bb219a

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9676 ; free virtual = 14213
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 234bb219a

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9676 ; free virtual = 14213
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1be248700

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9676 ; free virtual = 14213
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1be248700

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9676 ; free virtual = 14213
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9675 ; free virtual = 14213
Ending Logic Optimization Task | Checksum: 1be248700

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2082.637 ; gain = 0.000 ; free physical = 9675 ; free virtual = 14213

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.370 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 64
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 15a286ff1

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9648 ; free virtual = 14189
Ending Power Optimization Task | Checksum: 15a286ff1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.875 ; gain = 400.238 ; free physical = 9656 ; free virtual = 14197

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1642ca67f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9658 ; free virtual = 14199
Ending Final Cleanup Task | Checksum: 1642ca67f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9658 ; free virtual = 14199
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2482.875 ; gain = 937.770 ; free physical = 9658 ; free virtual = 14199
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9655 ; free virtual = 14197
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/impl_1/riscv_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
Command: report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wymt/XILINX_Vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/impl_1/riscv_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9627 ; free virtual = 14170
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15457f8f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9627 ; free virtual = 14170
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9630 ; free virtual = 14173

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15104b727

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9621 ; free virtual = 14167

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1adf877eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9612 ; free virtual = 14159

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1adf877eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9612 ; free virtual = 14159
Phase 1 Placer Initialization | Checksum: 1adf877eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9612 ; free virtual = 14159

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23ca0c5a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.875 ; gain = 0.000 ; free physical = 9604 ; free virtual = 14150

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9597 ; free virtual = 14146

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e11571ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9597 ; free virtual = 14146
Phase 2 Global Placement | Checksum: 1858bb6f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9597 ; free virtual = 14145

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1858bb6f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9596 ; free virtual = 14145

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165dc3a63

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9595 ; free virtual = 14143

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cca165fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9595 ; free virtual = 14143

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16e54c3de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9595 ; free virtual = 14143

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10a2c80a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d70951b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d70951b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132
Phase 3 Detail Placement | Checksum: d70951b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c6c29ecf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c6c29ecf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.775. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 87e907ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132
Phase 4.1 Post Commit Optimization | Checksum: 87e907ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 87e907ba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9583 ; free virtual = 14132

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 87e907ba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9584 ; free virtual = 14133

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 9bd164e1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9584 ; free virtual = 14133
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9bd164e1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9584 ; free virtual = 14133
Ending Placer Task | Checksum: 62f8d000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9593 ; free virtual = 14142
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.879 ; gain = 8.004 ; free physical = 9594 ; free virtual = 14144
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9586 ; free virtual = 14140
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/impl_1/riscv_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file riscv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9592 ; free virtual = 14143
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_placed.rpt -pb riscv_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9599 ; free virtual = 14150
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9599 ; free virtual = 14150
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 239aa9d2 ConstDB: 0 ShapeSum: 3f5e262e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 140e74570

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9476 ; free virtual = 14027
Post Restoration Checksum: NetGraph: 62eb8af7 NumContArr: ddfbba79 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 140e74570

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9476 ; free virtual = 14028

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 140e74570

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9445 ; free virtual = 13997

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 140e74570

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9445 ; free virtual = 13997
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 216adf030

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9442 ; free virtual = 13994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.733  | TNS=0.000  | WHS=-0.204 | THS=-121.248|

Phase 2 Router Initialization | Checksum: 17dd1a010

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9442 ; free virtual = 13994

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11fa76dcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f1e576ff

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991
Phase 4 Rip-up And Reroute | Checksum: 1f1e576ff

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15be149e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15be149e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15be149e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991
Phase 5 Delay and Skew Optimization | Checksum: 15be149e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dcbc659b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.139  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 147e4d4f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991
Phase 6 Post Hold Fix | Checksum: 147e4d4f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.081 %
  Global Horizontal Routing Utilization  = 1.33615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ab63d36c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13991

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab63d36c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9438 ; free virtual = 13990

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 229abd28a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9438 ; free virtual = 13990

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.139  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 229abd28a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9440 ; free virtual = 13992
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9470 ; free virtual = 14022

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9464 ; free virtual = 14016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2490.879 ; gain = 0.000 ; free physical = 9451 ; free virtual = 14009
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/impl_1/riscv_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
Command: report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/impl_1/riscv_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
Command: report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/impl_1/riscv_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
Command: report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file riscv_top_route_status.rpt -pb riscv_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_top_bus_skew_routed.rpt -pb riscv_top_bus_skew_routed.pb -rpx riscv_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 09:25:26 2018...
