# Computer-Organization
From logic gates to MIPS micro-architecture.

## Project 0
- ALU
- CRC check digit
- Finite State Machine, 
- General-Purpose Registers in Logisim.

## Project 1
- ALU, GPR, etc.
- **finite state machine** in Verilog.

## Project 2
- MIPS assembly language practice using MARS.
Requiring some basic knowledge about data structure.

## Project 3
- single-cycle MIPS 32-bit CPU in Logisim.
- support MIPS-Lite1 instruction set.
  
## Project 4
- single-cycle MIPS 32-bit CPU in Verilog.
- support instruction set {`addu`, `subu`, `ori`, `lw`, `sw`, `beq`, `lui`, `jal`, `jr`, `nop`}.

## Project 5
- 5-stage pipeline MIPS 32-bit CPU in Verilog.
- support instruction set {`addu`, `subu`, `ori`, `lw`, `sw`, `beq`, `lui`, `jal`, `jr`, `nop`}.