
*** Running vivado
    with args -log thinpad_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 353.664 ; gain = 97.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/FSM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/FSM.v:24]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'add' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/add.v:23]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/add.v:54]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/add.v:54]
INFO: [Synth 8-6155] done synthesizing module 'add' (2#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/add.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/sub.v:22]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/sub.v:54]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/sub.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sub' (3#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/sub.v:22]
INFO: [Synth 8-6157] synthesizing module 'two_and' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/two_and.v:22]
INFO: [Synth 8-6155] done synthesizing module 'two_and' (4#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/two_and.v:22]
INFO: [Synth 8-6157] synthesizing module 'two_or' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/two_or.v:22]
INFO: [Synth 8-6155] done synthesizing module 'two_or' (5#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/two_or.v:22]
INFO: [Synth 8-6157] synthesizing module 'two_xor' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/two_xor.v:22]
INFO: [Synth 8-6155] done synthesizing module 'two_xor' (6#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/two_xor.v:22]
INFO: [Synth 8-638] synthesizing module 'two_not' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_not.vhd:40]
WARNING: [Synth 8-3848] Net OverFlowFlag in module/entity two_not does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_not.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'two_not' (7#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_not.vhd:40]
INFO: [Synth 8-638] synthesizing module 'two_sll' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sll.vhd:41]
WARNING: [Synth 8-3848] Net OverFlowFlag in module/entity two_sll does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sll.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'two_sll' (8#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sll.vhd:41]
INFO: [Synth 8-638] synthesizing module 'two_srl' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_srl.vhd:41]
WARNING: [Synth 8-3848] Net OverFlowFlag in module/entity two_srl does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_srl.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'two_srl' (9#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_srl.vhd:41]
INFO: [Synth 8-638] synthesizing module 'two_sra' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sra.vhd:41]
WARNING: [Synth 8-3848] Net OverFlowFlag in module/entity two_sra does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sra.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'two_sra' (10#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sra.vhd:41]
INFO: [Synth 8-638] synthesizing module 'two_rol' [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_rol.vhd:41]
WARNING: [Synth 8-3848] Net OverFlowFlag in module/entity two_rol does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_rol.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'two_rol' (11#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/alu_vhdl/two_rol.vhd:41]
WARNING: [Synth 8-567] referenced signal 'add_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'add_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'add_CF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'add_SF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'add_ZF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sub_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sub_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sub_CF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sub_SF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sub_ZF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'and_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'and_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'and_CF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'and_SF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'and_ZF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'or_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'or_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'or_CF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'or_SF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'or_ZF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'xor_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'xor_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'xor_CF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'xor_SF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'xor_ZF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'not_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'not_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sll_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sll_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'srl_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'srl_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sra_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'sra_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'rol_res' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
WARNING: [Synth 8-567] referenced signal 'rol_OF' should be on the sensitivity list [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:52]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/imports/ALU/alu.v:23]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (13#1) [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design two_rol has unconnected port OverFlowFlag
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[31]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[30]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[29]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[28]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[27]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[26]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[25]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[24]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[23]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[22]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[21]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[20]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[19]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[18]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[17]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[16]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[15]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[14]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[13]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[12]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[11]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[10]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[9]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[8]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[7]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[6]
WARNING: [Synth 8-3331] design two_rol has unconnected port in_b[5]
WARNING: [Synth 8-3331] design two_sra has unconnected port OverFlowFlag
WARNING: [Synth 8-3331] design two_srl has unconnected port OverFlowFlag
WARNING: [Synth 8-3331] design two_sll has unconnected port OverFlowFlag
WARNING: [Synth 8-3331] design two_not has unconnected port OverFlowFlag
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[31]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[30]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[29]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[28]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[27]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[26]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[25]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[24]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[23]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[22]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[21]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[20]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[19]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[18]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[17]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[16]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[15]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[14]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[13]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[12]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[11]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[10]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[9]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[8]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[7]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[6]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[5]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[4]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[3]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[2]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[1]
WARNING: [Synth 8-3331] design two_not has unconnected port in_b[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.141 ; gain = 149.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.141 ; gain = 149.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.141 ; gain = 149.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 738.578 ; gain = 0.063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 738.578 ; gain = 482.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 738.578 ; gain = 482.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 738.578 ; gain = 482.602
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "inputB" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputA" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               11
                 iSTATE2 |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 738.578 ; gain = 482.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module sub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
Module two_xor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 738.578 ; gain = 482.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 753.434 ; gain = 497.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 753.871 ; gain = 497.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |    32|
|4     |LUT2   |   145|
|5     |LUT3   |    18|
|6     |LUT4   |    55|
|7     |LUT5   |    91|
|8     |LUT6   |   233|
|9     |FDCE   |    67|
|10    |FDPE   |     1|
|11    |IBUF   |    34|
|12    |OBUF   |    16|
|13    |OBUFT  |   125|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------+------+
|      |Instance          |Module |Cells |
+------+------------------+-------+------+
|1     |top               |       |   844|
|2     |  alu_com         |alu    |    50|
|3     |    \genblk1.add  |add    |    19|
|4     |    \genblk1.sub  |sub    |    31|
|5     |  fsm             |FSM    |   598|
+------+------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 298 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 782.098 ; gain = 192.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 782.098 ; gain = 526.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 187 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 782.098 ; gain = 539.090
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_pro/ALU/thinpad_top/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 782.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 14:22:22 2018...
