---------------------------------------------------
-- An FPGA version of the Craps Dice Game
-- Author: 	Sean Burke
-- Student ID: 	B00776071
-- File Name: 	Counter.vhd
-- Description: 
-- Acknowledgements:
---------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity CrapsGame is
	port (
		roll	:	in std_logic;
		reset :	in std_logic;
		win	:	out std_logic;
		loss	:	out std_logic
	);
end CrapsGame;

architecture rtl of CrapsGame is
	component 
begin
end rtl;